Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 30 18:50:41 2021
| Host         : me4166-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file eggtimer_timing_summary_routed.rpt -rpx eggtimer_timing_summary_routed.rpx
| Design       : eggtimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: enable (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clk_1Hz/CLKOUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_500Hz/CLKOUT_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dbm/db_out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dbs/db_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 93 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.986        0.000                      0                  207        0.095        0.000                      0                  207        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.986        0.000                      0                  207        0.413        0.000                      0                  207       13.360        0.000                       0                    95  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.014        0.000                      0                  207        0.413        0.000                      0                  207       13.360        0.000                       0                    95  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.986        0.000                      0                  207        0.095        0.000                      0                  207  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.986        0.000                      0                  207        0.095        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[0]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[1]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[2]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[3]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[4]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[5]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[7]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.136ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.829     4.277    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                194.136    

Slack (MET) :             194.136ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.829     4.277    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[21]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                194.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbs/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.212ns (38.835%)  route 0.334ns (61.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    dbs/clk_out1
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  dbs/db_out_reg/Q
                         net (fo=7, routed)           0.334    -0.063    dbs/CLK
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.048    -0.015 r  dbs/db_out_i_1/O
                         net (fo=1, routed)           0.000    -0.015    dbs/db_out_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.874    -0.799    dbs/clk_out1
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.133    -0.428    dbs/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.761%)  route 0.350ns (60.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clk_1Hz/count_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.352    clk_1Hz/count_reg[6]
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.282    -0.025    clk_1Hz/count[0]_i_4_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  clk_1Hz/CLKOUT_i_1__0/O
                         net (fo=1, routed)           0.000     0.020    clk_1Hz/CLKOUT_i_1__0_n_0
    SLICE_X4Y98          FDRE                                         r  clk_1Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X4Y98          FDRE                                         r  clk_1Hz/CLKOUT_reg/C
                         clock pessimism              0.254    -0.544    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091    -0.453    clk_1Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clk_500Hz/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.419%)  route 0.388ns (67.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    clk_500Hz/clk_out1
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clk_500Hz/CLKOUT_reg/Q
                         net (fo=11, routed)          0.388    -0.032    clk_500Hz/an_reg[1]
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.013 r  clk_500Hz/CLKOUT_i_1__1/O
                         net (fo=1, routed)           0.000     0.013    clk_500Hz/CLKOUT_i_1__1_n_0
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.877    -0.796    clk_500Hz/clk_out1
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091    -0.469    clk_500Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.102    -0.464    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.102    -0.464    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[8]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.102    -0.464    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.433ns (48.710%)  route 0.456ns (51.290%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.455     0.037    clk_500Hz/count_reg[2]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.197 r  clk_500Hz/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.197    clk_500Hz/count_reg[0]_i_2__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.236 r  clk_500Hz/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.236    clk_500Hz/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.275 r  clk_500Hz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.276    clk_500Hz/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.330 r  clk_500Hz/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.330    clk_500Hz/count_reg[12]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  clk_500Hz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X1Y100         FDRE                                         r  clk_500Hz/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    clk_500Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dbm/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.589%)  route 0.422ns (69.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.599    -0.565    dbm/CLK
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dbm/db_out_reg/Q
                         net (fo=7, routed)           0.422    -0.002    dbm/cook_min_reg[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.045     0.043 r  dbm/db_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.043    dbm/db_out_i_1__0_n_0
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    dbm/CLK
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091    -0.474    dbm/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.878%)  route 0.370ns (59.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clk_1Hz/count_reg[20]/Q
                         net (fo=2, routed)           0.370    -0.049    clk_1Hz/count_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.066 r  clk_1Hz/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    clk_1Hz/count_reg[20]_i_1_n_7
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.105    -0.455    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.279ns (42.790%)  route 0.373ns (57.210%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.373    -0.023    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.092 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.092    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.130    -0.430    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.522    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y98      clk_1Hz/CLKOUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y98      clk_1Hz/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y98      clk_1Hz/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y98      clk_1Hz/count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y98      clk_1Hz/count_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y95      clk_1Hz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y95      clk_1Hz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y95      clk_1Hz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y95      clk_1Hz/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      clk_500Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y98      clk_1Hz/CLKOUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y98      clk_1Hz/CLKOUT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y98      clk_1Hz/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y98      clk_1Hz/count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.014ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[0]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.441    clk_1Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.441    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                194.014    

Slack (MET) :             194.014ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[1]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.441    clk_1Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.441    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                194.014    

Slack (MET) :             194.014ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[2]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.441    clk_1Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.441    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                194.014    

Slack (MET) :             194.014ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[3]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.441    clk_1Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.441    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                194.014    

Slack (MET) :             194.154ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[4]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.441    clk_1Hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.441    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.154    

Slack (MET) :             194.154ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[5]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.441    clk_1Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.441    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.154    

Slack (MET) :             194.154ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.441    clk_1Hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.441    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.154    

Slack (MET) :             194.154ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[7]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.289   198.870    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.441    clk_1Hz/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.441    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.154    

Slack (MET) :             194.165ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.829     4.277    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.429   198.442    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                194.165    

Slack (MET) :             194.165ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.829     4.277    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[21]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.429   198.442    clk_1Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                194.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbs/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.212ns (38.835%)  route 0.334ns (61.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    dbs/clk_out1
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  dbs/db_out_reg/Q
                         net (fo=7, routed)           0.334    -0.063    dbs/CLK
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.048    -0.015 r  dbs/db_out_i_1/O
                         net (fo=1, routed)           0.000    -0.015    dbs/db_out_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.874    -0.799    dbs/clk_out1
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.133    -0.428    dbs/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.761%)  route 0.350ns (60.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clk_1Hz/count_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.352    clk_1Hz/count_reg[6]
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.282    -0.025    clk_1Hz/count[0]_i_4_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  clk_1Hz/CLKOUT_i_1__0/O
                         net (fo=1, routed)           0.000     0.020    clk_1Hz/CLKOUT_i_1__0_n_0
    SLICE_X4Y98          FDRE                                         r  clk_1Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X4Y98          FDRE                                         r  clk_1Hz/CLKOUT_reg/C
                         clock pessimism              0.254    -0.544    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091    -0.453    clk_1Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clk_500Hz/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.419%)  route 0.388ns (67.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    clk_500Hz/clk_out1
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clk_500Hz/CLKOUT_reg/Q
                         net (fo=11, routed)          0.388    -0.032    clk_500Hz/an_reg[1]
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.013 r  clk_500Hz/CLKOUT_i_1__1/O
                         net (fo=1, routed)           0.000     0.013    clk_500Hz/CLKOUT_i_1__1_n_0
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.877    -0.796    clk_500Hz/clk_out1
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091    -0.469    clk_500Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.102    -0.464    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.102    -0.464    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[8]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.102    -0.464    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.433ns (48.710%)  route 0.456ns (51.290%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.455     0.037    clk_500Hz/count_reg[2]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.197 r  clk_500Hz/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.197    clk_500Hz/count_reg[0]_i_2__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.236 r  clk_500Hz/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.236    clk_500Hz/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.275 r  clk_500Hz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.276    clk_500Hz/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.330 r  clk_500Hz/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.330    clk_500Hz/count_reg[12]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  clk_500Hz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X1Y100         FDRE                                         r  clk_500Hz/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    clk_500Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dbm/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.589%)  route 0.422ns (69.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.599    -0.565    dbm/CLK
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dbm/db_out_reg/Q
                         net (fo=7, routed)           0.422    -0.002    dbm/cook_min_reg[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.045     0.043 r  dbm/db_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.043    dbm/db_out_i_1__0_n_0
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    dbm/CLK
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091    -0.474    dbm/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.878%)  route 0.370ns (59.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clk_1Hz/count_reg[20]/Q
                         net (fo=2, routed)           0.370    -0.049    clk_1Hz/count_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.066 r  clk_1Hz/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    clk_1Hz/count_reg[20]_i_1_n_7
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.105    -0.455    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.279ns (42.790%)  route 0.373ns (57.210%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.373    -0.023    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.092 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.092    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.130    -0.430    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.522    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y98      clk_1Hz/CLKOUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y97      clk_1Hz/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y98      clk_1Hz/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y98      clk_1Hz/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y98      clk_1Hz/count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y98      clk_1Hz/count_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      clk_1Hz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y95      clk_1Hz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y95      clk_1Hz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y95      clk_1Hz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y95      clk_1Hz/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y96      clk_1Hz/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y97      clk_500Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y98      clk_1Hz/CLKOUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y98      clk_1Hz/CLKOUT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y97      clk_1Hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y98      clk_1Hz/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y98      clk_1Hz/count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_5MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[0]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[1]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[2]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[3]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[4]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[5]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[7]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.136ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.829     4.277    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                194.136    

Slack (MET) :             194.136ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.829     4.277    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[21]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                194.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbs/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.212ns (38.835%)  route 0.334ns (61.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    dbs/clk_out1
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  dbs/db_out_reg/Q
                         net (fo=7, routed)           0.334    -0.063    dbs/CLK
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.048    -0.015 r  dbs/db_out_i_1/O
                         net (fo=1, routed)           0.000    -0.015    dbs/db_out_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.874    -0.799    dbs/clk_out1
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.133    -0.111    dbs/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.761%)  route 0.350ns (60.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clk_1Hz/count_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.352    clk_1Hz/count_reg[6]
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.282    -0.025    clk_1Hz/count[0]_i_4_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  clk_1Hz/CLKOUT_i_1__0/O
                         net (fo=1, routed)           0.000     0.020    clk_1Hz/CLKOUT_i_1__0_n_0
    SLICE_X4Y98          FDRE                                         r  clk_1Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X4Y98          FDRE                                         r  clk_1Hz/CLKOUT_reg/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091    -0.136    clk_1Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clk_500Hz/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.419%)  route 0.388ns (67.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    clk_500Hz/clk_out1
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clk_500Hz/CLKOUT_reg/Q
                         net (fo=11, routed)          0.388    -0.032    clk_500Hz/an_reg[1]
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.013 r  clk_500Hz/CLKOUT_i_1__1/O
                         net (fo=1, routed)           0.000     0.013    clk_500Hz/CLKOUT_i_1__1_n_0
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.877    -0.796    clk_500Hz/clk_out1
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091    -0.152    clk_500Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.102    -0.146    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.102    -0.146    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[8]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.102    -0.146    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.433ns (48.710%)  route 0.456ns (51.290%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.455     0.037    clk_500Hz/count_reg[2]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.197 r  clk_500Hz/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.197    clk_500Hz/count_reg[0]_i_2__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.236 r  clk_500Hz/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.236    clk_500Hz/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.275 r  clk_500Hz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.276    clk_500Hz/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.330 r  clk_500Hz/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.330    clk_500Hz/count_reg[12]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  clk_500Hz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X1Y100         FDRE                                         r  clk_500Hz/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    clk_500Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbm/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.589%)  route 0.422ns (69.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.599    -0.565    dbm/CLK
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dbm/db_out_reg/Q
                         net (fo=7, routed)           0.422    -0.002    dbm/cook_min_reg[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.045     0.043 r  dbm/db_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.043    dbm/db_out_i_1__0_n_0
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    dbm/CLK
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091    -0.156    dbm/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.878%)  route 0.370ns (59.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clk_1Hz/count_reg[20]/Q
                         net (fo=2, routed)           0.370    -0.049    clk_1Hz/count_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.066 r  clk_1Hz/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    clk_1Hz/count_reg[20]_i_1_n_7
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.105    -0.138    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.279ns (42.790%)  route 0.373ns (57.210%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.373    -0.023    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.092 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.092    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.130    -0.113    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[0]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[1]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[2]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             193.986ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.828ns (15.796%)  route 4.414ns (84.204%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.979     4.427    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y94          FDRE                                         r  clk_1Hz/count_reg[3]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                193.986    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[4]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[5]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.125ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.828ns (16.230%)  route 4.274ns (83.770%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.839     4.287    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.603   198.583    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[7]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.429   198.413    clk_1Hz/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.413    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                194.125    

Slack (MET) :             194.136ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.829     4.277    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                194.136    

Slack (MET) :             194.136ns  (required time - arrival time)
  Source:                 clk_1Hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.725    -0.815    clk_1Hz/clk_out1
    SLICE_X7Y97          FDRE                                         r  clk_1Hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  clk_1Hz/count_reg[15]/Q
                         net (fo=4, routed)           2.048     1.689    clk_1Hz/count_reg[15]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124     1.813 r  clk_1Hz/count[0]_i_10/O
                         net (fo=1, routed)           0.944     2.756    clk_1Hz/count[0]_i_10_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.880 r  clk_1Hz/count[0]_i_3/O
                         net (fo=2, routed)           0.444     3.324    clk_1Hz/count[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.124     3.448 r  clk_1Hz/count[0]_i_1__1/O
                         net (fo=24, routed)          0.829     4.277    clk_1Hz/count[0]_i_1__1_n_0
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          1.604   198.584    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[21]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.429   198.414    clk_1Hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.414    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                194.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbs/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.212ns (38.835%)  route 0.334ns (61.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    dbs/clk_out1
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  dbs/db_out_reg/Q
                         net (fo=7, routed)           0.334    -0.063    dbs/CLK
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.048    -0.015 r  dbs/db_out_i_1/O
                         net (fo=1, routed)           0.000    -0.015    dbs/db_out_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.874    -0.799    dbs/clk_out1
    SLICE_X6Y95          FDRE                                         r  dbs/db_out_reg/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.133    -0.111    dbs/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.761%)  route 0.350ns (60.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    clk_1Hz/clk_out1
    SLICE_X7Y95          FDRE                                         r  clk_1Hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  clk_1Hz/count_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.352    clk_1Hz/count_reg[6]
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  clk_1Hz/count[0]_i_4/O
                         net (fo=2, routed)           0.282    -0.025    clk_1Hz/count[0]_i_4_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  clk_1Hz/CLKOUT_i_1__0/O
                         net (fo=1, routed)           0.000     0.020    clk_1Hz/CLKOUT_i_1__0_n_0
    SLICE_X4Y98          FDRE                                         r  clk_1Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X4Y98          FDRE                                         r  clk_1Hz/CLKOUT_reg/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.091    -0.136    clk_1Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clk_500Hz/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/CLKOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.419%)  route 0.388ns (67.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    clk_500Hz/clk_out1
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clk_500Hz/CLKOUT_reg/Q
                         net (fo=11, routed)          0.388    -0.032    clk_500Hz/an_reg[1]
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.013 r  clk_500Hz/CLKOUT_i_1__1/O
                         net (fo=1, routed)           0.000     0.013    clk_500Hz/CLKOUT_i_1__1_n_0
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.877    -0.796    clk_500Hz/clk_out1
    SLICE_X1Y96          FDRE                                         r  clk_500Hz/CLKOUT_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091    -0.152    clk_500Hz/CLKOUT_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y106         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.102    -0.146    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y104         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.102    -0.146    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.256ns (43.274%)  route 0.336ns (56.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.598    -0.566    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=1, routed)           0.336    -0.090    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[8]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.025 r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.025    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -0.802    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y105         FDRE                                         r  dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.102    -0.146    dbm/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clk_500Hz/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_500Hz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.433ns (48.710%)  route 0.456ns (51.290%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.605    -0.559    clk_500Hz/clk_out1
    SLICE_X1Y97          FDRE                                         r  clk_500Hz/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clk_500Hz/count_reg[2]/Q
                         net (fo=2, routed)           0.455     0.037    clk_500Hz/count_reg[2]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.197 r  clk_500Hz/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     0.197    clk_500Hz/count_reg[0]_i_2__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.236 r  clk_500Hz/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.236    clk_500Hz/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.275 r  clk_500Hz/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.276    clk_500Hz/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.330 r  clk_500Hz/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.330    clk_500Hz/count_reg[12]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  clk_500Hz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    clk_500Hz/clk_out1
    SLICE_X1Y100         FDRE                                         r  clk_500Hz/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    clk_500Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbm/db_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbm/db_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.589%)  route 0.422ns (69.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.599    -0.565    dbm/CLK
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  dbm/db_out_reg/Q
                         net (fo=7, routed)           0.422    -0.002    dbm/cook_min_reg[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.045     0.043 r  dbm/db_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.043    dbm/db_out_i_1__0_n_0
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -0.801    dbm/CLK
    SLICE_X0Y102         FDRE                                         r  dbm/db_out_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091    -0.156    dbm/db_out_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clk_1Hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1Hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.878%)  route 0.370ns (59.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clk_1Hz/count_reg[20]/Q
                         net (fo=2, routed)           0.370    -0.049    clk_1Hz/count_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.066 r  clk_1Hz/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    clk_1Hz/count_reg[20]_i_1_n_7
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    clk_1Hz/clk_out1
    SLICE_X7Y99          FDRE                                         r  clk_1Hz/count_reg[20]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.105    -0.138    clk_1Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.279ns (42.790%)  route 0.373ns (57.210%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.604    -0.560    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.373    -0.023    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.092 r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000     0.092    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_5MHz/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y97          FDRE                                         r  dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.130    -0.113    dbs/db_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.204    





