# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project.srcs/sources_1/ip/clk_wiz_0" \
"../../../../project.srcs/sources_1/ip/fifo_w32to8/sim/fifo_w32to8.v" \
"../../../../project.srcs/sources_1/ip/fifo_w256to32/sim/fifo_w256to32.v" \
"../../../../../src/transfer/fifo256to8.v" \
"../../../../../sim/tb_fifo_256_8.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
