Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 29 14:49:42 2024
| Host         : gbonanno-B450-GAMING-X running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_bd_wrapper_timing_summary_routed.rpt -pb top_bd_wrapper_timing_summary_routed.pb -rpx top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_bd_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (5)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: effect (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.139        0.000                      0                 3089        0.039        0.000                      0                 3049        1.116        0.000                       0                  1366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clock                      {0.000 5.000}        10.000          100.000         
  clk_out1_top_bd_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out2_top_bd_clk_wiz_0_0  {0.000 22.143}       44.286          22.581          
  clkfbout_top_bd_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_top_bd_clk_wiz_0_0        0.139        0.000                      0                 1900        0.108        0.000                      0                 1900        1.116        0.000                       0                   958  
  clk_out2_top_bd_clk_wiz_0_0       37.942        0.000                      0                  857        0.039        0.000                      0                  857       21.163        0.000                       0                   404  
  clkfbout_top_bd_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_top_bd_clk_wiz_0_0  clk_out1_top_bd_clk_wiz_0_0       42.724        0.000                      0                   20                                                                        
clk_out1_top_bd_clk_wiz_0_0  clk_out2_top_bd_clk_wiz_0_0        3.612        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_top_bd_clk_wiz_0_0  clk_out1_top_bd_clk_wiz_0_0        0.872        0.000                      0                  292        0.881        0.000                      0                  292  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_bd_clk_wiz_0_0
  To Clock:  clk_out1_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 4.009ns (87.165%)  route 0.590ns (12.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[14]
                         net (fo=1, routed)           0.590     3.729    top_bd_i/LFO_0/U0/period0_n_91
    SLICE_X11Y88         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.438     3.442    top_bd_i/LFO_0/U0/aclk
    SLICE_X11Y88         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[14]/C
                         clock pessimism              0.575     4.017    
                         clock uncertainty           -0.074     3.943    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)       -0.075     3.868    top_bd_i/LFO_0/U0/period_reg[14]
  -------------------------------------------------------------------
                         required time                          3.868    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 top_bd_i/volume_controller_0/U0/saturator/m_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 2.194ns (45.148%)  route 2.666ns (54.852%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 3.686 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.738    -0.774    top_bd_i/volume_controller_0/U0/saturator/aclk
    SLICE_X15Y109        FDCE                                         r  top_bd_i/volume_controller_0/U0/saturator/m_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDCE (Prop_fdce_C_Q)         0.419    -0.355 f  top_bd_i/volume_controller_0/U0/saturator/m_axis_tvalid_int_reg/Q
                         net (fo=34, routed)          0.681     0.327    top_bd_i/volume_controller_0/U0/multiplier/s_axis_tready_0
    SLICE_X13Y109        LUT4 (Prop_lut4_I2_O)        0.299     0.626 r  top_bd_i/volume_controller_0/U0/multiplier/s_axis_tready_int/O
                         net (fo=3, routed)           0.491     1.116    top_bd_i/balance_controller_0/U0/m_axis_tready
    SLICE_X9Y108         LUT2 (Prop_lut2_I0_O)        0.124     1.240 r  top_bd_i/balance_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=9, routed)           0.441     1.681    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     1.805 r  top_bd_i/moving_average_filte_0/U0/moving_average/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.303     2.108    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/m_axis_tready
    SLICE_X6Y107         LUT2 (Prop_lut2_I1_O)        0.124     2.232 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.750     2.982    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X7Y105         LUT5 (Prop_lut5_I1_O)        0.124     3.106 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_3/O
                         net (fo=1, routed)           0.000     3.106    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_3_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.638 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.752    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.086 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.086    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]_i_1__0_n_6
    SLICE_X7Y107         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.681     3.686    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X7Y107         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.571     4.256    
                         clock uncertainty           -0.074     4.182    
    SLICE_X7Y107         FDRE (Setup_fdre_C_D)        0.062     4.244    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          4.244    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 4.009ns (88.883%)  route 0.501ns (11.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[11]
                         net (fo=1, routed)           0.501     3.640    top_bd_i/LFO_0/U0/period0_n_94
    SLICE_X13Y87         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X13Y87         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[11]/C
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X13Y87         FDRE (Setup_fdre_C_D)       -0.093     3.835    top_bd_i/LFO_0/U0/period_reg[11]
  -------------------------------------------------------------------
                         required time                          3.835    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 4.009ns (87.901%)  route 0.552ns (12.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[15]
                         net (fo=1, routed)           0.552     3.690    top_bd_i/LFO_0/U0/period0_n_90
    SLICE_X13Y88         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.437     3.441    top_bd_i/LFO_0/U0/aclk
    SLICE_X13Y88         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[15]/C
                         clock pessimism              0.562     4.003    
                         clock uncertainty           -0.074     3.929    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.040     3.889    top_bd_i/LFO_0/U0/period_reg[15]
  -------------------------------------------------------------------
                         required time                          3.889    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 4.009ns (88.113%)  route 0.541ns (11.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[6]
                         net (fo=1, routed)           0.541     3.679    top_bd_i/LFO_0/U0/period0_n_99
    SLICE_X12Y86         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.435     3.439    top_bd_i/LFO_0/U0/aclk
    SLICE_X12Y86         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[6]/C
                         clock pessimism              0.562     4.001    
                         clock uncertainty           -0.074     3.927    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.045     3.882    top_bd_i/LFO_0/U0/period_reg[6]
  -------------------------------------------------------------------
                         required time                          3.882    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 4.009ns (88.574%)  route 0.517ns (11.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[5]
                         net (fo=1, routed)           0.517     3.656    top_bd_i/LFO_0/U0/period0_n_100
    SLICE_X11Y86         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X11Y86         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[5]/C
                         clock pessimism              0.575     4.015    
                         clock uncertainty           -0.074     3.941    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)       -0.081     3.860    top_bd_i/LFO_0/U0/period_reg[5]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 4.009ns (88.133%)  route 0.540ns (11.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[4]
                         net (fo=1, routed)           0.540     3.678    top_bd_i/LFO_0/U0/period0_n_101
    SLICE_X13Y86         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.435     3.439    top_bd_i/LFO_0/U0/aclk
    SLICE_X13Y86         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[4]/C
                         clock pessimism              0.562     4.001    
                         clock uncertainty           -0.074     3.927    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)       -0.043     3.884    top_bd_i/LFO_0/U0/period_reg[4]
  -------------------------------------------------------------------
                         required time                          3.884    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 4.009ns (88.133%)  route 0.540ns (11.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[8]
                         net (fo=1, routed)           0.540     3.678    top_bd_i/LFO_0/U0/period0_n_97
    SLICE_X13Y87         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X13Y87         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[8]/C
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X13Y87         FDRE (Setup_fdre_C_D)       -0.043     3.885    top_bd_i/LFO_0/U0/period_reg[8]
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 4.009ns (88.124%)  route 0.540ns (11.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 3.441 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[13]
                         net (fo=1, routed)           0.540     3.679    top_bd_i/LFO_0/U0/period0_n_92
    SLICE_X13Y88         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.437     3.441    top_bd_i/LFO_0/U0/aclk
    SLICE_X13Y88         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[13]/C
                         clock pessimism              0.562     4.003    
                         clock uncertainty           -0.074     3.929    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.043     3.886    top_bd_i/LFO_0/U0/period_reg[13]
  -------------------------------------------------------------------
                         required time                          3.886    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 top_bd_i/LFO_0/U0/period0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/period_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 4.009ns (88.124%)  route 0.540ns (11.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.642    -0.870    top_bd_i/LFO_0/U0/aclk
    DSP48_X0Y34          DSP48E1                                      r  top_bd_i/LFO_0/U0/period0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     3.139 r  top_bd_i/LFO_0/U0/period0/P[10]
                         net (fo=1, routed)           0.540     3.679    top_bd_i/LFO_0/U0/period0_n_95
    SLICE_X13Y87         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X13Y87         FDRE                                         r  top_bd_i/LFO_0/U0/period_reg[10]/C
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X13Y87         FDRE (Setup_fdre_C_D)       -0.040     3.888    top_bd_i/LFO_0/U0/period_reg[10]
  -------------------------------------------------------------------
                         required time                          3.888    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_bd_i/led_level_controller_0/U0/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/led_level_controller_0/U0/data_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.250ns (58.900%)  route 0.174ns (41.100%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.647    -0.534    top_bd_i/led_level_controller_0/U0/aclk
    SLICE_X9Y100         FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  top_bd_i/led_level_controller_0/U0/data_reg[4]/Q
                         net (fo=1, routed)           0.174    -0.218    top_bd_i/led_level_controller_0/U0/p_0_in[3]
    SLICE_X10Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.173 r  top_bd_i/led_level_controller_0/U0/data_buff[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    top_bd_i/led_level_controller_0/U0/data_buff[3]_i_2_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.109 r  top_bd_i/led_level_controller_0/U0/data_buff_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.109    top_bd_i/led_level_controller_0/U0/data_buff_reg[3]_i_1_n_4
    SLICE_X10Y98         FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.834    -0.855    top_bd_i/led_level_controller_0/U0/aclk
    SLICE_X10Y98         FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_buff_reg[3]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.134    -0.217    top_bd_i/led_level_controller_0/U0/data_buff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_bd_i/led_level_controller_0/U0/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/led_level_controller_0/U0/data_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.250ns (58.900%)  route 0.174ns (41.100%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.647    -0.534    top_bd_i/led_level_controller_0/U0/aclk
    SLICE_X9Y101         FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  top_bd_i/led_level_controller_0/U0/data_reg[8]/Q
                         net (fo=1, routed)           0.174    -0.218    top_bd_i/led_level_controller_0/U0/p_0_in[7]
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.173 r  top_bd_i/led_level_controller_0/U0/data_buff[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    top_bd_i/led_level_controller_0/U0/data_buff[7]_i_2_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.109 r  top_bd_i/led_level_controller_0/U0/data_buff_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.109    top_bd_i/led_level_controller_0/U0/data_buff_reg[7]_i_1_n_4
    SLICE_X10Y99         FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.834    -0.855    top_bd_i/led_level_controller_0/U0/aclk
    SLICE_X10Y99         FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_buff_reg[7]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.134    -0.217    top_bd_i/led_level_controller_0/U0/data_buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_bd_i/led_level_controller_0/U0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/led_level_controller_0/U0/data_buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.424ns (71.179%)  route 0.172ns (28.821%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.565    -0.616    top_bd_i/led_level_controller_0/U0/aclk
    SLICE_X9Y99          FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  top_bd_i/led_level_controller_0/U0/data_reg[1]/Q
                         net (fo=1, routed)           0.171    -0.304    top_bd_i/led_level_controller_0/U0/p_0_in[0]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.114 r  top_bd_i/led_level_controller_0/U0/data_buff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    top_bd_i/led_level_controller_0/U0/data_buff_reg[3]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  top_bd_i/led_level_controller_0/U0/data_buff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.074    top_bd_i/led_level_controller_0/U0/data_buff_reg[7]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.021 r  top_bd_i/led_level_controller_0/U0/data_buff_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.021    top_bd_i/led_level_controller_0/U0/data_buff_reg[11]_i_1_n_7
    SLICE_X10Y100        FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.922    -0.767    top_bd_i/led_level_controller_0/U0/aclk
    SLICE_X10Y100        FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_buff_reg[8]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134    -0.130    top_bd_i/led_level_controller_0/U0/data_buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.564    -0.617    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.420    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X9Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.833    -0.856    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.076    -0.541    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.564    -0.617    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.420    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X9Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.833    -0.856    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.075    -0.542    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.642    -0.539    top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X35Y104        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.342    top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y104        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.916    -0.773    top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X35Y104        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.539    
    SLICE_X35Y104        FDRE (Hold_fdre_C_D)         0.075    -0.464    top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.643    -0.538    top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.341    top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y105        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.916    -0.773    top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.538    
    SLICE_X33Y105        FDRE (Hold_fdre_C_D)         0.075    -0.463    top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/led_level_controller_0/U0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/led_level_controller_0/U0/data_buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.437ns (71.795%)  route 0.172ns (28.205%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.565    -0.616    top_bd_i/led_level_controller_0/U0/aclk
    SLICE_X9Y99          FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  top_bd_i/led_level_controller_0/U0/data_reg[1]/Q
                         net (fo=1, routed)           0.171    -0.304    top_bd_i/led_level_controller_0/U0/p_0_in[0]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.114 r  top_bd_i/led_level_controller_0/U0/data_buff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    top_bd_i/led_level_controller_0/U0/data_buff_reg[3]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  top_bd_i/led_level_controller_0/U0/data_buff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.074    top_bd_i/led_level_controller_0/U0/data_buff_reg[7]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.008 r  top_bd_i/led_level_controller_0/U0/data_buff_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.008    top_bd_i/led_level_controller_0/U0/data_buff_reg[11]_i_1_n_5
    SLICE_X10Y100        FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.922    -0.767    top_bd_i/led_level_controller_0/U0/aclk
    SLICE_X10Y100        FDRE                                         r  top_bd_i/led_level_controller_0/U0/data_buff_reg[10]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134    -0.130    top_bd_i/led_level_controller_0/U0/data_buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 top_bd_i/LFO_0/U0/m_axis_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/mute_controller_0/U0/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.720%)  route 0.211ns (56.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.647    -0.534    top_bd_i/LFO_0/U0/aclk
    SLICE_X14Y102        FDRE                                         r  top_bd_i/LFO_0/U0/m_axis_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  top_bd_i/LFO_0/U0/m_axis_tdata_reg[0]/Q
                         net (fo=1, routed)           0.211    -0.159    top_bd_i/mute_controller_0/U0/s_axis_tdata[0]
    SLICE_X11Y99         FDRE                                         r  top_bd_i/mute_controller_0/U0/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.834    -0.855    top_bd_i/mute_controller_0/U0/aclk
    SLICE_X11Y99         FDRE                                         r  top_bd_i/mute_controller_0/U0/m_axis_tdata_reg[0]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.070    -0.281    top_bd_i/mute_controller_0/U0/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.674    -0.507    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y106         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059    -0.307    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X4Y106         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.948    -0.741    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y106         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X4Y106         FDRE (Hold_fdre_C_D)         0.076    -0.431    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y40      top_bd_i/LFO_0/U0/res_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y20     top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y21     top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    top_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X13Y110    top_bd_i/LFO_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X13Y100    top_bd_i/LFO_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X13Y100    top_bd_i/LFO_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X13Y100    top_bd_i/LFO_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y85     top_bd_i/LFO_0/U0/period_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X8Y107     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][10]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y108     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][11]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y109     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][12]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y108     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][13]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y108     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][15]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y109     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][16]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y109     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][18]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X8Y107     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][5]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y108     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][6]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y109     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][7]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y109     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][12]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y109     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][16]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y109     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][18]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y109     top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][7]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X10Y109    top_bd_i/moving_average_filte_0/U0/moving_average/r_shift_register_reg[29][10]_srl30_U0_moving_average_r_shift_register_reg_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y110     top_bd_i/moving_average_filte_0/U0/moving_average/r_shift_register_reg[29][12]_srl30_U0_moving_average_r_shift_register_reg_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y110     top_bd_i/moving_average_filte_0/U0/moving_average/r_shift_register_reg[29][13]_srl30_U0_moving_average_r_shift_register_reg_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X6Y110     top_bd_i/moving_average_filte_0/U0/moving_average/r_shift_register_reg[29][15]_srl30_U0_moving_average_r_shift_register_reg_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X10Y109    top_bd_i/moving_average_filte_0/U0/moving_average/r_shift_register_reg[29][16]_srl30_U0_moving_average_r_shift_register_reg_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X10Y109    top_bd_i/moving_average_filte_0/U0/moving_average/r_shift_register_reg[29][17]_srl30_U0_moving_average_r_shift_register_reg_c_28/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_top_bd_clk_wiz_0_0
  To Clock:  clk_out2_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.942ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.326ns (22.834%)  route 4.481ns (77.166%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 42.943 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.152     2.177 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_2/O
                         net (fo=1, routed)           1.245     3.422    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_2_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.332     3.754 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_1/O
                         net (fo=2, routed)           0.488     4.242    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt_1
    SLICE_X10Y96         LUT4 (Prop_lut4_I1_O)        0.124     4.366 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.738     5.105    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_1
    RAMB36_X0Y20         RAMB36E1                                     r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.652    42.943    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.571    43.513    
                         clock uncertainty           -0.107    43.407    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    43.047    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         43.047    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 37.942    

Slack (MET) :             38.938ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.202ns (24.796%)  route 3.646ns (75.204%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 42.731 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT4 (Prop_lut4_I0_O)        0.152     2.177 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_2/O
                         net (fo=1, routed)           1.245     3.422    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_2_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.332     3.754 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_1/O
                         net (fo=2, routed)           0.391     4.145    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_i_1_n_0
    SLICE_X8Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.441    42.731    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X8Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_reg/C
                         clock pessimism              0.491    43.221    
                         clock uncertainty           -0.107    43.115    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)       -0.031    43.084    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_axis_s_ready_reg
  -------------------------------------------------------------------
                         required time                         43.084    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 38.938    

Slack (MET) :             39.184ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.671ns (15.723%)  route 3.597ns (84.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 42.947 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.736    -0.776    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.258 f  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.366     1.109    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X21Y103        LUT4 (Prop_lut4_I0_O)        0.153     1.262 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          2.230     3.492    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y21         RAMB36E1                                     r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.657    42.947    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y21         RAMB36E1                                     r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.571    43.518    
                         clock uncertainty           -0.107    43.411    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735    42.676    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         42.676    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                 39.184    

Slack (MET) :             39.240ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.842ns (18.209%)  route 3.782ns (81.791%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 42.902 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     2.149 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.773     3.922    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.612    42.902    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[1]/C
                         clock pessimism              0.571    43.473    
                         clock uncertainty           -0.107    43.366    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.205    43.161    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[1]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 39.240    

Slack (MET) :             39.240ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.842ns (18.209%)  route 3.782ns (81.791%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 42.902 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     2.149 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.773     3.922    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.612    42.902    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[3]/C
                         clock pessimism              0.571    43.473    
                         clock uncertainty           -0.107    43.366    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.205    43.161    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[3]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 39.240    

Slack (MET) :             39.240ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.842ns (18.209%)  route 3.782ns (81.791%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 42.902 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     2.149 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.773     3.922    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.612    42.902    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[0]/C
                         clock pessimism              0.571    43.473    
                         clock uncertainty           -0.107    43.366    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.205    43.161    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 39.240    

Slack (MET) :             39.240ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.842ns (18.209%)  route 3.782ns (81.791%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 42.902 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     2.149 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.773     3.922    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.612    42.902    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[1]/C
                         clock pessimism              0.571    43.473    
                         clock uncertainty           -0.107    43.366    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.205    43.161    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 39.240    

Slack (MET) :             39.240ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.842ns (18.209%)  route 3.782ns (81.791%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 42.902 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     2.149 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.773     3.922    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.612    42.902    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[2]/C
                         clock pessimism              0.571    43.473    
                         clock uncertainty           -0.107    43.366    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.205    43.161    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 39.240    

Slack (MET) :             39.240ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.842ns (18.209%)  route 3.782ns (81.791%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 42.902 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     2.149 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.773     3.922    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.612    42.902    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X13Y111        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[3]/C
                         clock pessimism              0.571    43.473    
                         clock uncertainty           -0.107    43.366    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.205    43.161    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         43.161    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 39.240    

Slack (MET) :             39.272ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (clk_out2_top_bd_clk_wiz_0_0 rise@44.286ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.966ns (20.005%)  route 3.863ns (79.995%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 42.905 - 44.286 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.809    -0.703    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y104         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.419    -0.284 f  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          1.212     0.929    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.299     1.228 f  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.797     2.025    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.124     2.149 f  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          1.853     4.002    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.124     4.126 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_i_1/O
                         net (fo=1, routed)           0.000     4.126    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_i_1_n_0
    SLICE_X13Y105        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                     44.286    44.286 r  
    W5                                                0.000    44.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.286    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.674 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.836    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.618 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.199    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.290 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.615    42.905    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X13Y105        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/C
                         clock pessimism              0.571    43.476    
                         clock uncertainty           -0.107    43.369    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.029    43.398    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg
  -------------------------------------------------------------------
                         required time                         43.398    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                 39.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.304%)  route 0.128ns (40.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.675    -0.506    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X5Y100         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[2]/Q
                         net (fo=1, routed)           0.128    -0.237    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l[2]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.192 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in[2]
    SLICE_X7Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.863    -0.827    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[2]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.092    -0.231    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (50.065%)  route 0.190ns (49.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.675    -0.506    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X5Y101         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[19]/Q
                         net (fo=1, routed)           0.190    -0.175    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l[19]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.049    -0.126 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in[19]
    SLICE_X7Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.863    -0.827    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X7Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.107    -0.216    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[19]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.753%)  route 0.196ns (51.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.675    -0.506    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X5Y100         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[13]/Q
                         net (fo=1, routed)           0.196    -0.169    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l[13]
    SLICE_X3Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.124 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in[13]
    SLICE_X3Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.864    -0.825    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X3Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.107    -0.214    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.625%)  route 0.197ns (51.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.675    -0.506    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X5Y100         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_reg[15]/Q
                         net (fo=1, routed)           0.197    -0.168    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l[15]
    SLICE_X3Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.123 r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in[15]
    SLICE_X3Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.864    -0.825    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X3Y99          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[15]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.107    -0.214    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift_reg[15]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.670    -0.511    top_bd_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y113         FDRE                                         r  top_bd_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  top_bd_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.304    top_bd_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X6Y113         LUT5 (Prop_lut5_I1_O)        0.045    -0.259 r  top_bd_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.259    top_bd_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y113         FDRE                                         r  top_bd_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.943    -0.746    top_bd_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y113         FDRE                                         r  top_bd_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.498    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.121    -0.377    top_bd_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.564    -0.617    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.420    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.833    -0.856    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.078    -0.539    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.564    -0.617    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.420    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.833    -0.856    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.076    -0.541    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.646    -0.535    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.338    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X13Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.920    -0.769    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.234    -0.535    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.076    -0.459    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.564    -0.617    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.420    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.833    -0.856    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y95         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.075    -0.542    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.646    -0.535    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.338    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X13Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.920    -0.769    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.234    -0.535    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.075    -0.460    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_top_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 22.143 }
Period(ns):         44.286
Sources:            { top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         44.286      41.710     RAMB36_X0Y20     top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         44.286      41.710     RAMB36_X0Y21     top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         44.286      42.131     BUFGCTRL_X0Y0    top_bd_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         44.286      43.037     MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X0Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X0Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X1Y103     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X1Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X1Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.286      43.286     SLICE_X0Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       44.286      169.074    MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y113     top_bd_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y113     top_bd_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X0Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X0Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X1Y103     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X1Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X1Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X0Y104     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X0Y103     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X0Y103     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y113     top_bd_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         22.143      21.163     SLICE_X2Y113     top_bd_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X12Y116    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/din_sync_shift_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X12Y116    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/din_sync_shift_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X12Y114    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/din_sync_shift_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X13Y105    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X13Y105    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X12Y111    top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X3Y109     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.143      21.643     SLICE_X3Y109     top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_bd_clk_wiz_0_0
  To Clock:  clkfbout_top_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    top_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_top_bd_clk_wiz_0_0
  To Clock:  clk_out1_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.724ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.724ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.293ns  (logic 0.478ns (36.975%)  route 0.815ns (63.025%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106                                      0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.815     1.293    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y106         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)       -0.269    44.017    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         44.017    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 42.724    

Slack (MET) :             42.877ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.362ns  (logic 0.456ns (33.472%)  route 0.906ns (66.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95                                       0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.906     1.362    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X8Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)       -0.047    44.239    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         44.239    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 42.877    

Slack (MET) :             43.016ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.797%)  route 0.634ns (60.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.634     1.053    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X12Y106        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X12Y106        FDRE (Setup_fdre_C_D)       -0.217    44.069    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         44.069    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 43.016    

Slack (MET) :             43.016ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.797%)  route 0.634ns (60.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.634     1.053    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X12Y105        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X12Y105        FDRE (Setup_fdre_C_D)       -0.217    44.069    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         44.069    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 43.016    

Slack (MET) :             43.026ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.215ns  (logic 0.456ns (37.516%)  route 0.759ns (62.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95                                       0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.759     1.215    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X8Y95          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X8Y95          FDRE (Setup_fdre_C_D)       -0.045    44.241    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         44.241    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                 43.026    

Slack (MET) :             43.034ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.568%)  route 0.565ns (57.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95                                       0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.565     0.984    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X9Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)       -0.268    44.018    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         44.018    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 43.034    

Slack (MET) :             43.039ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (37.986%)  route 0.744ns (62.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95                                       0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.744     1.200    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X8Y95          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X8Y95          FDRE (Setup_fdre_C_D)       -0.047    44.239    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         44.239    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 43.039    

Slack (MET) :             43.045ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.148ns  (logic 0.518ns (45.123%)  route 0.630ns (54.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94                                      0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.630     1.148    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X9Y94          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)       -0.093    44.193    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         44.193    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 43.045    

Slack (MET) :             43.049ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.126%)  route 0.600ns (58.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96                                       0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.019    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X8Y96          FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)       -0.218    44.068    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         44.068    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 43.049    

Slack (MET) :             43.060ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.286ns  (MaxDelay Path 44.286ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.286ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.589     1.008    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y106        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.286    44.286    
    SLICE_X12Y106        FDRE (Setup_fdre_C_D)       -0.218    44.068    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         44.068    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 43.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_bd_clk_wiz_0_0
  To Clock:  clk_out2_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.612ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.173ns  (logic 0.419ns (35.733%)  route 0.754ns (64.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97                                      0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.754     1.173    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X10Y94         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.215     4.785    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.819%)  route 0.613ns (56.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99                                      0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.613     1.091    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X15Y99         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)       -0.264     4.736    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.736    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.317%)  route 0.601ns (55.683%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.601     1.079    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X16Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X16Y104        FDRE (Setup_fdre_C_D)       -0.264     4.736    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.736    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.566%)  route 0.595ns (55.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.595     1.073    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X18Y105        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X18Y105        FDRE (Setup_fdre_C_D)       -0.270     4.730    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.975ns  (logic 0.478ns (49.029%)  route 0.497ns (50.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.497     0.975    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X13Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)       -0.266     4.734    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.230%)  route 0.627ns (54.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99                                      0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.627     1.145    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X15Y99         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)       -0.095     4.905    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.461%)  route 0.592ns (58.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98                                      0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.592     1.011    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y97         FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)       -0.218     4.782    top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.355%)  route 0.599ns (53.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.599     1.117    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X16Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X16Y104        FDRE (Setup_fdre_C_D)       -0.095     4.905    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.113ns  (logic 0.518ns (46.539%)  route 0.595ns (53.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.595     1.113    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X13Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)       -0.093     4.907    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@22.143ns period=44.286ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.113ns  (logic 0.518ns (46.553%)  route 0.595ns (53.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104                                     0.000     0.000 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.595     1.113    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X16Y104        FDRE                                         r  top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X16Y104        FDRE (Setup_fdre_C_D)       -0.093     4.907    top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                  3.794    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_top_bd_clk_wiz_0_0
  To Clock:  clk_out1_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.606ns (18.764%)  route 2.624ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.259     2.457    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y85         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y85         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[0]/C
                         clock pessimism              0.491     3.931    
                         clock uncertainty           -0.074     3.857    
    SLICE_X10Y85         FDCE (Recov_fdce_C_CLR)     -0.527     3.330    top_bd_i/LFO_0/U0/presc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.606ns (18.764%)  route 2.624ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.259     2.457    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y85         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y85         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[1]/C
                         clock pessimism              0.491     3.931    
                         clock uncertainty           -0.074     3.857    
    SLICE_X10Y85         FDCE (Recov_fdce_C_CLR)     -0.527     3.330    top_bd_i/LFO_0/U0/presc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.606ns (18.764%)  route 2.624ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.259     2.457    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y85         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y85         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[2]/C
                         clock pessimism              0.491     3.931    
                         clock uncertainty           -0.074     3.857    
    SLICE_X10Y85         FDCE (Recov_fdce_C_CLR)     -0.527     3.330    top_bd_i/LFO_0/U0/presc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.606ns (18.764%)  route 2.624ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.259     2.457    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y85         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y85         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[3]/C
                         clock pessimism              0.491     3.931    
                         clock uncertainty           -0.074     3.857    
    SLICE_X10Y85         FDCE (Recov_fdce_C_CLR)     -0.527     3.330    top_bd_i/LFO_0/U0/presc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.606ns (19.405%)  route 2.517ns (80.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.152     2.350    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y88         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.438     3.442    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y88         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[12]/C
                         clock pessimism              0.491     3.933    
                         clock uncertainty           -0.074     3.859    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.527     3.332    top_bd_i/LFO_0/U0/presc_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.332    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.606ns (19.405%)  route 2.517ns (80.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.152     2.350    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y88         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.438     3.442    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y88         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[13]/C
                         clock pessimism              0.491     3.933    
                         clock uncertainty           -0.074     3.859    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.527     3.332    top_bd_i/LFO_0/U0/presc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          3.332    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.606ns (19.405%)  route 2.517ns (80.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.152     2.350    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y88         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.438     3.442    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y88         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[14]/C
                         clock pessimism              0.491     3.933    
                         clock uncertainty           -0.074     3.859    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.527     3.332    top_bd_i/LFO_0/U0/presc_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          3.332    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.606ns (19.405%)  route 2.517ns (80.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.152     2.350    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y88         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.438     3.442    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y88         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[15]/C
                         clock pessimism              0.491     3.933    
                         clock uncertainty           -0.074     3.859    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.527     3.332    top_bd_i/LFO_0/U0/presc_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          3.332    
                         arrival time                          -2.350    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.606ns (19.654%)  route 2.477ns (80.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.113     2.311    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y86         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y86         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[4]/C
                         clock pessimism              0.491     3.931    
                         clock uncertainty           -0.074     3.857    
    SLICE_X10Y86         FDCE (Recov_fdce_C_CLR)     -0.527     3.330    top_bd_i/LFO_0/U0/presc_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/LFO_0/U0/presc_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.606ns (19.654%)  route 2.477ns (80.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.739    -0.773    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.317 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          1.365     1.048    top_bd_i/LFO_0/U0/aresetn
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.150     1.198 f  top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2/O
                         net (fo=33, routed)          1.113     2.311    top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0
    SLICE_X10Y86         FDCE                                         f  top_bd_i/LFO_0/U0/presc_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.436     3.440    top_bd_i/LFO_0/U0/aclk
    SLICE_X10Y86         FDCE                                         r  top_bd_i/LFO_0/U0/presc_cnt_reg[5]/C
                         clock pessimism              0.491     3.931    
                         clock uncertainty           -0.074     3.857    
    SLICE_X10Y86         FDCE (Recov_fdce_C_CLR)     -0.527     3.330    top_bd_i/LFO_0/U0/presc_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                  1.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.555%)  route 0.639ns (77.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.383    -0.012    top_bd_i/volume_controller_0/U0/multiplier/aresetn
    SLICE_X15Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.033 f  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_i_2/O
                         net (fo=7, routed)           0.256     0.289    top_bd_i/volume_controller_0/U0/multiplier/AR[0]
    SLICE_X19Y104        FDCE                                         f  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.919    -0.770    top_bd_i/volume_controller_0/U0/multiplier/aclk
    SLICE_X19Y104        FDCE                                         r  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[4]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X19Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[4]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.544%)  route 0.639ns (77.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.383    -0.012    top_bd_i/volume_controller_0/U0/multiplier/aresetn
    SLICE_X15Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.033 f  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_i_2/O
                         net (fo=7, routed)           0.257     0.289    top_bd_i/volume_controller_0/U0/multiplier/AR[0]
    SLICE_X17Y104        FDCE                                         f  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.919    -0.770    top_bd_i/volume_controller_0/U0/multiplier/aclk
    SLICE_X17Y104        FDCE                                         r  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[0]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X17Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_reg/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.086%)  route 0.620ns (76.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.383    -0.012    top_bd_i/volume_controller_0/U0/multiplier/aresetn
    SLICE_X15Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.033 f  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_i_2/O
                         net (fo=7, routed)           0.237     0.270    top_bd_i/volume_controller_0/U0/multiplier/AR[0]
    SLICE_X15Y109        FDCE                                         f  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.919    -0.770    top_bd_i/volume_controller_0/U0/multiplier/aclk
    SLICE_X15Y109        FDCE                                         r  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_reg/C
                         clock pessimism              0.250    -0.520    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/volume_controller_0/U0/saturator/m_axis_tvalid_int_reg/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.086%)  route 0.620ns (76.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.383    -0.012    top_bd_i/volume_controller_0/U0/multiplier/aresetn
    SLICE_X15Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.033 f  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_i_2/O
                         net (fo=7, routed)           0.237     0.270    top_bd_i/volume_controller_0/U0/saturator/AR[0]
    SLICE_X15Y109        FDCE                                         f  top_bd_i/volume_controller_0/U0/saturator/m_axis_tvalid_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.919    -0.770    top_bd_i/volume_controller_0/U0/saturator/aclk
    SLICE_X15Y109        FDCE                                         r  top_bd_i/volume_controller_0/U0/saturator/m_axis_tvalid_int_reg/C
                         clock pessimism              0.250    -0.520    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    top_bd_i/volume_controller_0/U0/saturator/m_axis_tvalid_int_reg
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.436%)  route 0.643ns (77.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.383    -0.012    top_bd_i/volume_controller_0/U0/multiplier/aresetn
    SLICE_X15Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.033 f  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_i_2/O
                         net (fo=7, routed)           0.260     0.293    top_bd_i/volume_controller_0/U0/multiplier/AR[0]
    SLICE_X18Y104        FDCE                                         f  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.919    -0.770    top_bd_i/volume_controller_0/U0/multiplier/aclk
    SLICE_X18Y104        FDCE                                         r  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[1]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X18Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.436%)  route 0.643ns (77.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.383    -0.012    top_bd_i/volume_controller_0/U0/multiplier/aresetn
    SLICE_X15Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.033 f  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_i_2/O
                         net (fo=7, routed)           0.260     0.293    top_bd_i/volume_controller_0/U0/multiplier/AR[0]
    SLICE_X18Y104        FDCE                                         f  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.919    -0.770    top_bd_i/volume_controller_0/U0/multiplier/aclk
    SLICE_X18Y104        FDCE                                         r  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[2]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X18Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.436%)  route 0.643ns (77.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.383    -0.012    top_bd_i/volume_controller_0/U0/multiplier/aresetn
    SLICE_X15Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.033 f  top_bd_i/volume_controller_0/U0/multiplier/m_axis_tvalid_int_i_2/O
                         net (fo=7, routed)           0.260     0.293    top_bd_i/volume_controller_0/U0/multiplier/AR[0]
    SLICE_X18Y104        FDCE                                         f  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.919    -0.770    top_bd_i/volume_controller_0/U0/multiplier/aclk
    SLICE_X18Y104        FDCE                                         r  top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[3]/C
                         clock pessimism              0.270    -0.500    
    SLICE_X18Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    top_bd_i/volume_controller_0/U0/multiplier/volume_shifted_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/debouncer_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.141ns (13.929%)  route 0.871ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.871     0.476    top_bd_i/debouncer_0/U0/reset
    SLICE_X34Y99         FDCE                                         f  top_bd_i/debouncer_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.829    -0.860    top_bd_i/debouncer_0/U0/clk
    SLICE_X34Y99         FDCE                                         r  top_bd_i/debouncer_0/U0/counter_reg[13]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    top_bd_i/debouncer_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/debouncer_0/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.141ns (13.929%)  route 0.871ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.871     0.476    top_bd_i/debouncer_0/U0/reset
    SLICE_X34Y99         FDCE                                         f  top_bd_i/debouncer_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.829    -0.860    top_bd_i/debouncer_0/U0/clk
    SLICE_X34Y99         FDCE                                         r  top_bd_i/debouncer_0/U0/counter_reg[14]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    top_bd_i/debouncer_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_bd_i/debouncer_0/U0/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.141ns (13.929%)  route 0.871ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.645    -0.536    top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y108        FDRE                                         r  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          0.871     0.476    top_bd_i/debouncer_0/U0/reset
    SLICE_X34Y99         FDCE                                         f  top_bd_i/debouncer_0/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.829    -0.860    top_bd_i/debouncer_0/U0/clk
    SLICE_X34Y99         FDCE                                         r  top_bd_i/debouncer_0/U0/counter_reg[15]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    top_bd_i/debouncer_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.900    





