{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.711842",
   "Default View_TopLeft":"-462,-10",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 9 -x 2020 -y 140 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 9 -x 2020 -y 260 -defaultsOSRD -right
preplace port AXIS_RDMX -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port S_AXI_ABM -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port port-id_pci_range_err_strb -pg 1 -lvl 9 -x 2020 -y 340 -defaultsOSRD
preplace port port-id_pause_pci -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace portBus pci_base -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace portBus pci_size -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 4 -x 1080 -y 250 -swap {78 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 0 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 60L -pinDir M00_AXI right -pinY M00_AXI 70R -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 100L
preplace inst axis_register_slice -pg 1 -lvl 1 -x 150 -y 490 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst axis_throttle -pg 1 -lvl 2 -x 410 -y 490 -swap {0 1 2 3 4 5 6 7 8 9 11 10} -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 40L -pinDir pause left -pinY pause 20L
preplace inst rdmx_to_pci -pg 1 -lvl 3 -x 750 -y 310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 42 43 41 40 44} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 20L -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 120L -pinBusDir pci_base left -pinBusY pci_base 60L -pinBusDir pci_size left -pinBusY pci_size 40L -pinDir pci_range_err_strb right -pinY pci_range_err_strb 100R
preplace inst system_ila -pg 1 -lvl 5 -x 1380 -y 470 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 20L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L
preplace inst util_ds_buf -pg 1 -lvl 8 -x 1850 -y 260 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D right -pinY CLK_IN_D 0R -pinBusDir IBUF_OUT left -pinBusY IBUF_OUT 20L -pinBusDir IBUF_DS_ODIV2 left -pinBusY IBUF_DS_ODIV2 0L
preplace inst one -pg 1 -lvl 7 -x 1620 -y 200 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst axi4_lite_plug -pg 1 -lvl 8 -x 1850 -y 60 -defaultsOSRD -pinDir AXI left -pinY AXI 0L -pinDir clk left -pinY clk 20L
preplace inst bridge -pg 1 -lvl 5 -x 1380 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 70 68 69 67} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 260L -pinDir S_AXI_LITE right -pinY S_AXI_LITE 0R -pinDir pcie1_mgt right -pinY pcie1_mgt 80R -pinDir sys_clk left -pinY sys_clk 280L -pinDir resetn_in left -pinY resetn_in 300L -pinDir axi_aclk right -pinY axi_aclk 300R -pinDir sys_clk1 right -pinY sys_clk1 200R -pinDir sys_clk_gt right -pinY sys_clk_gt 220R -pinDir sys_rst_n right -pinY sys_rst_n 140R
preplace netloc one_dout 1 5 2 N 200 N
preplace netloc pause_1 1 0 2 NJ 390 260
preplace netloc pci_base_1 1 0 3 NJ 370 N 370 N
preplace netloc pci_size_1 1 0 3 NJ 350 N 350 N
preplace netloc pcie_bridge_axi_aclk 1 0 5 40 410 280 410 580 510 920 510 1240
preplace netloc rdmx_to_pci_pci_range_err 1 3 6 N 410 N 410 1500 340 NJ 340 N 340 N
preplace netloc resetn_in_1 1 0 5 20 430 N 430 540 530 940 530 1260
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 5 3 N 260 N 260 N
preplace netloc util_ds_buf_0_IBUF_OUT 1 5 3 N 280 N 280 N
preplace netloc pcie_bridge_axi_aclk1 1 5 3 N 360 1540 80 NJ
preplace netloc AXIS_RDMX_1 1 0 1 NJ 490
preplace netloc CLK_IN_D_0_1 1 8 1 N 260
preplace netloc S_AXI_ABM_1 1 0 4 NJ 250 N 250 N 250 NJ
preplace netloc axi4_lite_plug_0_AXI 1 5 3 N 60 N 60 N
preplace netloc axi_crossbar_0_M00_AXI 1 4 1 1220 320n
preplace netloc axis_register_slice_M_AXIS 1 1 1 N 490
preplace netloc axis_throttle_axis_out 1 2 3 560 490 N 490 N
preplace netloc pcie_bridge_pcie_mgt 1 5 4 N 140 NJ 140 N 140 N
preplace netloc rdmx_to_pci_M_AXI 1 3 1 N 310
levelinfo -pg 1 0 150 410 750 1080 1380 1520 1620 1850 2020
pagesize -pg 1 -db -bbox -sgen -160 0 2210 590
",
   "No Loops_ScaleFactor":"0.574459",
   "No Loops_TopLeft":"-155,-200",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 900 -y 100 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 4 -x 900 -y 80 -defaultsOSRD
preplace port AXIS_RDMX -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port S_AXI_ABM -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 900 -y 160 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 900 -y 180 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace port port-id_pci_range_err_strb -pg 1 -lvl 4 -x 900 -y 650 -defaultsOSRD
preplace port port-id_pause_pci -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace portBus pci_base -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace portBus pci_size -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 2 -x 390 -y 560 -defaultsOSRD
preplace inst axis_register_slice -pg 1 -lvl 1 -x 130 -y 370 -defaultsOSRD
preplace inst axis_throttle -pg 1 -lvl 2 -x 390 -y 390 -defaultsOSRD
preplace inst rdmx_to_pci -pg 1 -lvl 3 -x 720 -y 640 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 3 -x 720 -y 420 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 2 -x 390 -y 260 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 3 -x 720 -y 180 -defaultsOSRD
preplace inst one -pg 1 -lvl 2 -x 390 -y 50 -defaultsOSRD
preplace inst axi4_lite_plug -pg 1 -lvl 2 -x 390 -y 150 -defaultsOSRD
preplace netloc one_dout 1 2 1 560J 50n
preplace netloc pause_1 1 0 2 NJ 460 230J
preplace netloc pci_base_1 1 0 3 NJ 660 NJ 660 NJ
preplace netloc pci_size_1 1 0 3 NJ 680 NJ 680 NJ
preplace netloc pcie_bridge_axi_aclk 1 0 4 30 450 240 470 560 510 880
preplace netloc pcie_bridge_axi_aresetn 1 3 1 NJ 180
preplace netloc rdmx_to_pci_pci_range_err 1 3 1 NJ 650
preplace netloc resetn_in_1 1 0 3 20 560 230 650 550J
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 2 1 540 170n
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 1 550 190n
preplace netloc AXIS_RDMX_1 1 0 1 NJ 350
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 260 NJ
preplace netloc S_AXI_ABM_1 1 0 2 NJ 550 NJ
preplace netloc axi4_lite_plug_0_AXI 1 2 1 NJ 150
preplace netloc axi_crossbar_0_M00_AXI 1 2 1 530 130n
preplace netloc axis_register_slice_M_AXIS 1 1 1 N 370
preplace netloc axis_throttle_axis_out 1 2 1 540 390n
preplace netloc pcie_bridge_M_AXI_B 1 3 1 NJ 80
preplace netloc pcie_bridge_pcie_mgt 1 3 1 NJ 100
preplace netloc rdmx_to_pci_M_AXI 1 1 3 250 740 NJ 740 880
levelinfo -pg 1 0 130 390 720 900
pagesize -pg 1 -db -bbox -sgen -150 0 1080 750
"
}

