AArch64 WW+FW+RR+cachesync+addr+ctrlisb
"CacheSyncdWW Iffe DpAddrdW Rfe DpCtrlIsbdR Fre"
Cycle=Rfe DpCtrlIsbdR Fre CacheSyncdWW Iffe DpAddrdW
Relax=Iffe
Safe=Rfe Fre CacheSyncdWW DpAddrd* DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf Fr
Orig=CacheSyncdWW Iffe DpAddrdW Rfe DpCtrlIsbdR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself03;
1:X2=0x1; 1:X3=y;
2:X1=y; 2:X3=x;
}
 P0          | P1                  | P2           ;
 STR W0,[X1] | Lself03:            | LDR W0,[X1]  ;
 DC CVAU,X3  | B L00               | CBNZ W0,LC02 ;
 DSB ISH     | MOV W0,#2           | LC02:        ;
 IC IVAU,X3  | B L01               | ISB          ;
 DSB ISH     | L00:                | LDR W2,[X3]  ;
 STR W2,[X3] | MOV W0,#1           |              ;
             | L01:                |              ;
             | EOR W1,W0,W0        |              ;
             | STR W2,[X3,W1,SXTW] |              ;
exists
(1:X0=0x2 /\ 2:X0=0x1 /\ 2:X2=0x0)
