// Seed: 3023884981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_10;
  assign id_5 = 1;
  assign id_5 = (id_10);
  tri0 id_11 = (1);
endmodule
module module_1 (
    input tri0 module_1,
    output wand id_1,
    output wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output wire id_10,
    input supply0 id_11,
    input uwire id_12,
    input uwire id_13
);
  wire id_15;
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15
  );
endmodule
