
---------- Begin Simulation Statistics ----------
final_tick                               101103653206001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1420296                       # Simulator instruction rate (inst/s)
host_mem_usage                                1629132                       # Number of bytes of host memory used
host_op_rate                                  1541512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4300.88                       # Real time elapsed on the host
host_tick_rate                              141177140                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6108522251                       # Number of instructions simulated
sim_ops                                    6629860056                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.607186                       # Number of seconds simulated
sim_ticks                                607186045001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       303104                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           74                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           74                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4747    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4747                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        5778    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         5778                      
system.ruby.DMA_Controller.M.allocTBE    |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         2048                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       30179    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        30179                      
system.ruby.DMA_Controller.S.SloadSEvent |          65    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           65                      
system.ruby.DMA_Controller.S.allocTBE    |        3738    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3738                      
system.ruby.DMA_Controller.S.deallocTBE  |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            8                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4747    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4747                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       11237    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        11237                      
system.ruby.DMA_Controller.SloadSEvent   |          65    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           65                      
system.ruby.DMA_Controller.Stallmandatory_in |       41416    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        41416                      
system.ruby.DMA_Controller.allocI_load   |        4747    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4747                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        5786    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         5786                      
system.ruby.DMA_Controller.deallocTBE    |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            8                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        5778    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         5778                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4747    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4747                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2048                      
system.ruby.Directory_Controller.I.allocTBE |     1250273     24.90%     24.90% |     1267256     25.24%     50.15% |     1226952     24.44%     74.59% |     1275812     25.41%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      5020293                      
system.ruby.Directory_Controller.I.deallocTBE |     1249364     24.90%     24.90% |     1266330     25.24%     50.15% |     1226025     24.44%     74.59% |     1274859     25.41%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      5016578                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |        3136     24.73%     24.73% |        3189     25.15%     49.87% |        3067     24.18%     74.06% |        3290     25.94%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total        12682                      
system.ruby.Directory_Controller.M.allocTBE |      190998     25.37%     25.37% |      179920     23.90%     49.27% |      189191     25.13%     74.40% |      192716     25.60%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total       752825                      
system.ruby.Directory_Controller.M.deallocTBE |      191136     25.37%     25.37% |      180042     23.90%     49.27% |      189336     25.13%     74.40% |      192852     25.60%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total       753366                      
system.ruby.Directory_Controller.M_GetM.Progress |        3056     28.07%     28.07% |        2600     23.88%     51.94% |        2760     25.35%     77.29% |        2473     22.71%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        10889                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           3     25.00%     25.00% |           0      0.00%     25.00% |           3     25.00%     50.00% |           6     50.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total           12                      
system.ruby.Directory_Controller.M_GetS.Progress |        4586     33.81%     33.81% |        3095     22.82%     56.62% |        2697     19.88%     76.51% |        3187     23.49%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        13565                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          21     15.67%     15.67% |          10      7.46%     23.13% |          46     34.33%     57.46% |          57     42.54%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          134                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          65     11.84%     11.84% |          43      7.83%     19.67% |          99     18.03%     37.70% |         342     62.30%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          549                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.Progress |        8820     30.75%     30.75% |        7461     26.01%     56.77% |        6302     21.97%     78.74% |        6098     21.26%    100.00%
system.ruby.Directory_Controller.Progress::total        28681                      
system.ruby.Directory_Controller.S.allocTBE |     3775185     24.19%     24.19% |     4084360     26.17%     50.36% |     3814371     24.44%     74.81% |     3931336     25.19%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     15605252                      
system.ruby.Directory_Controller.S.deallocTBE |     3775956     24.19%     24.19% |     4085164     26.17%     50.36% |     3815153     24.44%     74.81% |     3932153     25.19%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     15608426                      
system.ruby.Directory_Controller.S_GetM.Progress |        1178     27.87%     27.87% |        1766     41.78%     69.65% |         845     19.99%     89.64% |         438     10.36%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total         4227                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |          16     14.55%     14.55% |          19     17.27%     31.82% |          19     17.27%     49.09% |          56     50.91%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total          110                      
system.ruby.Directory_Controller.S_GetM.allocTBE |        4433     35.64%     35.64% |        2957     23.77%     59.41% |        2334     18.76%     78.17% |        2716     21.83%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        12440                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        4433     35.64%     35.64% |        2957     23.77%     59.41% |        2334     18.76%     78.17% |        2716     21.83%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        12440                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           7      9.59%      9.59% |           9     12.33%     21.92% |           2      2.74%     24.66% |          55     75.34%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total           73                      
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           0      0.00%      0.00% |          10     71.43%     71.43% |           4     28.57%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total           14                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |        2436     27.56%     27.56% |        2129     24.08%     51.64% |        2059     23.29%     74.93% |        2216     25.07%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         8840                      
system.ruby.Directory_Controller.Stallreqto_in |        5684     25.35%     25.35% |        5412     24.14%     49.49% |        5301     23.64%     73.14% |        6023     26.86%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        22420                      
system.ruby.Directory_Controller.allocTBE |     5220889     24.41%     24.41% |     5534493     25.87%     50.28% |     5232848     24.46%     74.74% |     5402580     25.26%    100.00%
system.ruby.Directory_Controller.allocTBE::total     21390810                      
system.ruby.Directory_Controller.deallocTBE |     5220889     24.41%     24.41% |     5534493     25.87%     50.28% |     5232848     24.46%     74.74% |     5402580     25.26%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     21390810                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1015405910                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1015405910    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1015405910                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1018160642                      
system.ruby.IFETCH.latency_hist_seqr     |  1018160642    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1018160642                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2754732                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2754732    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2754732                      
system.ruby.L1Cache_Controller.I.allocI_load |     2394775     23.82%     23.82% |     2374365     23.62%     47.44% |     2368195     23.56%     70.99% |     2916305     29.01%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     10053640                      
system.ruby.L1Cache_Controller.I.allocI_store |       88751     16.47%     16.47% |       76890     14.27%     30.75% |       75730     14.06%     44.80% |      297386     55.20%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       538757                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     2482538     23.45%     23.45% |     2450237     23.14%     46.59% |     2442920     23.07%     69.66% |     3212667     30.34%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     10588362                      
system.ruby.L1Cache_Controller.I_store.Progress |         911     22.74%     22.74% |        1432     35.75%     58.49% |         633     15.80%     74.29% |        1030     25.71%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         4006                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          14     34.15%     34.15% |           8     19.51%     53.66% |          14     34.15%     87.80% |           5     12.20%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           41                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     8526636     23.19%     23.19% |     8335654     22.68%     45.87% |     8579010     23.34%     69.21% |    11319890     30.79%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     36761190                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    10596399     21.42%     21.42% |    10525693     21.28%     42.70% |    10531320     21.29%     63.99% |    17808915     36.01%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     49462327                      
system.ruby.L1Cache_Controller.M.allocTBE |      132215     17.61%     17.61% |      116149     15.47%     33.08% |      109521     14.59%     47.67% |      392886     52.33%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total       750771                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      132344     17.62%     17.62% |      116310     15.48%     33.10% |      109641     14.59%     47.69% |      393017     52.31%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       751312                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         189     22.88%     22.88% |         158     19.13%     42.01% |         177     21.43%     63.44% |         302     36.56%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          826                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            2                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           4     66.67%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            6                      
system.ruby.L1Cache_Controller.MloadMEvent |     8526636     23.19%     23.19% |     8335654     22.68%     45.87% |     8579010     23.34%     69.21% |    11319890     30.79%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     36761190                      
system.ruby.L1Cache_Controller.MstoreMEvent |    10596399     21.42%     21.42% |    10525693     21.28%     42.70% |    10531320     21.29%     63.99% |    17808915     36.01%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     49462327                      
system.ruby.L1Cache_Controller.Progress  |       50558     22.05%     22.05% |       42539     18.55%     40.61% |       37505     16.36%     56.97% |       98659     43.03%    100.00%
system.ruby.L1Cache_Controller.Progress::total       229261                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   244380996     22.03%     22.03% |   244835100     22.07%     44.10% |   244538065     22.04%     66.14% |   375618539     33.86%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1109372700                      
system.ruby.L1Cache_Controller.S.allocTBE |     2397573     23.82%     23.82% |     2376395     23.61%     47.44% |     2371079     23.56%     71.00% |     2918656     29.00%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     10063703                      
system.ruby.L1Cache_Controller.S.deallocTBE |        3657     26.97%     26.97% |        2887     21.30%     48.27% |        3769     27.80%     76.07% |        3244     23.93%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        13557                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     2394775     23.82%     23.82% |     2374365     23.62%     47.44% |     2368195     23.56%     70.99% |     2916305     29.01%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     10053640                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         820     24.10%     24.10% |         685     20.13%     44.23% |        1027     30.18%     74.40% |         871     25.60%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         3403                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            4                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           6     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           6     50.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           12                      
system.ruby.L1Cache_Controller.S_store.Progress |       49644     22.04%     22.04% |       41107     18.25%     40.29% |       36871     16.37%     56.66% |       97627     43.34%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       225249                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           2     16.67%     16.67% |           4     33.33%     50.00% |           5     41.67%     91.67% |           1      8.33%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           12                      
system.ruby.L1Cache_Controller.SloadSEvent |   244380996     22.03%     22.03% |   244835100     22.07%     44.10% |   244538065     22.04%     66.14% |   375618539     33.86%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1109372700                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          16     30.19%     30.19% |          12     22.64%     52.83% |          19     35.85%     88.68% |           6     11.32%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           53                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1019     23.99%     23.99% |         843     19.85%     43.84% |        1206     28.40%     72.24% |        1179     27.76%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         4247                      
system.ruby.L1Cache_Controller.allocI_load |     2394775     23.82%     23.82% |     2374365     23.62%     47.44% |     2368195     23.56%     70.99% |     2916305     29.01%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     10053640                      
system.ruby.L1Cache_Controller.allocI_store |       88751     16.47%     16.47% |       76890     14.27%     30.75% |       75730     14.06%     44.80% |      297386     55.20%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       538757                      
system.ruby.L1Cache_Controller.allocTBE  |     2529788     23.39%     23.39% |     2492544     23.05%     46.44% |     2480600     22.94%     69.38% |     3311542     30.62%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     10814474                      
system.ruby.L1Cache_Controller.deallocTBE |        3657     26.97%     26.97% |        2887     21.30%     48.27% |        3769     27.80%     76.07% |        3244     23.93%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        13557                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     2482538     23.45%     23.45% |     2450237     23.14%     46.59% |     2442920     23.07%     69.66% |     3212667     30.34%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     10588362                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     2394775     23.82%     23.82% |     2374365     23.62%     47.44% |     2368195     23.56%     70.99% |     2916305     29.01%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     10053640                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      132344     17.62%     17.62% |      116310     15.48%     33.10% |      109641     14.59%     47.69% |      393017     52.31%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       751312                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    130727980                      
system.ruby.LD.hit_latency_hist_seqr     |   130727980    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    130727980                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    138026888                      
system.ruby.LD.latency_hist_seqr         |   138026888    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     138026888                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      7298908                      
system.ruby.LD.miss_latency_hist_seqr    |     7298908    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      7298908                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        58892                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       58892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        58892                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        77511                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       77511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        77511                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        18619                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       18619    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        18619                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        77511                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |       77511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        77511                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        77511                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |       77511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        77511                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     11012195                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    11012195    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     11012195                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     11045152                      
system.ruby.RMW_Read.latency_hist_seqr   |    11045152    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     11045152                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        32957                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       32957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        32957                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     38313729                      
system.ruby.ST.hit_latency_hist_seqr     |    38313729    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     38313729                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     39013465                      
system.ruby.ST.latency_hist_seqr         |    39013465    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      39013465                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       699736                      
system.ruby.ST.miss_latency_hist_seqr    |      699736    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       699736                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.012799                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.946986                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.004342                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4818.249437                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002321                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999995                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.013038                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3002.200950                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  8568.164696                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002326                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999926                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.013560                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.915195                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.004600                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4483.348165                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.002444                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999910                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.013829                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3002.330050                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  9130.259186                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002449                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999841                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.012806                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.868526                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.004351                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4515.493658                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.002328                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999735                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.013161                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3004.009637                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  8754.194672                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.002333                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999666                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.013225                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.936250                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.004496                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4215.908912                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.002401                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.013593                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3004.309402                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  8687.069742                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.002407                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999927                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         9131                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6198.119163                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 103599.168857                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000537                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  5927.180218                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 102221.575735                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   862.803046                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1195596217                      
system.ruby.hit_latency_hist_seqr        |  1195596217    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1195596217                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.480855                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6313.966742                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.264864                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2488.295914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.004120                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.786741                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.002087                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16501.318407                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.728470                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     1.425786                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6669.149619                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.263980                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2433.841950                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.004064                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.002054                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16833.306329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.853010                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     1.701583                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6534.273713                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.263925                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2436.188468                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.004046                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.946745                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.002043                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16173.367644                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.709631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     1.638294                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6506.264377                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.398823                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3313.329537                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.005366                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.005753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.002728                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16528.819949                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.909797                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     1206401169                      
system.ruby.latency_hist_seqr            |  1206401169    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1206401169                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     10804952                      
system.ruby.miss_latency_hist_seqr       |    10804952    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     10804952                      
system.ruby.network.average_flit_latency    16.183791                      
system.ruby.network.average_flit_network_latency    11.518269                      
system.ruby.network.average_flit_queueing_latency     4.665522                      
system.ruby.network.average_flit_vnet_latency |   15.042107                       |    5.005262                       |    6.504209                      
system.ruby.network.average_flit_vqueue_latency |    6.016540                       |    6.000001                       |    1.070013                      
system.ruby.network.average_hops             1.001064                      
system.ruby.network.average_packet_latency    13.933755                      
system.ruby.network.average_packet_network_latency    10.412439                      
system.ruby.network.average_packet_queueing_latency     3.521316                      
system.ruby.network.average_packet_vnet_latency |   24.983944                       |    5.005262                       |    5.686750                      
system.ruby.network.average_packet_vqueue_latency |    6.002242                       |    6.000001                       |    1.030024                      
system.ruby.network.avg_link_utilization     0.220119                      
system.ruby.network.avg_vc_load          |    0.099955     45.41%     45.41% |    0.011597      5.27%     50.68% |    0.011177      5.08%     55.76% |    0.011156      5.07%     60.82% |    0.019647      8.93%     69.75% |    0.002198      1.00%     70.75% |    0.002184      0.99%     71.74% |    0.002184      0.99%     72.73% |    0.044630     20.28%     93.01% |    0.005386      2.45%     95.45% |    0.005005      2.27%     97.73% |    0.004999      2.27%    100.00%
system.ruby.network.avg_vc_load::total       0.220119                      
system.ruby.network.ext_in_link_utilization     89070365                      
system.ruby.network.ext_out_link_utilization     89070365                      
system.ruby.network.flit_network_latency |   814842715                       |    53094540                       |   157999193                      
system.ruby.network.flit_queueing_latency |   325920703                       |    63646470                       |    25992590                      
system.ruby.network.flits_injected       |    54170783     60.82%     60.82% |    10607744     11.91%     72.73% |    24291838     27.27%    100.00%
system.ruby.network.flits_injected::total     89070365                      
system.ruby.network.flits_received       |    54170783     60.82%     60.82% |    10607744     11.91%     72.73% |    24291838     27.27%    100.00%
system.ruby.network.flits_received::total     89070365                      
system.ruby.network.int_link_utilization     89165143                      
system.ruby.network.packet_network_latency |   271563852                       |    53094540                       |   121573456                      
system.ruby.network.packet_queueing_latency |    65241575                       |    63646470                       |    22020230                      
system.ruby.network.packets_injected     |    10869535     25.36%     25.36% |    10607744     24.75%     50.12% |    21378370     49.88%    100.00%
system.ruby.network.packets_injected::total     42855649                      
system.ruby.network.packets_received     |    10869535     25.36%     25.36% |    10607744     24.75%     50.12% |    21378370     49.88%    100.00%
system.ruby.network.packets_received::total     42855649                      
system.ruby.network.routers0.buffer_reads     42590940                      
system.ruby.network.routers0.buffer_writes     42590940                      
system.ruby.network.routers0.crossbar_activity     42590940                      
system.ruby.network.routers0.sw_input_arbiter_activity     42670020                      
system.ruby.network.routers0.sw_output_arbiter_activity     42590940                      
system.ruby.network.routers1.buffer_reads     44281765                      
system.ruby.network.routers1.buffer_writes     44281765                      
system.ruby.network.routers1.crossbar_activity     44281765                      
system.ruby.network.routers1.sw_input_arbiter_activity     44343424                      
system.ruby.network.routers1.sw_output_arbiter_activity     44281765                      
system.ruby.network.routers2.buffer_reads     42949785                      
system.ruby.network.routers2.buffer_writes     42949785                      
system.ruby.network.routers2.crossbar_activity     42949785                      
system.ruby.network.routers2.sw_input_arbiter_activity     43012212                      
system.ruby.network.routers2.sw_output_arbiter_activity     42949785                      
system.ruby.network.routers3.buffer_reads     48413018                      
system.ruby.network.routers3.buffer_writes     48413018                      
system.ruby.network.routers3.crossbar_activity     48413018                      
system.ruby.network.routers3.sw_input_arbiter_activity     48472804                      
system.ruby.network.routers3.sw_output_arbiter_activity     48413018                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1206401169                      
system.ruby.outstanding_req_hist_seqr::mean     1.000464                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000322                      
system.ruby.outstanding_req_hist_seqr::stdev     0.021547                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1205840817     99.95%     99.95% |      560352      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1206401169                      
system.switch_cpus0.Branches                 15485047                       # Number of branches fetched
system.switch_cpus0.committedInsts          166249918                       # Number of instructions committed
system.switch_cpus0.committedOps            283210236                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           32357616                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               229408                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            7979217                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 4074                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.339047                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          224971794                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 8363                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.660953                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1214092999                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      802458636.911464                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    107074866                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     85418372                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     14449691                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     121021765                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            121021765                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    223844509                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    111609687                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             735569                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      411634362.088536                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    182539929                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           182539929                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    354740098                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    150302105                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           32006670                       # Number of load instructions
system.switch_cpus0.num_mem_refs             39974058                       # number of memory refs
system.switch_cpus0.num_store_insts           7967388                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      2186701      0.77%      0.77% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        156913013     55.41%     56.18% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         5226841      1.85%     58.02% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            29851      0.01%     58.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       14405158      5.09%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            736      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         3751712      1.32%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        6253148      2.21%     66.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     66.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     27011076      9.54%     76.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     76.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp         7464      0.00%     76.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      6725606      2.37%     78.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       884712      0.31%     78.88% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.88% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     19562531      6.91%     85.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     85.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       277640      0.10%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     85.89% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        18204066      6.43%     92.31% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        4387312      1.55%     93.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     13802604      4.87%     98.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      3580076      1.26%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         283210247                       # Class of executed instruction
system.switch_cpus1.Branches                 15297089                       # Number of branches fetched
system.switch_cpus1.committedInsts          166539817                       # Number of instructions committed
system.switch_cpus1.committedOps            282945215                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           32097381                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               230991                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            7881137                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 4151                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.342939                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          225481385                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 8430                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.657061                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1214341429                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      797896915.826867                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    105941773                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     84818885                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     14342541                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     122479312                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            122479312                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    226485706                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    112945324                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             696550                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      416444513.173133                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    181205542                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           181205542                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    351662344                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    149027551                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           31750385                       # Number of load instructions
system.switch_cpus1.num_mem_refs             39621024                       # number of memory refs
system.switch_cpus1.num_store_insts           7870639                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2094526      0.74%      0.74% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        156089807     55.17%     55.91% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         5302906      1.87%     57.78% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            27975      0.01%     57.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       14571687      5.15%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            576      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         3818932      1.35%     64.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     64.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     64.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        6325378      2.24%     66.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     27313655      9.65%     76.18% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     76.18% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp         7536      0.00%     76.18% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      6814757      2.41%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       894528      0.32%     78.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     19780339      6.99%     85.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     85.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       281600      0.10%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        17768325      6.28%     92.28% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        4244791      1.50%     93.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     13982060      4.94%     98.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      3625848      1.28%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         282945226                       # Class of executed instruction
system.switch_cpus2.Branches                 15278772                       # Number of branches fetched
system.switch_cpus2.committedInsts          166487847                       # Number of instructions committed
system.switch_cpus2.committedOps            282837515                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           32080817                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               230351                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            7883365                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 4059                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.343836                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          225436789                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 8355                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.656164                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1214176255                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      796698650.136250                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    105868336                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     84794956                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     14332428                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     122476297                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            122476297                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    226455229                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    112939243                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             692168                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      417477604.863750                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    181113150                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           181113150                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    351479864                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    148954492                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           31726803                       # Number of load instructions
system.switch_cpus2.num_mem_refs             39597109                       # number of memory refs
system.switch_cpus2.num_store_insts           7870306                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2092708      0.74%      0.74% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        156010351     55.16%     55.90% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         5308703      1.88%     57.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            28666      0.01%     57.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       14570884      5.15%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            576      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         3826208      1.35%     64.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     64.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     64.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        6324181      2.24%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     27303947      9.65%     76.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp         7536      0.00%     76.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      6816870      2.41%     78.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       894246      0.32%     78.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     19773782      6.99%     85.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     85.90% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       281760      0.10%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     86.00% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        17740335      6.27%     92.27% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4242571      1.50%     93.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     13986468      4.95%     98.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      3627735      1.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         282837527                       # Class of executed instruction
system.switch_cpus3.Branches                 21351619                       # Number of branches fetched
system.switch_cpus3.committedInsts          250461806                       # Number of instructions committed
system.switch_cpus3.committedOps            422084227                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           49440872                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               278883                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           15638632                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                15537                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.027748                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          342315067                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                19245                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.972252                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1214371843                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1180675484.849861                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    133961597                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    117032160                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     19114600                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     181468756                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            181468756                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    342138290                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    167637674                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1660750                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      33696358.150139                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    275122769                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           275122769                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    534359415                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    219101719                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           48999922                       # Number of load instructions
system.switch_cpus3.num_mem_refs             64611233                       # number of memory refs
system.switch_cpus3.num_store_insts          15611311                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2524775      0.60%      0.60% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        216543709     51.27%     51.87% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         5052778      1.20%     53.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            47482      0.01%     53.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       15902999      3.77%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1088      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             752      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     56.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        18889269      4.47%     61.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            2052      0.00%     61.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc       16460603      3.90%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           470      0.00%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     35931432      8.51%     73.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        17463      0.00%     73.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt     16961218      4.02%     77.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       873377      0.21%     77.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     28260296      6.69%     84.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       265840      0.06%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     84.70% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        32296647      7.65%     92.35% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       10814822      2.56%     94.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     16703275      3.95%     98.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      4796489      1.14%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         422346836                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          519                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          259                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 805778291.509652                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 367002823.505911                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          259    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      1058000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    996456500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          259                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 398413575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 208696577501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 100496543053500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           77                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           38                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 443373223.736842                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 448076076.033378                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           38    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value       866000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    996298500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           38                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 589545500999                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  16848182502                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 100497259522500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          481                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          240                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 856662427.087500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 311985612.398544                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          240    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value       763500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    994717500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          240                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 401321551500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 205598982501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 100496732672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          488                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          244                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 853391450.844262                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 318170113.270373                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          244    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       279000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    996651500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          244                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 398467775495                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 208227514006                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 100496957916500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 607186045001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 607186045001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 607186045001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 607186045001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      1629440                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           1629440                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        25460                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              25460                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      2683593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              2683593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      2683593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             2683593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     25460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             206831                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      25460                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    25460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             2025                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             1718                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             1416                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             1200                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             1263                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             1412                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             1860                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             1769                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             1985                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             1913                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            1575                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            1362                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            1246                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            1374                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            1610                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            1732                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   228837246                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 127300000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              706212246                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8988.11                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27738.11                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   18262                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                71.73                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                25460                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  24829                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    236                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     32                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     38                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     44                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     49                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     92                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     48                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         7195                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   226.432801                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   142.262081                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   239.682760                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         3504     48.70%     48.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1401     19.47%     68.17% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          705      9.80%     77.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          383      5.32%     83.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          334      4.64%     87.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          426      5.92%     93.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          260      3.61%     97.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          143      1.99%     99.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           39      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         7195                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               1629440                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                1629440                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        2.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     2.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 607185021000                       # Total gap between requests
system.mem_ctrls2.avgGap                  23848586.84                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      1629440                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 2683592.637570114806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        25460                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    706212246                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27738.11                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   71.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      2802026                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      2802026                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      2802026                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      2802026                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        25460                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        25460                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        25460                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        25460                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   2012284040                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   2012284040                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   2012284040                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   2012284040                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      2827486                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      2827486                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      2827486                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      2827486                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.009004                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.009004                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.009004                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.009004                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79037.079340                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79037.079340                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79037.079340                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79037.079340                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        25460                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        25460                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        25460                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        25460                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   1494786291                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   1494786291                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   1494786291                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   1494786291                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.009004                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.009004                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.009004                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.009004                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58711.166182                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58711.166182                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58711.166182                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58711.166182                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      2615598                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      2615598                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        25460                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        25460                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   2012284040                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   2012284040                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      2641058                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      2641058                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.009640                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.009640                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79037.079340                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79037.079340                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        25460                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        25460                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   1494786291                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   1494786291                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.009640                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.009640                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58711.166182                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58711.166182                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       186428                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       186428                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       186428                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       186428                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      8884.272267                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  100496467545500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  8884.272267                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.033891                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.033891                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        25460                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3         1661                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        23274                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.097122                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      45265236                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      2827486                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            27132000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            14417205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           91370580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    47930241840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     15057575430                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    220479247680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      283599984735                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.072633                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 573055697500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  20275060000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  13855287501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            24261720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            12887820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           90413820                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    47930241840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     14627429490                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    220841478240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      283526712930                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       466.951959                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 574001933501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  20275060000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  12909051500                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      1627584                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           1627584                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        25431                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              25431                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      2680536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              2680536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      2680536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             2680536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     25431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             206777                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      25431                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    25431                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             2036                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             1722                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             1394                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             1207                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             1252                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             1400                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             1856                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             1779                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             1997                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             1908                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            1562                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            1361                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            1248                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            1385                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            1593                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            1731                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   219281501                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 127155000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              696112751                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8622.61                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27372.61                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   18336                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                72.10                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                25431                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  24811                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    214                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     36                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     40                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     44                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     46                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    101                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     48                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         7091                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   229.492032                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   144.176957                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   241.424902                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         3401     47.96%     47.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1385     19.53%     67.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          735     10.37%     77.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          357      5.03%     82.89% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          329      4.64%     87.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          438      6.18%     93.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          267      3.77%     97.48% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          138      1.95%     99.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           41      0.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         7091                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               1627584                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                1627584                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        2.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     2.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 607185812000                       # Total gap between requests
system.mem_ctrls3.avgGap                  23875813.46                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      1627584                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 2680535.913827399258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        25431                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    696112751                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27372.61                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   72.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      2890622                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      2890622                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      2890622                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      2890622                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        25431                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        25431                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        25431                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        25431                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   2000698569                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   2000698569                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   2000698569                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   2000698569                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      2916053                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      2916053                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      2916053                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      2916053                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.008721                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.008721                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78671.643624                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78671.643624                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78671.643624                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78671.643624                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        25431                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        25431                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        25431                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        25431                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   1483814322                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   1483814322                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   1483814322                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   1483814322                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.008721                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.008721                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.008721                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.008721                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58346.676183                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58346.676183                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58346.676183                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58346.676183                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      2700380                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      2700380                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        25431                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        25431                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   2000698569                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   2000698569                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      2725811                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      2725811                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.009330                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.009330                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78671.643624                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78671.643624                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        25431                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        25431                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   1483814322                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   1483814322                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.009330                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.009330                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58346.676183                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58346.676183                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       190242                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       190242                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       190242                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       190242                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      8852.456449                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  100496467228500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  8852.456449                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.033769                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.033769                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        25431                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3         1661                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        23252                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.097012                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      46682279                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      2916053                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            26803560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            14242635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           91284900                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    47930241840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     14985968040                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    220539672960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      283588213935                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.053247                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 573213124000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  20275060000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  13697861001                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            23854740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            12667710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           90292440                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    47930241840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     14561624130                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    220896931680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      283515612540                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       466.933677                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 574146949750                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  20275060000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  12764035251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      1631872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1631872                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        25498                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              25498                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      2687598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              2687598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      2687598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             2687598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     25498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             206913                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      25498                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    25498                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             2018                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             1724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1439                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             1218                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             1269                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             1862                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1773                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             1983                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1571                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            1381                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            1353                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            1617                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1722                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   225193750                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 127490000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              703281250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     8831.82                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27581.82                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   18267                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                71.64                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                25498                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  24870                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    230                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     51                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    102                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         7225                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   225.811488                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   142.028419                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   238.866826                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         3519     48.71%     48.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1414     19.57%     68.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          710      9.83%     78.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          391      5.41%     83.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          316      4.37%     87.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          448      6.20%     94.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          256      3.54%     97.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          134      1.85%     99.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           37      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         7225                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               1631872                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                1631872                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        2.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     2.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 607185938000                       # Total gap between requests
system.mem_ctrls0.avgGap                  23813080.95                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      1631872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 2687597.999715741724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        25498                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    703281250                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27581.82                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   71.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      2792832                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      2792832                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      2792832                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      2792832                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        25498                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        25498                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        25498                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        25498                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   2011335002                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   2011335002                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   2011335002                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   2011335002                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      2818330                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      2818330                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      2818330                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      2818330                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.009047                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.009047                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.009047                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.009047                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 78882.069260                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 78882.069260                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 78882.069260                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 78882.069260                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        25498                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        25498                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        25498                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        25498                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   1493046252                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   1493046252                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   1493046252                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   1493046252                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.009047                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.009047                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.009047                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.009047                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58555.425994                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58555.425994                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58555.425994                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58555.425994                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      2604890                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      2604890                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        25498                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        25498                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   2011335002                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   2011335002                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      2630388                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      2630388                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.009694                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.009694                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 78882.069260                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 78882.069260                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        25498                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        25498                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   1493046252                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   1493046252                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.009694                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.009694                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58555.425994                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58555.425994                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       187942                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       187942                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       187942                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       187942                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      8908.633560                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  100496467229500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  8908.633560                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.033984                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.033984                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        25498                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3         1659                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        23331                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.097267                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      45118778                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      2818330                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            27024900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            14352690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           91263480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    47930241840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     15096713340                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    220446048480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      283605644730                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.081955                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 572969932250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  20275060000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  13941052751                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            24604440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            13066185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           90792240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    47930241840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     14556972360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    220900932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      283516609065                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       466.935318                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 574156505000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  20275060000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  12754480001                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      1627456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1627456                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        25429                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              25429                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      2680325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              2680325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      2680325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             2680325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     25429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000582000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             206763                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      25429                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    25429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             2054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             1708                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             1415                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             1204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             1281                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             1409                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             1853                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             1763                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1981                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             1915                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            1566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            1359                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            1240                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            1368                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            1581                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            1732                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   231653249                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 127145000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              708446999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9109.81                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27859.81                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   18312                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.01                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                25429                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  24812                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    217                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     96                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     49                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         7113                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   228.764235                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   143.804136                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   240.944025                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         3420     48.08%     48.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1396     19.63%     67.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          714     10.04%     77.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          388      5.45%     83.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          319      4.48%     87.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          444      6.24%     93.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          252      3.54%     97.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          140      1.97%     99.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           40      0.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         7113                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               1627456                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                1627456                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        2.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     2.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 607182793000                       # Total gap between requests
system.mem_ctrls1.avgGap                  23877572.57                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      1627456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 2680325.105293418746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        25429                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    708446999                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27859.81                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   72.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      2941925                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      2941925                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      2941925                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      2941925                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        25429                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        25429                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        25429                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        25429                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   2012942571                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   2012942571                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   2012942571                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   2012942571                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      2967354                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      2967354                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      2967354                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      2967354                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.008570                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.008570                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.008570                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.008570                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79159.328759                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79159.328759                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79159.328759                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79159.328759                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        25429                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        25429                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        25429                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        25429                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   1496080571                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   1496080571                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   1496080571                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   1496080571                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.008570                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.008570                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.008570                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.008570                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58833.637618                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58833.637618                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58833.637618                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58833.637618                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      2764607                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      2764607                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        25429                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        25429                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   2012942571                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   2012942571                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      2790036                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      2790036                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.009114                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.009114                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79159.328759                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79159.328759                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        25429                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        25429                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   1496080571                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   1496080571                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.009114                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.009114                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58833.637618                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58833.637618                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       177318                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       177318                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       177318                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       177318                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      8845.979731                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  100496467333500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  8845.979731                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.033745                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.033745                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        25429                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3         1660                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        23272                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.097004                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      47503093                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      2967354                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            26575080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            14121195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           90977880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    47930241840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     14996531280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    220530737280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      283589184555                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.054846                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 573190479000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  20275060000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  13720506001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            24240300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            12872640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           90585180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    47930241840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     14488249170                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    220958763840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      283504952970                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       466.916121                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 574307807750                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  20275060000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  12603177251                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  475                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 475                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3338                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3338                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1634                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          790                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           42                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          395                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3561                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2932                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3660                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    13737                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               191000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101103653206001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1803060                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1756058                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              504000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1989054                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1420500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1923000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1149000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              154495                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1218500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             2004360                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
