/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [8:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 7'h00;
    else _06_ <= { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_1z };
  assign { _01_, _05_[7:5], _05_[3], _00_, _05_[0] } = _06_;
  assign celloutsig_0_32z = ~celloutsig_0_16z;
  assign celloutsig_0_55z = ~celloutsig_0_17z;
  assign celloutsig_0_76z = ~celloutsig_0_59z;
  assign celloutsig_1_8z = ~in_data[175];
  assign celloutsig_1_12z = ~celloutsig_1_5z;
  assign celloutsig_1_17z = ~celloutsig_1_6z;
  assign celloutsig_0_13z = ~celloutsig_0_1z;
  assign celloutsig_0_21z = ~celloutsig_0_9z;
  assign celloutsig_0_22z = ~celloutsig_0_18z;
  assign celloutsig_0_0z = ~in_data[63];
  assign celloutsig_0_35z = ~((celloutsig_0_16z | celloutsig_0_28z) & (celloutsig_0_13z | celloutsig_0_17z));
  assign celloutsig_0_36z = ~((1'h1 | celloutsig_0_2z) & (celloutsig_0_31z | celloutsig_0_28z));
  assign celloutsig_0_38z = ~((celloutsig_0_35z | celloutsig_0_28z) & (_00_ | celloutsig_0_1z));
  assign celloutsig_0_45z = ~((celloutsig_0_39z | celloutsig_0_36z) & (celloutsig_0_18z | celloutsig_0_38z));
  assign celloutsig_0_46z = ~((1'h0 | in_data[26]) & (celloutsig_0_5z | _01_));
  assign celloutsig_0_51z = ~((celloutsig_0_0z | celloutsig_0_16z) & (celloutsig_0_14z | celloutsig_0_0z));
  assign celloutsig_0_6z = ~((in_data[63] | celloutsig_0_2z) & (in_data[63] | 1'h0));
  assign celloutsig_0_59z = ~((_02_ | celloutsig_0_39z) & (celloutsig_0_50z | celloutsig_0_55z));
  assign celloutsig_0_62z = ~((1'h0 | _03_) & (celloutsig_0_21z | celloutsig_0_26z));
  assign celloutsig_0_67z = ~((celloutsig_0_35z | celloutsig_0_21z) & (celloutsig_0_2z | celloutsig_0_50z));
  assign celloutsig_0_75z = ~((celloutsig_0_67z | celloutsig_0_58z) & (celloutsig_0_63z | celloutsig_0_62z));
  assign celloutsig_1_2z = ~((in_data[163] | in_data[190]) & (celloutsig_1_0z | in_data[123]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_2z) & (celloutsig_1_2z | in_data[148]));
  assign celloutsig_0_10z = ~((1'h0 | in_data[56]) & (1'h0 | celloutsig_0_1z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_1z | celloutsig_0_0z));
  assign celloutsig_0_25z = ~((celloutsig_0_0z | celloutsig_0_8z) & (celloutsig_0_22z | celloutsig_0_18z));
  assign celloutsig_0_28z = ~((celloutsig_0_6z | celloutsig_0_16z) & (celloutsig_0_17z | in_data[93]));
  assign celloutsig_0_30z = celloutsig_0_0z ^ _00_;
  assign celloutsig_0_37z = celloutsig_0_20z ^ celloutsig_0_12z;
  assign celloutsig_0_42z = celloutsig_0_5z ^ celloutsig_0_25z;
  assign celloutsig_0_63z = celloutsig_0_51z ^ celloutsig_0_47z;
  assign celloutsig_0_8z = celloutsig_0_7z ^ celloutsig_0_5z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[49];
  assign celloutsig_1_5z = celloutsig_1_2z ^ celloutsig_1_3z;
  assign celloutsig_1_9z = celloutsig_1_5z ^ celloutsig_1_1z;
  assign celloutsig_1_18z = celloutsig_1_5z ^ celloutsig_1_8z;
  assign celloutsig_0_14z = celloutsig_0_6z ^ celloutsig_0_5z;
  reg [6:0] _44_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _44_ <= 7'h00;
    else _44_ <= { celloutsig_0_30z, celloutsig_0_35z, 1'h1, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_6z };
  assign { _03_, _04_[5], _02_, _04_[3:0] } = _44_;
  assign celloutsig_0_34z = { celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_0z } || { celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[41:27], celloutsig_0_2z } || { in_data[8:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, in_data[63], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_47z = in_data[42:30] || in_data[40:28];
  assign celloutsig_0_50z = { in_data[21:19], celloutsig_0_28z, celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_1z, celloutsig_0_34z, celloutsig_0_36z } || { in_data[82:75], celloutsig_0_30z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z } || { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_77z = { _05_[7:5], celloutsig_0_44z, celloutsig_0_75z, celloutsig_0_16z, celloutsig_0_8z, in_data[63], celloutsig_0_46z, celloutsig_0_51z, celloutsig_0_37z, celloutsig_0_47z, celloutsig_0_16z } || { in_data[15:7], celloutsig_0_32z, in_data[63], celloutsig_0_13z, celloutsig_0_63z, celloutsig_0_51z };
  assign celloutsig_1_0z = in_data[179:171] || in_data[189:181];
  assign celloutsig_1_1z = in_data[159:147] || in_data[153:141];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } || { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z } || { in_data[63], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_12z, in_data[63] } || { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z } || { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_26z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_22z } || { _05_[5], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_27z = { in_data[26:24], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z } || { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_5z, in_data[63], celloutsig_0_5z };
  assign celloutsig_0_31z = ~((celloutsig_0_6z & celloutsig_0_14z) | (celloutsig_0_25z & celloutsig_0_7z));
  assign celloutsig_0_39z = ~((celloutsig_0_12z & celloutsig_0_35z) | (celloutsig_0_8z & celloutsig_0_35z));
  assign celloutsig_0_44z = ~((1'h0 & celloutsig_0_27z) | (in_data[63] & 1'h1));
  assign celloutsig_0_58z = ~((celloutsig_0_7z & in_data[63]) | (celloutsig_0_0z & _03_));
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_2z) | (1'h0 & celloutsig_0_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_1z) | (celloutsig_1_2z & celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_8z & celloutsig_1_9z));
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_10z) | (celloutsig_1_17z & celloutsig_1_12z));
  assign celloutsig_0_12z = ~((1'h0 & celloutsig_0_10z) | (celloutsig_0_5z & celloutsig_0_9z));
  assign celloutsig_0_17z = ~((in_data[63] & celloutsig_0_5z) | (celloutsig_0_12z & celloutsig_0_10z));
  assign { _04_[6], _04_[4] } = { _03_, _02_ };
  assign { _05_[8], _05_[4], _05_[2:1] } = { _01_, 1'h0, _00_, 1'h0 };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
