<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Dec 25 00:36:22 2018" VIVADOVERSION="2018.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:basys3:part0:1.1" DEVICE="7a35t" NAME="design_main" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="sled" SIGIS="undef" SIGNAME="xup_2_to_1_mux_1_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_2_to_1_mux_1" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="reset"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="reset"/>
        <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PB4" SIGIS="undef" SIGNAME="External_Ports_PB4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_inv_3" PORT="a"/>
        <CONNECTION INSTANCE="xup_and2_1" PORT="a"/>
        <CONNECTION INSTANCE="xup_and5_2" PORT="d"/>
        <CONNECTION INSTANCE="xup_and5_1" PORT="d"/>
        <CONNECTION INSTANCE="xup_and5_0" PORT="d"/>
        <CONNECTION INSTANCE="xup_and2_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PB3" SIGIS="undef" SIGNAME="External_Ports_PB3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_inv_6" PORT="a"/>
        <CONNECTION INSTANCE="xup_and4_6" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PB2" SIGIS="undef" SIGNAME="External_Ports_PB2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_and4_5" PORT="d"/>
        <CONNECTION INSTANCE="xup_and4_1" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PB1" SIGIS="undef" SIGNAME="External_Ports_PB1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_inv_5" PORT="a"/>
        <CONNECTION INSTANCE="xup_and4_0" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkin"/>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="clk"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="seg7_wrapper_0_an">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="an"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="seg7_wrapper_0_dp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="dp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="seg7_wrapper_0_seg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="seg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i0" SIGIS="undef" SIGNAME="External_Ports_i0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i0"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i0"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i1" SIGIS="undef" SIGNAME="External_Ports_i1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i1"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i1"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i10" SIGIS="undef" SIGNAME="External_Ports_i10">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i10"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i10"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i10"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i11" SIGIS="undef" SIGNAME="External_Ports_i11">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i11"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i11"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i11"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i2" SIGIS="undef" SIGNAME="External_Ports_i2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i2"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i2"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i3" SIGIS="undef" SIGNAME="External_Ports_i3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i3"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i3"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i4" SIGIS="undef" SIGNAME="External_Ports_i4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i4"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i4"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i5" SIGIS="undef" SIGNAME="External_Ports_i5">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i5"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i5"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i6" SIGIS="undef" SIGNAME="External_Ports_i6">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i6"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i6"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i6"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i7" SIGIS="undef" SIGNAME="External_Ports_i7">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i7"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i7"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i7"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i8" SIGIS="undef" SIGNAME="External_Ports_i8">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i8"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i8"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i8"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i9" SIGIS="undef" SIGNAME="External_Ports_i9">
      <CONNECTIONS>
        <CONNECTION INSTANCE="storage_wrapper_0" PORT="i9"/>
        <CONNECTION INSTANCE="controller_wrapper_0" PORT="i9"/>
        <CONNECTION INSTANCE="seg7_wrapper_0" PORT="i9"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="k0" SIGIS="undef" SIGNAME="xup_and2_4_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_and2_4" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="k1" SIGIS="undef" SIGNAME="xup_and2_6_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_and2_6" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="k2" SIGIS="undef" SIGNAME="xup_and2_5_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_and2_5" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/c_counter_binary_0" HWVERSION="12.0" INSTANCE="c_counter_binary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="100010"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="100010"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="1"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="6"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="true"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="22"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="true"/>
        <PARAMETER NAME="Threshold_Value" VALUE="22"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="xup_and2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="THRESH0" SIGIS="data" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_4" PORT="d"/>
            <CONNECTION INSTANCE="xup_and4_3" PORT="d"/>
            <CONNECTION INSTANCE="xup_or2_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_9" PORT="d"/>
            <CONNECTION INSTANCE="xup_and4_8" PORT="d"/>
            <CONNECTION INSTANCE="xup_or2_2" PORT="b"/>
            <CONNECTION INSTANCE="xup_inv_7" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Q" RIGHT="0" SIGIS="data"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/controller_wrapper_0" HWVERSION="1.0" INSTANCE="controller_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller_wrapper" VLNV="xilinx.com:user:controller_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_controller_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i0" SIGIS="undef" SIGNAME="External_Ports_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i1" SIGIS="undef" SIGNAME="External_Ports_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i10" SIGIS="undef" SIGNAME="External_Ports_i10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i11" SIGIS="undef" SIGNAME="External_Ports_i11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2" SIGIS="undef" SIGNAME="External_Ports_i2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i3" SIGIS="undef" SIGNAME="External_Ports_i3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i4" SIGIS="undef" SIGNAME="External_Ports_i4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i5" SIGIS="undef" SIGNAME="External_Ports_i5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i6" SIGIS="undef" SIGNAME="External_Ports_i6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i7" SIGIS="undef" SIGNAME="External_Ports_i7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i8" SIGIS="undef" SIGNAME="External_Ports_i8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i9" SIGIS="undef" SIGNAME="External_Ports_i9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0" SIGIS="undef" SIGNAME="storage_wrapper_0_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s1" SIGIS="undef" SIGNAME="storage_wrapper_0_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s10" SIGIS="undef" SIGNAME="storage_wrapper_0_q10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s11" SIGIS="undef" SIGNAME="storage_wrapper_0_q11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s2" SIGIS="undef" SIGNAME="storage_wrapper_0_q2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s3" SIGIS="undef" SIGNAME="storage_wrapper_0_q3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s4" SIGIS="undef" SIGNAME="storage_wrapper_0_q4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s5" SIGIS="undef" SIGNAME="storage_wrapper_0_q5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s6" SIGIS="undef" SIGNAME="storage_wrapper_0_q6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s7" SIGIS="undef" SIGNAME="storage_wrapper_0_q7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s8" SIGIS="undef" SIGNAME="storage_wrapper_0_q8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s9" SIGIS="undef" SIGNAME="storage_wrapper_0_q9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="q9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y_0" SIGIS="undef" SIGNAME="controller_wrapper_0_y_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_4" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/seg7_wrapper_0" HWVERSION="1.0" INSTANCE="seg7_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="seg7_wrapper" VLNV="xilinx.com:user:seg7_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_seg7_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="seg7_wrapper_0_an">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="an"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="seg7_wrapper_0_dp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xup_or4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i0" SIGIS="undef" SIGNAME="External_Ports_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i1" SIGIS="undef" SIGNAME="External_Ports_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i10" SIGIS="undef" SIGNAME="External_Ports_i10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i11" SIGIS="undef" SIGNAME="External_Ports_i11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2" SIGIS="undef" SIGNAME="External_Ports_i2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i3" SIGIS="undef" SIGNAME="External_Ports_i3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i4" SIGIS="undef" SIGNAME="External_Ports_i4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i5" SIGIS="undef" SIGNAME="External_Ports_i5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i6" SIGIS="undef" SIGNAME="External_Ports_i6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i7" SIGIS="undef" SIGNAME="External_Ports_i7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i8" SIGIS="undef" SIGNAME="External_Ports_i8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i9" SIGIS="undef" SIGNAME="External_Ports_i9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="seg7_wrapper_0_seg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/storage_wrapper_0" HWVERSION="1.0" INSTANCE="storage_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="storage_wrapper" VLNV="xilinx.com:user:storage_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_storage_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xup_and3_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i0" SIGIS="undef" SIGNAME="External_Ports_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i1" SIGIS="undef" SIGNAME="External_Ports_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i10" SIGIS="undef" SIGNAME="External_Ports_i10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i11" SIGIS="undef" SIGNAME="External_Ports_i11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2" SIGIS="undef" SIGNAME="External_Ports_i2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i3" SIGIS="undef" SIGNAME="External_Ports_i3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i4" SIGIS="undef" SIGNAME="External_Ports_i4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i5" SIGIS="undef" SIGNAME="External_Ports_i5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i6" SIGIS="undef" SIGNAME="External_Ports_i6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i7" SIGIS="undef" SIGNAME="External_Ports_i7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i8" SIGIS="undef" SIGNAME="External_Ports_i8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i9" SIGIS="undef" SIGNAME="External_Ports_i9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q0" SIGIS="undef" SIGNAME="storage_wrapper_0_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q1" SIGIS="undef" SIGNAME="storage_wrapper_0_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q10" SIGIS="undef" SIGNAME="storage_wrapper_0_q10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q11" SIGIS="undef" SIGNAME="storage_wrapper_0_q11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q2" SIGIS="undef" SIGNAME="storage_wrapper_0_q2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q3" SIGIS="undef" SIGNAME="storage_wrapper_0_q3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q4" SIGIS="undef" SIGNAME="storage_wrapper_0_q4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q5" SIGIS="undef" SIGNAME="storage_wrapper_0_q5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q6" SIGIS="undef" SIGNAME="storage_wrapper_0_q6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q7" SIGIS="undef" SIGNAME="storage_wrapper_0_q7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q8" SIGIS="undef" SIGNAME="storage_wrapper_0_q8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q9" SIGIS="undef" SIGNAME="storage_wrapper_0_q9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="s9"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="en"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="en"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="en"/>
            <CONNECTION INSTANCE="xup_2_to_1_mux_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_dff_en_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_2_to_1_mux_0" HWVERSION="1.0" INSTANCE="xup_2_to_1_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_2_to_1_mux" VLNV="xilinx.com:XUP:xup_2_to_1_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_2_to_1_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="xup_and3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_2_to_1_mux_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_2_to_1_mux_1" HWVERSION="1.0" INSTANCE="xup_2_to_1_mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_2_to_1_mux" VLNV="xilinx.com:XUP:xup_2_to_1_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_2_to_1_mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_2_to_1_mux_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="xup_or2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_2_to_1_mux_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sled"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_0" HWVERSION="1.0" INSTANCE="xup_and2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_PB4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_1" HWVERSION="1.0" INSTANCE="xup_and2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_PB4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_2" HWVERSION="1.0" INSTANCE="xup_and2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_8" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_3" HWVERSION="1.0" INSTANCE="xup_and2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and3_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_4" HWVERSION="1.0" INSTANCE="xup_and2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and2_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="k0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_5" HWVERSION="1.0" INSTANCE="xup_and2_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and2_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="k2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_6" HWVERSION="1.0" INSTANCE="xup_and2_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and2_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="k1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_0" HWVERSION="1.0" INSTANCE="xup_and3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_0" PORT="sel"/>
            <CONNECTION INSTANCE="xup_or2_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_1" HWVERSION="1.0" INSTANCE="xup_and3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_2" HWVERSION="1.0" INSTANCE="xup_and3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_2" PORT="a"/>
            <CONNECTION INSTANCE="xup_dff_en_0" PORT="d"/>
            <CONNECTION INSTANCE="xup_or4_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_3" HWVERSION="1.0" INSTANCE="xup_and3_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_0" PORT="b"/>
            <CONNECTION INSTANCE="storage_wrapper_0" PORT="en"/>
            <CONNECTION INSTANCE="xup_or4_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_4" HWVERSION="1.0" INSTANCE="xup_and3_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="c"/>
            <CONNECTION INSTANCE="xup_or3_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_5" HWVERSION="1.0" INSTANCE="xup_and3_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_0" PORT="d"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="b"/>
            <CONNECTION INSTANCE="xup_or2_3" PORT="b"/>
            <CONNECTION INSTANCE="xup_or3_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_6" HWVERSION="1.0" INSTANCE="xup_and3_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_3" PORT="a"/>
            <CONNECTION INSTANCE="xup_or3_2" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_7" HWVERSION="1.0" INSTANCE="xup_and3_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_1" PORT="c"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and3_8" HWVERSION="1.0" INSTANCE="xup_and3_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and3_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_1" PORT="d"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_0" HWVERSION="1.0" INSTANCE="xup_and4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_0_10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_PB1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_1" HWVERSION="1.0" INSTANCE="xup_and4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_0_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_PB2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_10" HWVERSION="1.0" INSTANCE="xup_and4_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_inv_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_10_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_11" HWVERSION="1.0" INSTANCE="xup_and4_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_11_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_inv_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_11_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_12" HWVERSION="1.0" INSTANCE="xup_and4_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_11_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_inv_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_12_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_2" HWVERSION="1.0" INSTANCE="xup_and4_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_0_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_0" PORT="e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_3" HWVERSION="1.0" INSTANCE="xup_and4_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_0_13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="THRESH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_0" PORT="f"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_4" HWVERSION="1.0" INSTANCE="xup_and4_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_0_14"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="THRESH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_5" HWVERSION="1.0" INSTANCE="xup_and4_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_PB2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_6" HWVERSION="1.0" INSTANCE="xup_and4_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_5_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_PB3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_1" PORT="e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_7" HWVERSION="1.0" INSTANCE="xup_and4_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_5_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_8" HWVERSION="1.0" INSTANCE="xup_and4_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_5_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="THRESH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_1" PORT="e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and4_9" HWVERSION="1.0" INSTANCE="xup_and4_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and4_5_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="THRESH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_9_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and5_0" HWVERSION="1.0" INSTANCE="xup_and5_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and5_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_PB4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_inv_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_1" PORT="f"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and5_1" HWVERSION="1.0" INSTANCE="xup_and5_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and5_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_PB4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_inv_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and5_2" HWVERSION="1.0" INSTANCE="xup_and5_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and5_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_PB4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_inv_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and5_3" HWVERSION="1.0" INSTANCE="xup_and5_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and5_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_inv_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and5_4" HWVERSION="1.0" INSTANCE="xup_and5_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and5_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_inv_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and5_5" HWVERSION="1.0" INSTANCE="xup_and5_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and5_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_inv_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and5_6" HWVERSION="1.0" INSTANCE="xup_and5_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_and5_5_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_inv_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_clk_divider_0" HWVERSION="1.0" INSTANCE="xup_clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:XUP:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_clk_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_0" PORT="b"/>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="CLK"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="clk"/>
            <CONNECTION INSTANCE="xup_dff_en_0" PORT="clk"/>
            <CONNECTION INSTANCE="xup_and2_3" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_0" HWVERSION="1.0" INSTANCE="xup_dff_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff" VLNV="xilinx.com:XUP:xup_dff:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_dff_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_inv_9_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_9" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_and2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_9" PORT="a"/>
            <CONNECTION INSTANCE="xup_or2_3" PORT="a"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_and2_5" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_0" HWVERSION="1.0" INSTANCE="xup_dff_en_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en" VLNV="xilinx.com:XUP:xup_dff_en:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_dff_en_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_8" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_0" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_dff_en_reset_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_3" PORT="c"/>
            <CONNECTION INSTANCE="xup_and3_1" PORT="c"/>
            <CONNECTION INSTANCE="xup_and3_6" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_6" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_11" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_12" PORT="c"/>
            <CONNECTION INSTANCE="xup_and3_7" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_10" PORT="c"/>
            <CONNECTION INSTANCE="xup_and3_8" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_1" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_dff_en_reset_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or6_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_2" PORT="b"/>
            <CONNECTION INSTANCE="xup_and3_1" PORT="b"/>
            <CONNECTION INSTANCE="xup_and3_4" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_3" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_4" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_6" PORT="b"/>
            <CONNECTION INSTANCE="xup_and5_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_and5_1" PORT="b"/>
            <CONNECTION INSTANCE="xup_and5_2" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_9" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_8" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_12" PORT="b"/>
            <CONNECTION INSTANCE="xup_and5_4" PORT="b"/>
            <CONNECTION INSTANCE="xup_and5_3" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_10" PORT="b"/>
            <CONNECTION INSTANCE="xup_and5_6" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_dff_en_reset_2" HWVERSION="1.0" INSTANCE="xup_dff_en_reset_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_dff_en_reset_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_2" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_4" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_5" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_6" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_2" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_4" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_2" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_7" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_8" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_3" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_7" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_5" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_6" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_8" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_0" HWVERSION="1.0" INSTANCE="xup_inv_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_and3_2" PORT="c"/>
            <CONNECTION INSTANCE="xup_and3_4" PORT="c"/>
            <CONNECTION INSTANCE="xup_and3_5" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_1" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_2" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_3" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_4" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_5" PORT="c"/>
            <CONNECTION INSTANCE="xup_and5_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_and5_1" PORT="c"/>
            <CONNECTION INSTANCE="xup_and5_2" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_7" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_9" PORT="c"/>
            <CONNECTION INSTANCE="xup_and4_8" PORT="c"/>
            <CONNECTION INSTANCE="xup_and5_4" PORT="c"/>
            <CONNECTION INSTANCE="xup_and5_3" PORT="c"/>
            <CONNECTION INSTANCE="xup_and5_5" PORT="c"/>
            <CONNECTION INSTANCE="xup_and5_6" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_1" HWVERSION="1.0" INSTANCE="xup_inv_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_and3_3" PORT="b"/>
            <CONNECTION INSTANCE="xup_and3_5" PORT="b"/>
            <CONNECTION INSTANCE="xup_and3_6" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_2" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_5" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_7" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_1" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_11" PORT="b"/>
            <CONNECTION INSTANCE="xup_and3_7" PORT="b"/>
            <CONNECTION INSTANCE="xup_and5_5" PORT="b"/>
            <CONNECTION INSTANCE="xup_and3_8" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_2" HWVERSION="1.0" INSTANCE="xup_inv_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_reset_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_3" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_2" PORT="a"/>
            <CONNECTION INSTANCE="xup_and3_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_3" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_5" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_6" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_9" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_11" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_12" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_4" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_10" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_3" HWVERSION="1.0" INSTANCE="xup_inv_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_PB4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_4" PORT="e"/>
            <CONNECTION INSTANCE="xup_and5_3" PORT="e"/>
            <CONNECTION INSTANCE="xup_and5_5" PORT="e"/>
            <CONNECTION INSTANCE="xup_and5_6" PORT="e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_4" HWVERSION="1.0" INSTANCE="xup_inv_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="controller_wrapper_0_y_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="y_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_0" PORT="e"/>
            <CONNECTION INSTANCE="xup_and5_1" PORT="e"/>
            <CONNECTION INSTANCE="xup_and5_2" PORT="e"/>
            <CONNECTION INSTANCE="xup_and2_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_5" HWVERSION="1.0" INSTANCE="xup_inv_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_PB1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_11" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_6" HWVERSION="1.0" INSTANCE="xup_inv_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_3_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_PB3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PB3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_12" PORT="d"/>
            <CONNECTION INSTANCE="xup_and4_10" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_7" HWVERSION="1.0" INSTANCE="xup_inv_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="THRESH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_4" PORT="d"/>
            <CONNECTION INSTANCE="xup_and5_3" PORT="d"/>
            <CONNECTION INSTANCE="xup_and5_5" PORT="d"/>
            <CONNECTION INSTANCE="xup_and5_6" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_8" HWVERSION="1.0" INSTANCE="xup_inv_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_en_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_9" HWVERSION="1.0" INSTANCE="xup_inv_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_inv_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_9_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_0" HWVERSION="1.0" INSTANCE="xup_or2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and3_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_1" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_1" HWVERSION="1.0" INSTANCE="xup_or2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or2_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="THRESH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_2" HWVERSION="1.0" INSTANCE="xup_or2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="c_counter_binary_0_THRESH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="THRESH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_7" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_3" HWVERSION="1.0" INSTANCE="xup_or2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and3_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_6" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or3_0" HWVERSION="1.0" INSTANCE="xup_or3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and3_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and3_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_wrapper_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or3_1" HWVERSION="1.0" INSTANCE="xup_or3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or3_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_dff_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and3_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and3_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_4" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or3_2" HWVERSION="1.0" INSTANCE="xup_or3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or3_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and3_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and3_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and3_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_4" PORT="b"/>
            <CONNECTION INSTANCE="xup_and2_6" PORT="b"/>
            <CONNECTION INSTANCE="xup_and2_5" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or4_0" HWVERSION="1.0" INSTANCE="xup_or4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and3_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and3_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and3_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg7_wrapper_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or4_1" HWVERSION="1.0" INSTANCE="xup_or4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or4_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or6_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or6_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and4_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and3_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and3_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_8" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or5_0" HWVERSION="1.0" INSTANCE="xup_or5_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or5" VLNV="xilinx.com:XUP:xup_or5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or5_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or5_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and5_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and5_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and3_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_and3_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_8" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or5_1" HWVERSION="1.0" INSTANCE="xup_or5_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or5" VLNV="xilinx.com:XUP:xup_or5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or5_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and5_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and5_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and4_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and4_9_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_9" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_and4_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_8" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or5_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or6_0" HWVERSION="1.0" INSTANCE="xup_or6_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or6" VLNV="xilinx.com:XUP:xup_or6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or6_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and4_11_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_11" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and4_12_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_12" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_and4_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="f" SIGIS="undef" SIGNAME="xup_and4_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or6_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or6_1" HWVERSION="1.0" INSTANCE="xup_or6_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or6" VLNV="xilinx.com:XUP:xup_or6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_xup_or6_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and4_10_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_10" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and5_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_and5_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and4_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_and4_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="f" SIGIS="undef" SIGNAME="xup_and5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or6_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_dff_en_reset_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
