<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="703" />
   <irq preferredWidth="47" />
   <export preferredWidth="188" />
   <name preferredWidth="155" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="436" />
   <clocksource preferredWidth="435" />
   <frequency preferredWidth="417" />
  </columns>
 </clocktable>
 <window width="1936" height="1056" x="-8" y="-8" />
 <library
   expandedCategories="Library/Basic Functions,Library/Basic Functions/Bridges and Adaptors,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Project,Library/University Program/Audio &amp; Video/Video,Library/University Program/Audio &amp; Video,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/Memory Interfaces and Controllers,Library,Library/Memory Interfaces and Controllers/Memory Interfaces with ALTMEMPHY,Library/University Program" />
 <hdlexample language="VERILOG" />
 <generation
   block_symbol_file="0"
   simulation="NONE"
   greybox="0"
   synthesis="VERILOG"
   path="_PROJECT_NAME_" />
</preferences>
