// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here:
    // The MSB contains the address of the RAM512 block to access, the LSB contains the address within the RAM512 block
    DMux8Way (in=load, sel=address[9..11], a=LoadRAM0, b=LoadRAM1, c=LoadRAM2, d=LoadRAM3, e=LoadRAM4, f=LoadRAM5, g=LoadRAM6, h=LoadRAM7);
	RAM512 (in=in, load=LoadRAM0, address=address[0..8], out=RAM0out);
	RAM512 (in=in, load=LoadRAM1, address=address[0..8], out=RAM1out);
	RAM512 (in=in, load=LoadRAM2, address=address[0..8], out=RAM2out);
	RAM512 (in=in, load=LoadRAM3, address=address[0..8], out=RAM3out);
	RAM512 (in=in, load=LoadRAM4, address=address[0..8], out=RAM4out);
	RAM512 (in=in, load=LoadRAM5, address=address[0..8], out=RAM5out);
	RAM512 (in=in, load=LoadRAM6, address=address[0..8], out=RAM6out);
	RAM512 (in=in, load=LoadRAM7, address=address[0..8], out=RAM7out);

	// Read From Address
    Mux8Way16 (a=RAM0out, b=RAM1out, c=RAM2out, d=RAM3out, e=RAM4out, f=RAM5out, g=RAM6out, h=RAM7out, sel=address[9..11], out=out);
}