0.6
2016.4
Jan 23 2017
19:37:30
C:/vlsi/code_samples/1_bit_fulladder/project_1/project_1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/vlsi/code_samples/1_bit_fulladder/project_1/project_1.srcs/sim_1/new/Fulladder_1bittb.v,1505184690,verilog,,,,Fulladder_1bittb,,,,,,,,
C:/vlsi/code_samples/1_bit_fulladder/project_1/project_1.srcs/sources_1/new/Fulladder_1bit.v,1505185008,verilog,,,,Fulladder_1bit,,,,,,,,
