 
****************************************
Report : qor
Design : simple_spi_top
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:30:36 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          7.80
  Critical Path Slack:           1.93
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -0.56
  No. of Hold Violations:       12.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         70
  Leaf Cell Count:                460
  Buf/Inv Cell Count:              46
  Buf Cell Count:                   0
  Inv Cell Count:                  46
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       329
  Sequential Cell Count:          131
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      766.752452
  Noncombinational Area:   907.548243
  Buf/Inv Area:             58.453120
  Total Buffer Area:             0.00
  Total Inverter Area:          58.45
  Macro/Black Box Area:      0.000000
  Net Area:                342.574326
  -----------------------------------
  Cell Area:              1674.300695
  Design Area:            2016.875021


  Design Rules
  -----------------------------------
  Total Number of Nets:           508
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.37
  Logic Optimization:                  0.60
  Mapping Optimization:                1.26
  -----------------------------------------
  Overall Compile Time:                3.78
  Overall Compile Wall Clock Time:     3.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.08  TNS: 0.56  Number of Violating Paths: 12

  --------------------------------------------------------------------


1
