INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:20:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 buffer17/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.830ns period=5.660ns})
  Destination:            buffer33/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.830ns period=5.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.660ns  (clk rise@5.660ns - clk rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.257ns (24.005%)  route 3.979ns (75.995%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.143 - 5.660 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2135, unset)         0.508     0.508    buffer17/control/clk
    SLICE_X8Y82          FDRE                                         r  buffer17/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer17/control/fullReg_reg/Q
                         net (fo=78, routed)          0.457     1.219    buffer17/control/fullReg_reg_0
    SLICE_X11Y79         LUT3 (Prop_lut3_I2_O)        0.043     1.262 r  buffer17/control/Memory[1][0]_i_46/O
                         net (fo=1, routed)           0.424     1.686    cmpi4/buffer17_outs[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.043     1.729 r  cmpi4/Memory[1][0]_i_22/O
                         net (fo=1, routed)           0.000     1.729    cmpi4/Memory[1][0]_i_22_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.980 r  cmpi4/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.980    cmpi4/Memory_reg[1][0]_i_7_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.029 r  cmpi4/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.029    cmpi4/Memory_reg[1][0]_i_3_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.136 f  cmpi4/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.290     2.427    buffer98/fifo/result[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.123     2.550 r  buffer98/fifo/Head[0]_i_5/O
                         net (fo=7, routed)           0.235     2.785    buffer30/transmitValue_reg_2
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.043     2.828 f  buffer30/transmitValue_i_2__59/O
                         net (fo=7, routed)           0.328     3.156    fork31/control/generateBlocks[1].regblock/transmitValue_reg_7
    SLICE_X17Y85         LUT6 (Prop_lut6_I1_O)        0.043     3.199 f  fork31/control/generateBlocks[1].regblock/i___2_i_6/O
                         net (fo=4, routed)           0.370     3.569    buffer59/control/join_inputs//i___3_1
    SLICE_X17Y84         LUT6 (Prop_lut6_I4_O)        0.043     3.612 f  buffer59/control/i___2_i_1/O
                         net (fo=2, routed)           0.172     3.784    buffer59/control/i___2_i_1_n_0
    SLICE_X16Y83         LUT6 (Prop_lut6_I3_O)        0.043     3.827 f  buffer59/control/join_inputs//i___2/O
                         net (fo=2, routed)           0.289     4.116    fork26/control/generateBlocks[1].regblock/fork26_outs_1_ready
    SLICE_X19Y83         LUT6 (Prop_lut6_I2_O)        0.043     4.159 f  fork26/control/generateBlocks[1].regblock/outputValid_i_3__8/O
                         net (fo=2, routed)           0.175     4.335    fork16/control/generateBlocks[4].regblock/fullReg_i_18
    SLICE_X19Y81         LUT6 (Prop_lut6_I1_O)        0.043     4.378 r  fork16/control/generateBlocks[4].regblock/transmitValue_i_7__1/O
                         net (fo=2, routed)           0.263     4.641    fork16/control/generateBlocks[5].regblock/fullReg_i_2__6
    SLICE_X21Y82         LUT6 (Prop_lut6_I1_O)        0.043     4.684 r  fork16/control/generateBlocks[5].regblock/transmitValue_i_4__5/O
                         net (fo=3, routed)           0.402     5.086    buffer40/control/anyBlockStop
    SLICE_X28Y83         LUT6 (Prop_lut6_I4_O)        0.043     5.129 f  buffer40/control/fullReg_i_2__6/O
                         net (fo=5, routed)           0.225     5.354    buffer40/control/buffer33_outs_ready
    SLICE_X28Y84         LUT3 (Prop_lut3_I0_O)        0.043     5.397 r  buffer40/control/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.348     5.744    buffer33/dataReg_reg[0]_0[0]
    SLICE_X31Y84         FDRE                                         r  buffer33/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.660     5.660 r  
                                                      0.000     5.660 r  clk (IN)
                         net (fo=2135, unset)         0.483     6.143    buffer33/clk
    SLICE_X31Y84         FDRE                                         r  buffer33/dataReg_reg[20]/C
                         clock pessimism              0.000     6.143    
                         clock uncertainty           -0.035     6.107    
    SLICE_X31Y84         FDRE (Setup_fdre_C_CE)      -0.194     5.913    buffer33/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          5.913    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  0.169    




