// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx Versal X-PRC-02 revA (SE2)
 *
 * (C) Copyright 2019, Xilinx, Inc.
 *
 * Michal Simek <michal.simek@xilinx.com>
 */

/ {
	compatible = "xlnx,versal-vc-p-a2197-00-revA-x-prc-02-revA",
		     "xlnx,versal-vc-p-a2197-00-revA",
		     "xlnx,versal-vc-p-a2197-00",
		     "xlnx,versal-vc-p-a2197", "xlnx,versal";
	model = "Xilinx Versal A2197 Processor board revA-x-prc-02 revA";

	chosen {
		bootargs = "console=ttyAMA0 earlycon=pl011,mmio32,0xFF000000,115200n8 clk_ignore_unused";
		stdout-path = "serial0:115200";
	};

	aliases {
		serial0 = &psv_sbsauart_0;
		ethernet0 = &psv_ethernet_0;
		i2c0 = &psv_i2c_1;
		mmc0 = &psv_pmc_sd_0;
		mmc1 = &psv_pmc_sd_1;
		spi0 = &psv_spi_0;
		spi1 = &psv_sp1_0;
		usb0 = &psv_usb_xhci_0;
	};
};

&dcc {
        status = "okay";
};

&psv_sbsauart_0 {
	status = "okay";
};

&psv_ethernet_0 {
	status = "okay";
	phy-handle = <&phy0>; /* u9 */
	phy-mode = "rgmii-id";
	phy0: phy@1 { /* Marvell 88E1512; U9 */
		reg = <1>;
	};
};


&psv_pmc_sd_0 {
	status = "okay";
	xlnx,mio_bank = <1>;
	no-1-8-v;
};

&psv_pmc_sd_1 { /* U1A */
	status = "okay";
	non-removable;
	disable-wp;
	bus-width = <8>;
	xlnx,mio_bank = <0>;
	no-1-8-v;
};

&psv_usb_xhci_0 {
	status = "okay";
	xlnx,usb-polarity = <0>;
	xlnx,usb-reset-mode = <0>;
};

&dwc3_0 { /* U4 */
	status = "okay";
	dr_mode = "peripheral";
	snps,dis_u2_susphy_quirk;
	snps,dis_u3_susphy_quirk;
	maximum-speed = "high-speed";
};

&i2c0 {
	status = "okay";
	clock-frequency = <400000>;
	/* U12 Catalyst EEPROM - AT24 should be equivalent */
	eeprom_versal: eeprom@51 {
		compatible = "atmel,24c128";
		reg = <0x51>;
	};

	/* FIXME - U13 and U15 */
};

&psv_spi_0 {
	status = "okay";
	num-cs = <1>;

	flash@0 { /* U18 */
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "sst,sst25vf016b", "m25p80", "jedec,spi-nor";
		spi-max-frequency = <25000000>;
		reg = <0>;

		partition@0 {
			label = "spi0-flash0";
			reg = <0x0 0x200000>;
		};
	};
};

&psv_spi_1 {
	status = "okay";
	num-cs = <3>;	/* FIXME - check SPI1_SS0-2_B */

	flash@0 { /* U19 */
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "sst,sst26vf016b", "m25p80", "jedec,spi-nor";
		spi-max-frequency = <25000000>;
		reg = <0>;

		partition@0 {
			label = "spi1-flash0";
			reg = <0x0 0x200000>;
		};
	};
};
