
*** Running vivado
    with args -log design_1_SDF_Top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SDF_Top_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_SDF_Top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.cache/ip 
Command: synth_design -top design_1_SDF_Top_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20236
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SDF_Top_0_0' [c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/ip/design_1_SDF_Top_0_0/synth/design_1_SDF_Top_0_0.vhd:68]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Top' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:10' bound to instance 'U0' of component 'SDF_Top' [c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/ip/design_1_SDF_Top_0_0/synth/design_1_SDF_Top_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'SDF_Top' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:34]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
INFO: [Synth 8-638] synthesizing module 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'R2_BU' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:36]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Rotator' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:35]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 2048 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 12 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized1' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 1024 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized1' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized1' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 11 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized1' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized1' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized1' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized3' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 512 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized3' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized3' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 10 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized3' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized3' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized3' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized5' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 256 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized5' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized5' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 9 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized5' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized5' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized5' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized7' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 128 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized7' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized7' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 8 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized7' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized7' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized7' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized9' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 64 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized9' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized9' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 7 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized9' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized9' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized9' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized11' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 32 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized11' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized11' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized11' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized11' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized11' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized13' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 16 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized13' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized13' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 5 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized13' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized13' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized13' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized15' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 8 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized15' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized15' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 4 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized15' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized15' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized15' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 10 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized17' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 4 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized17' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized17' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 3 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized17' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized17' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized17' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 11 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized19' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 2 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized19' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized19' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 2 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized19' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized19' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized19' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 12 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized21' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:174]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:196]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 1 - type: integer 
	Parameter SR_INIT bound to: 0 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:219]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized21' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized21' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 1 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:240]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized21' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized21' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized21' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SDF_Top' (0#1) [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/new/SDF_Top.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'design_1_SDF_Top_0_0' (0#1) [c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/ip/design_1_SDF_Top_0_0/synth/design_1_SDF_Top_0_0.vhd:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'Result_reg[0]' and it is trimmed from '33' to '32' bits. [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'Result_reg[1]' and it is trimmed from '33' to '32' bits. [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/Rotator.vhd:58]
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element sync_counter_reg was removed.  [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:289]
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.684 ; gain = 236.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 1530.684 ; gain = 236.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 1530.684 ; gain = 236.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1652.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1984.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.895 ; gain = 130.930
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:20 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:21 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:184]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:186]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:259]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:02:10 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 72    
	   3 Input   33 Bit       Adders := 24    
	   3 Input   32 Bit       Adders := 12    
	   2 Input   32 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8358  
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 432   
	   3 Input   32 Bit        Muxes := 48    
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 103   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SDF_stage_wrap[5].SDF_stage_inst /\sync_counter_reg[4] )
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-5544] ROM "TF_ROM_inst/Twiddle_ROM[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TF_ROM_inst/Twiddle_ROM[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-5544] ROM "Twiddle_ROM[0][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Twiddle_ROM[0][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-5544] ROM "Twiddle_ROM[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Twiddle_ROM[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SDF_stage_wrap[9].SDF_stage_inst /\sync_counter_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:03:22 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 96, Available = 90. Use report_utilization command for details.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|TF_ROM      | Twiddle_ROM[0][0] | 4096x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 4096x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 2048x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 2048x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 1024x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 1024x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 512x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 512x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 256x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 256x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 128x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 128x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 64x8          | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 64x8          | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 32x8          | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 32x8          | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 4096x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 4096x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 2048x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 2048x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0] | 1024x8        | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1] | 1024x8        | LUT            | 
+------------+-------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:03:44 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:03:44 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:256]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/sources_1/imports/new/SDF_Stage.vhd:208]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:04:47 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:05:19 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:05:20 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:05:24 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:05:24 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:05:24 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:05:25 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[2047][0][31] | 2048   | 64    | YES          | NO                 | YES               | 0      | 4096    | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1023][0][31] | 1024   | 64    | YES          | NO                 | YES               | 0      | 2048    | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[511][0][31]  | 512    | 64    | YES          | NO                 | YES               | 0      | 1024    | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[255][0][31]  | 256    | 64    | YES          | NO                 | YES               | 0      | 512     | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[6].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[63][0][31]   | 64     | 64    | YES          | NO                 | YES               | 0      | 128     | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[5].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[127][0][31]  | 128    | 64    | YES          | NO                 | YES               | 0      | 256     | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[7].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[31][0][31]   | 32     | 64    | YES          | NO                 | YES               | 0      | 64      | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[10].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][31]   | 4      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[9].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][31]    | 8      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|design_1_SDF_Top_0_0 | U0/SDF_stage_wrap[8].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[15][0][31]   | 16     | 64    | YES          | NO                 | YES               | 64     | 0       | 
+---------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | PCIN>>17+A*B | 30     | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1269|
|2     |DSP48E1 |    86|
|3     |LUT1    |    81|
|4     |LUT2    |  3366|
|5     |LUT3    |  1096|
|6     |LUT4    |  2599|
|7     |LUT5    |   415|
|8     |LUT6    |  3885|
|9     |MUXF7   |   249|
|10    |MUXF8   |    45|
|11    |SRL16E  |   192|
|12    |SRLC32E |  8128|
|13    |FDCE    |  8537|
|14    |FDPE    |     1|
|15    |FDRE    |   640|
|16    |LD      |  3072|
|17    |LDC     |    12|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:05:25 . Memory (MB): peak = 2115.895 ; gain = 821.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:04:48 . Memory (MB): peak = 2115.895 ; gain = 236.066
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:05:26 . Memory (MB): peak = 2115.895 ; gain = 821.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.766 . Memory (MB): peak = 2115.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4733 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 12 inverter(s) to 1536 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2115.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3084 instances were transformed.
  LD => LDCE: 1536 instances
  LD => LDCE (inverted pins: G): 1536 instances
  LDC => LDCE: 12 instances

Synth Design complete, checksum: e59edfe6
INFO: [Common 17-83] Releasing license: Synthesis
244 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:05:41 . Memory (MB): peak = 2115.895 ; gain = 821.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.runs/design_1_SDF_Top_0_0_synth_1/design_1_SDF_Top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_SDF_Top_0_0, cache-ID = 1cbede61a0dd5cb4
INFO: [Coretcl 2-1174] Renamed 58 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.runs/design_1_SDF_Top_0_0_synth_1/design_1_SDF_Top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SDF_Top_0_0_utilization_synth.rpt -pb design_1_SDF_Top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 20:42:40 2022...
