#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sun Jun 30 18:55:04 2024
# Process ID: 1931237
# Current directory: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1
# Command line: vivado -log ulp_inst_0_axi_dbg_hub_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_inst_0_axi_dbg_hub_0.tcl
# Log file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1/ulp_inst_0_axi_dbg_hub_0.vds
# Journal file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1/vivado.jou
# Running On: nags27, OS: Linux, CPU Frequency: 3099.939 MHz, CPU Physical cores: 20, Host memory: 405693 MB
#-----------------------------------------------------------
source ulp_inst_0_axi_dbg_hub_0.tcl -notrace
INFO: Dispatch client connection id - 36651
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:01:54 . Memory (MB): peak = 1835.672 ; gain = 89.992 ; free physical = 13911 ; free virtual = 98045
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2031.414 ; gain = 191.742 ; free physical = 16362 ; free virtual = 100508
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_dbg_hub_0
Command: synth_design -top ulp_inst_0_axi_dbg_hub_0 -part xcvc1902-vsvd1760-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1980026
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'tx_ch_en_edge', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/4c76/hdl/axi_dbg_hub_v2_0_rfs.sv:11608]
INFO: [Synth 8-11241] undeclared symbol 'dbiterr', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1671]
INFO: [Synth 8-11241] undeclared symbol 'overflow', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1686]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1691]
INFO: [Synth 8-11241] undeclared symbol 'prog_full', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1696]
INFO: [Synth 8-11241] undeclared symbol 'rd_data_count', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1701]
INFO: [Synth 8-11241] undeclared symbol 'rd_rst_busy', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1704]
INFO: [Synth 8-11241] undeclared symbol 'sbiterr', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1707]
INFO: [Synth 8-11241] undeclared symbol 'underflow', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1710]
INFO: [Synth 8-11241] undeclared symbol 'wr_ack', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1714]
INFO: [Synth 8-11241] undeclared symbol 'wr_data_count', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1717]
INFO: [Synth 8-11241] undeclared symbol 'injectdbiterr', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1726]
INFO: [Synth 8-11241] undeclared symbol 'injectsbiterr', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1729]
INFO: [Synth 8-11241] undeclared symbol 'sleep', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1743]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:01:16 . Memory (MB): peak = 3107.039 ; gain = 354.828 ; free physical = 18960 ; free virtual = 103251
Synthesis current peak Physical Memory [PSS] (MB): peak = 2317.384; parent = 2185.240; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4086.418; parent = 3116.949; children = 969.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_dbg_hub_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/synth/ulp_inst_0_axi_dbg_hub_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_dbg_hub_0_axi_dbg_hub' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0_axi_dbg_hub.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_dbg_hub_0_axi_dbg_hub' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0_axi_dbg_hub.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_dbg_hub_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/synth/ulp_inst_0_axi_dbg_hub_0.v:53]
WARNING: [Synth 8-3848] Net s_bscan_tdo in module/entity ulp_inst_0_axi_dbg_hub_0_axi_dbg_hub does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0_axi_dbg_hub.v:94]
WARNING: [Synth 8-7129] Port aclk in module axi_dbg_hub_v2_0_4_txn_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_dbg_hub_v2_0_4_txn_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axis\.tready in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[31] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[30] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[29] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[28] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[27] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[26] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[25] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[24] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[23] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[22] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[21] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[20] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[19] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[18] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[17] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[16] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[15] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[14] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[13] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[12] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[11] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[10] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[9] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[8] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[7] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[6] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[5] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[4] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[3] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[2] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[1] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[0] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tlast in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tvalid in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s1_axis\.tready in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[31] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[30] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[29] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[28] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[27] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[26] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[25] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[24] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[23] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[22] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[21] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[20] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[19] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[18] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[17] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[16] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[15] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[14] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[13] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[12] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[11] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[10] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[9] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[8] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[7] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[6] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[5] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[4] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[3] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[2] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[1] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[0] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tlast in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tvalid in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2_axis\.tready in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[31] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[30] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[29] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[28] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[27] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[26] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[25] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[24] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[23] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[22] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[21] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[20] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[19] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[18] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[17] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[16] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[15] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[14] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[13] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[12] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[11] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[10] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[9] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[8] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[7] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[6] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[5] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:01:42 . Memory (MB): peak = 3196.914 ; gain = 444.703 ; free physical = 19435 ; free virtual = 103725
Synthesis current peak Physical Memory [PSS] (MB): peak = 2395.295; parent = 2263.153; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4166.387; parent = 3196.918; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:01:44 . Memory (MB): peak = 3211.758 ; gain = 459.547 ; free physical = 19502 ; free virtual = 103792
Synthesis current peak Physical Memory [PSS] (MB): peak = 2395.295; parent = 2263.153; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4181.230; parent = 3211.762; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:45 . Memory (MB): peak = 3211.758 ; gain = 459.547 ; free physical = 19582 ; free virtual = 103872
Synthesis current peak Physical Memory [PSS] (MB): peak = 2395.295; parent = 2263.153; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4181.230; parent = 3211.762; children = 969.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3211.758 ; gain = 0.000 ; free physical = 22354 ; free virtual = 106567
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:58 . Memory (MB): peak = 3375.004 ; gain = 13.469 ; free physical = 21843 ; free virtual = 106074
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.004 ; gain = 0.000 ; free physical = 21842 ; free virtual = 106073
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3375.004 ; gain = 0.000 ; free physical = 21827 ; free virtual = 106058
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:04:23 . Memory (MB): peak = 3375.004 ; gain = 622.793 ; free physical = 22392 ; free virtual = 106669
Synthesis current peak Physical Memory [PSS] (MB): peak = 2437.871; parent = 2305.702; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4344.477; parent = 3375.008; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:04:24 . Memory (MB): peak = 3375.004 ; gain = 622.793 ; free physical = 22380 ; free virtual = 106657
Synthesis current peak Physical Memory [PSS] (MB): peak = 2437.871; parent = 2305.702; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4344.477; parent = 3375.008; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:04:25 . Memory (MB): peak = 3375.004 ; gain = 622.793 ; free physical = 22356 ; free virtual = 106638
Synthesis current peak Physical Memory [PSS] (MB): peak = 2437.871; parent = 2305.702; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4344.477; parent = 3375.008; children = 969.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_dbg_hub_v2_0_4_reg_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WR_IDLE |                               00 |                              000
              WR_ADDRESS |                               01 |                              001
                 WR_DATA |                               10 |                              011
             WR_RESPONSE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'axi_dbg_hub_v2_0_4_reg_intf'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:04:35 . Memory (MB): peak = 3375.004 ; gain = 622.793 ; free physical = 21989 ; free virtual = 106270
Synthesis current peak Physical Memory [PSS] (MB): peak = 2437.871; parent = 2305.702; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4344.477; parent = 3375.008; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 6     
	               64 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   6 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   7 Input   12 Bit        Muxes := 3     
	   7 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:05:19 . Memory (MB): peak = 3447.043 ; gain = 694.832 ; free physical = 22223 ; free virtual = 106497
Synthesis current peak Physical Memory [PSS] (MB): peak = 2608.733; parent = 2475.315; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4416.516; parent = 3447.047; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:07:57 . Memory (MB): peak = 3998.590 ; gain = 1246.379 ; free physical = 27134 ; free virtual = 111426
Synthesis current peak Physical Memory [PSS] (MB): peak = 3222.358; parent = 3081.566; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4968.062; parent = 3998.594; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:08:00 . Memory (MB): peak = 4034.637 ; gain = 1282.426 ; free physical = 27666 ; free virtual = 111959
Synthesis current peak Physical Memory [PSS] (MB): peak = 3232.353; parent = 3091.560; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5004.109; parent = 4034.641; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `axi_dbg_hub_v2_0_4_sv_top`
   Worst Slack before retiming is 1232 and worst slack after retiming is 1417
   Numbers of local forward move = 0, and local backward move = 6

	Retimed registers names:
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[11]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_bret__0
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[3]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[5]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[7]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[9]_bret
 

INFO: [Synth 8-5816] Retiming module `axi_dbg_hub_v2_0_4_sv_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ulp_inst_0_axi_dbg_hub_0_axi_dbg_hub`
   Worst Slack before retiming is 1417 and worst slack after retiming is 1417
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ulp_inst_0_axi_dbg_hub_0_axi_dbg_hub' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ulp_inst_0_axi_dbg_hub_0`
   Worst Slack before retiming is 1417 and worst slack after retiming is 1417
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ulp_inst_0_axi_dbg_hub_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:08:02 . Memory (MB): peak = 4034.637 ; gain = 1282.426 ; free physical = 27785 ; free virtual = 112078
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.869; parent = 3094.096; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5004.109; parent = 4034.641; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin i_150:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_151:I4 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:08:18 . Memory (MB): peak = 4037.605 ; gain = 1285.395 ; free physical = 28047 ; free virtual = 112348
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.369; parent = 3095.596; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5007.078; parent = 4037.609; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:08:18 . Memory (MB): peak = 4037.605 ; gain = 1285.395 ; free physical = 28107 ; free virtual = 112407
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.369; parent = 3095.596; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5007.078; parent = 4037.609; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:08:19 . Memory (MB): peak = 4037.605 ; gain = 1285.395 ; free physical = 28088 ; free virtual = 112389
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.369; parent = 3095.596; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5007.078; parent = 4037.609; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:08:20 . Memory (MB): peak = 4037.605 ; gain = 1285.395 ; free physical = 28084 ; free virtual = 112385
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.369; parent = 3095.596; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5007.078; parent = 4037.609; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:08:20 . Memory (MB): peak = 4037.605 ; gain = 1285.395 ; free physical = 28082 ; free virtual = 112383
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.369; parent = 3095.596; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5007.078; parent = 4037.609; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:08:21 . Memory (MB): peak = 4037.605 ; gain = 1285.395 ; free physical = 28141 ; free virtual = 112442
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.369; parent = 3095.596; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5007.078; parent = 4037.609; children = 969.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Retiming Report:
+--------------------+---+
|Retiming summary:   |   | 
+--------------------+---+
|Forward Retiming    | 0 | 
|Backward Retiming   | 6 | 
|New registers added | 7 | 
|Registers deleted   | 6 | 
+--------------------+---+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LOOKAHEAD8 |     7|
|5     |LUT1       |     1|
|6     |LUT2       |   164|
|7     |LUT3       |    20|
|8     |LUT4       |   121|
|9     |LUT5       |    27|
|10    |LUT6       |    68|
|11    |LUT6CY     |    40|
|12    |FDRE       |   521|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:08:21 . Memory (MB): peak = 4037.605 ; gain = 1285.395 ; free physical = 28115 ; free virtual = 112417
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.369; parent = 3095.596; children = 203.452
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5007.078; parent = 4037.609; children = 969.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4540 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:06:54 . Memory (MB): peak = 4037.605 ; gain = 1122.148 ; free physical = 28179 ; free virtual = 112480
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:08:22 . Memory (MB): peak = 4037.613 ; gain = 1285.395 ; free physical = 28169 ; free virtual = 112470
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4048.574 ; gain = 0.000 ; free physical = 28435 ; free virtual = 112743
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4069.387 ; gain = 0.000 ; free physical = 28442 ; free virtual = 112771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 40 instances

Synth Design complete, checksum: 1c3ff77b
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:40 ; elapsed = 00:10:37 . Memory (MB): peak = 4069.387 ; gain = 2037.973 ; free physical = 28604 ; free virtual = 112934
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1/ulp_inst_0_axi_dbg_hub_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_inst_0_axi_dbg_hub_0, cache-ID = 1e8c51b43e97a96c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_dbg_hub_0_synth_1/ulp_inst_0_axi_dbg_hub_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_inst_0_axi_dbg_hub_0_utilization_synth.rpt -pb ulp_inst_0_axi_dbg_hub_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:10:13 2024...
