/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "seco-imx8mq.dtsi"
#include "dt-bindings/net/ti-dp83867.h"
#include "dt-bindings/seco/ectrl_stm32.h"

/ {
	model = "Seco SECO i.MX8MQ C12";
	compatible = "fsl,imx8mq-evk","fsl,seco-imx8mq-c12", "fsl,imx8mq";

	chosen {
		bootargs = "console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200";
		stdout-path = &uart2;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usdhc2_vmmc: usdhc2_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
			off-on-delay = <20000>;
			enable-active-high;
		};

		pcie_clk_ref_pd: pcie_clk_ref_vdd {
			compatible = "regulator-fixed";
			regulator-name = "PCIE_CLK_REF_PD";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio4 2 GPIO_ACTIVE_LOW>;
			enable-active-low;
			regulator-boot-on;
			regulator-always-on;
		};

		pcie_clk_oe_1: pcie_clk_oe1 {
			compatible = "regulator-fixed";
			regulator-name = "PCIE_CLK_OE_1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 7 GPIO_ACTIVE_LOW>;
			enable-active-low;
			regulator-always-on;
		};

		pcie_clk_oe_2: pcie_clk_oe2 {
			compatible = "regulator-fixed";
			regulator-name = "PCIE_CLK_OE_2";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 8 GPIO_ACTIVE_LOW>;
			enable-active-low;
			regulator-always-on;
		};

		reg_hdmi_osc_en: reg_hdmi_oscen {
                        compatible = "regulator-fixed";
                        regulator-name = "HDMI_27MHZ_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 15 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                };

		reg_pmic_en: reg_pmicen {
                        compatible = "regulator-fixed";
                        regulator-name = "PMIC_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 19 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-boot-on;
                        regulator-always-on;
                };

		reg_lcd_en: reg_lcd_vdd_en {
                        compatible = "regulator-fixed";
                        regulator-name = "LCD_VDD_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio3 24 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-boot-on;
                        regulator-always-on;
                };

		reg_blk_en: reg_blk_vdd_en {
                        compatible = "regulator-fixed";
                        regulator-name = "BLK_VDD_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio5 5 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-boot-on;
                        regulator-always-on;
                };

		reg_wlan_en: wlan_en {
                        compatible = "regulator-fixed";
                        regulator-name = "WLAN_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio3 21 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                };
	};

	modem_reset: modem-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
		reset-delay-us = <2000>;
		reset-post-delay-ms = <40>;
		#reset-cells = <0>;
	};

	soundhdmi: sound-hdmi {
		compatible = "fsl,seco-imx8mq-c12-cdnhdmi",
				"fsl,imx-audio-cdnhdmi";
		model = "imx-audio-hdmi";
		audio-cpu = <&sai4>;
		protocol = <1>;
		hdmi-out;
		constraint-rate = <44100>,
				<88200>,
				<176400>,
				<32000>,
				<48000>,
				<96000>,
				<192000>;
	};

	lvds_backlight@0 {
                compatible = "pwm-backlight";
                pwms = <&pwm1 0 100000>;

                brightness-levels = < 0  1  2  3  4  5  6  7  8  9
                                     10 11 12 13 14 15 16 17 18 19
                                     20 21 22 23 24 25 26 27 28 29
                                     30 31 32 33 34 35 36 37 38 39
                                     40 41 42 43 44 45 46 47 48 49
                                     50 51 52 53 54 55 56 57 58 59
                                     60 61 62 63 64 65 66 67 68 69
                                     70 71 72 73 74 75 76 77 78 79
                                     80 81 82 83 84 85 86 87 88 89
                                     90 91 92 93 94 95 96 97 98 99
                                    100>;
                default-brightness-level = <80>;
        };

        lvds_backlight@1 {
                compatible = "pwm-backlight";
                pwms = <&pwm3 0 100000>;

                brightness-levels = < 0  1  2  3  4  5  6  7  8  9
                                     10 11 12 13 14 15 16 17 18 19
                                     20 21 22 23 24 25 26 27 28 29
                                     30 31 32 33 34 35 36 37 38 39
                                     40 41 42 43 44 45 46 47 48 49
                                     50 51 52 53 54 55 56 57 58 59
                                     60 61 62 63 64 65 66 67 68 69
                                     70 71 72 73 74 75 76 77 78 79
                                     80 81 82 83 84 85 86 87 88 89
                                     90 91 92 93 94 95 96 97 98 99
                                    100>;
                default-brightness-level = <80>;
       };

	panel_edp: edp_panel {
		compatible = "innolux,n140hca";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	panel_lvds: lvds_panel {
		compatible = "auo,p215hca";
		#address-cells = <1>;
		#size-cells = <0>;
	};

};

&clk {
	assigned-clocks = <&clk IMX8MQ_AUDIO_PLL1>, <&clk IMX8MQ_AUDIO_PLL2>;
	assigned-clock-rates = <786432000>, <722534400>;
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	seco-imx8mq-c12 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX8MQ_IOMUXC_NAND_READY_B_GPIO3_IO16		0x19 /* CFG_0 */
				MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO17		0x19 /* CFG_2 */
				MX8MQ_IOMUXC_NAND_WP_B_GPIO3_IO18		0x19 /* CFG_1 */
				/* LVDS regulatore*/				
				MX8MQ_IOMUXC_SAI5_RXFS_GPIO3_IO19		0x19
				MX8MQ_IOMUXC_SAI5_RXD3_GPIO3_IO24		0x19
				MX8MQ_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5	        0x19
				MX8MQ_IOMUXC_SAI3_MCLK_GPIO5_IO2		0x19 /* LCD1_VDD_EN */
				/* BT_CFG9 STM32 interrupt */
				MX8MQ_IOMUXC_SAI1_TXD1_GPIO4_IO13		0x82
				MX8MQ_IOMUXC_SAI1_TXD0_GPIO4_IO12		0x82
				MX8MQ_IOMUXC_SAI1_RXD4_GPIO4_IO6		0x82
				MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8       	0x82 /* PMIC_FAULT_INT# in RevB board - PCIe_CLK_OE_3#_8M in RevC */	
				/* HDMI 27MHz Enable */
				MX8MQ_IOMUXC_SAI1_TXD3_GPIO4_IO15		0x19
				/* PMIC Boost Enable */
				MX8MQ_IOMUXC_SAI1_TXD7_GPIO4_IO19		0x19
				MX8MQ_IOMUXC_GPIO1_IO07_GPIO1_IO7		0x19 /* PMIC_SDWN in RevB board - PCIe_CLK_OE_1#_8M in RevC */
				
				/* Generic GPIO */
				MX8MQ_IOMUXC_GPIO1_IO06_GPIO1_IO6               0x19 /* GPIO4 */
				MX8MQ_IOMUXC_GPIO1_IO13_GPIO1_IO13               0x19 /* GPIO5 */
				MX8MQ_IOMUXC_GPIO1_IO10_GPIO1_IO10               0x19 /* GPIO6 */
				MX8MQ_IOMUXC_GPIO1_IO11_GPIO1_IO11               0x19 /* GPIO7 */
				MX8MQ_IOMUXC_GPIO1_IO12_GPIO1_IO12               0x19 /* GPIO8 */
				MX8MQ_IOMUXC_NAND_DATA04_GPIO3_IO10		0x19 /* GPIO9 */
				MX8MQ_IOMUXC_NAND_DATA05_GPIO3_IO11             0x19 /* GPIO10 */
				MX8MQ_IOMUXC_NAND_DATA06_GPIO3_IO12             0x19 /* GPIO11 */
				MX8MQ_IOMUXC_NAND_DATA07_GPIO3_IO13		0x19 /* VIN_PWR_BAD_1V8 */
				MX8MQ_IOMUXC_SAI5_MCLK_GPIO3_IO25		0x19 /* not connected */
				MX8MQ_IOMUXC_SAI5_RXC_GPIO3_IO20		0x19 /* LVDS_BRG_IRQ */ 
				MX8MQ_IOMUXC_SPDIF_RX_GPIO5_IO4			0x19 /* LCD1_BKLT_EN */	
				/* USB OC# */
				MX8MQ_IOMUXC_SAI1_MCLK_GPIO4_IO20		0x19 /* USB1_EN_OC# */	
				MX8MQ_IOMUXC_SAI1_TXFS_GPIO4_IO10		0x19 /* USB2_EN_OC# */
				MX8MQ_IOMUXC_SAI1_TXC_GPIO4_IO11		0x19 /* USB3_EN_OC# */
				MX8MQ_IOMUXC_SAI1_RXFS_GPIO4_IO0		0x19 /* USB4_EN_OC# */
				MX8MQ_IOMUXC_SAI1_RXC_GPIO4_IO1			0x19 /* USB0_EN_OC# */
				/*CAMERA CLOCK OUT */
				MX8MQ_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1	0x19	
				MX8MQ_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2	0x19
			>;
		};

		pinctrl_csi1: csi1_grp {
			fsl,pins = <
				MX8MQ_IOMUXC_GPIO1_IO02_GPIO1_IO2		0x19 /* pwn */
				MX8MQ_IOMUXC_GPIO1_IO04_GPIO1_IO4               0x19 /* rst */
			>;
		};
		pinctrl_csi2: csi2_grp {
			fsl,pins = <
				MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x19 /* pwn */
				MX8MQ_IOMUXC_GPIO1_IO05_GPIO1_IO5               0x19 /* rst */
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC		0x3
				MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO	0x23
				MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
				MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
				MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
				MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
				MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
				MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
				MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
				MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
				MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
				MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
				MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				/* ENET RESET */
				MX8MQ_IOMUXC_SAI1_RXD1_GPIO4_IO3        0x19
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL			0x4000007f
				MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA			0x4000007f
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL			0x40000067
				MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA			0x40000067
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX8MQ_IOMUXC_I2C3_SCL_I2C3_SCL			0x40000067
				MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA			0x40000067
			>;
		};

		pinctrl_i2c4: i2c4grp {
                       fsl,pins = <
                                MX8MQ_IOMUXC_I2C4_SCL_I2C4_SCL                  0x4000007f
                                MX8MQ_IOMUXC_I2C4_SDA_I2C4_SDA                  0x4000007f
                        >;
                };

		pinctrl_pcie0: pcie0grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SAI1_RXD3_GPIO4_IO5	0x16
			>;
		};

		pinctrl_pcie1: pcie1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SAI1_RXD2_GPIO4_IO4	0x16
			>;
		};

		pinctrl_spi: spigrp {
                        fsl,pins = <
                                MX8MQ_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK	0x82
                                MX8MQ_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI	0x82
                                MX8MQ_IOMUXC_ECSPI1_MISO_ECSPI1_MISO	0x82
				MX8MQ_IOMUXC_ECSPI1_SS0_GPIO5_IO9	0x19 /* MCP2517 */
				MX8MQ_IOMUXC_SAI1_RXD7_GPIO4_IO9	0x82 /* PCF2123 */
				MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3	0x82 /* ESPI_RESET# */
				MX8MQ_IOMUXC_NAND_CE3_B_GPIO3_IO4	0x82 /* ESPI_ALERT# */
				MX8MQ_IOMUXC_NAND_CLE_GPIO3_IO5		0x82 /* RTC_INT_CPU */

                        >;
                };

		pinctrl_can_int: mcp2515int {
			fsl,pins = <
				MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9	0x82 /* INT */

                        >;
		};

		pinctrl_typec: typecgrp {
			fsl,pins = <
				MX8MQ_IOMUXC_NAND_RE_B_GPIO3_IO15	0x16
			>;
		};

		pinctrl_qspi: qspigrp {
			fsl,pins = <
				MX8MQ_IOMUXC_NAND_ALE_QSPI_A_SCLK	0x83
				MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B	0x83
				MX8MQ_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B	0x83
				MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0	0x83
				MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1	0x83
				MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2   0x83
				MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3   0x83

			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX		0x49
				MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX		0x49
			>;
		};

		pinctrl_uart2: uart2grp {
                        fsl,pins = <
                                MX8MQ_IOMUXC_UART2_TXD_UART2_DCE_TX             0x49
                                MX8MQ_IOMUXC_UART2_RXD_UART2_DCE_RX             0x49
                        >;
                };

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX8MQ_IOMUXC_UART3_TXD_UART3_DCE_TX		0x49
				MX8MQ_IOMUXC_UART3_RXD_UART3_DCE_RX		0x49
			>;
		};

		pinctrl_uart4: uart4grp {
                        fsl,pins = <
				MX8MQ_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX           0x16
				MX8MQ_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX           0x16
				MX8MQ_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B         0x16
				MX8MQ_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B        0x16
				MX8MQ_IOMUXC_SAI5_RXD1_GPIO3_IO22               0x16
			>;
                };

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x83
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc3
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc3
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc3
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc3
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc3
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc3
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc3
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc3
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc3
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 		0x83
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x85
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc5
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc5
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc5
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc5
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc5
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc5
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc5
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc5
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc5
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x85
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x87
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc7
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc7
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc7
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc7
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc7
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc7
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc7
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc7
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc7
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x87
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12	0x41
				MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x82
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0xc6
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc5
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc5
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc5
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc5
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc5
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x85
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc5
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc5
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc5
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc5
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc5
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x87
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc7
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc7
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc7
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc7
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc7
			>;
		};

		pinctrl_wlan: wlangrp {
                        fsl,pins = <
                                MX8MQ_IOMUXC_SAI5_RXD2_GPIO3_IO23                       0x82    /* WL IRQ    */
                                MX8MQ_IOMUXC_SAI5_RXD0_GPIO3_IO21                       0x82    /* WL Enable */
                        >;
                };

		pinctrl_lvds0_pwm1: lvds0pwm1grp {
				fsl,pins = <
					MX8MQ_IOMUXC_GPIO1_IO01_PWM1_OUT	0x000000d6
				>;
		};

		pinctrl_lvds1_pwm3: lvds1pwm3grp {
				fsl,pins = <
					MX8MQ_IOMUXC_SPDIF_TX_PWM3_OUT		0x000000d6
				>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio4 3 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@9 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <9>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
		
		};
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pfuze100@8 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			sw3a_reg: sw3ab {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5050000>;
				regulator-always-on;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};

	econtroller: ectrl@40 {
                compatible       = "seco,ectrl-stm32";
                reg              = <0x40>;
	
		board-id         = "C12";

                interrupt-parent = <&gpio4>;
                interrupts       = <13 0>;

		rb-poff-gpio	 = <&gpio4 12 0>;	

		events           = <ECTRL_EVNT_FAIL_BV 
                                        ECTRL_EVNT_FAIL_WD  
                                        ECTRL_EVNT_BATLOW_SIGNAL 
                                        ECTRL_EVNT_SLEEP_SIGNAL 
                                        ECTRL_EVNT_LID_SIGNAL 
                                        ECTRL_EVNT_PWR_BUTTON 
                                        ECTRL_EVNT_FAIL_PWGIN 
                                        ECTRL_EVNT_WAKE_EN>;
                boot_device {

                        bootdev@0 {
                                id    = <ECTRL_BOOTDEV_USDHC1>;
                                label = "external SD";
                        };

                        bootdev@1 {
                                id    = <ECTRL_BOOTDEV_EMMC>;
                                label = "on board eMMC";
                        };
                      
                };

        };



};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";	

	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi1>;
		clocks = <&clk IMX8MQ_CLK_CLKO2>;
		clock-names = "csi_mclk";
		assigned-clocks = <&clk IMX8MQ_CLK_CLKO2>;
		assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_200M>;
		assigned-clock-rates = <20000000>;
		csi_id = <0>;
		pwn-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
		mclk = <20000000>;
		mclk_source = <0>;
		port {
			ov5640_mipi1_ep: endpoint {
				remote-endpoint = <&mipi1_sensor_ep>;
			};
		};
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
	adv_bridge: sn65dsi84@2d {
                compatible = "ti,sn65dsi84";
                reg = <0x2d>;
                #address-cells = <1>;
                #size-cells = <0>;
		pd-gpios = <&gpio3 19 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};

	ov5640_mipi2: ov5640_mipi2@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi2>;
		clocks = <&clk IMX8MQ_CLK_CLKO2>;
		clock-names = "csi_mclk";
		assigned-clocks = <&clk IMX8MQ_CLK_CLKO2>;
		assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_200M>;
		assigned-clock-rates = <20000000>;
		csi_id = <1>;
		pwn-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
		mclk = <20000000>;
		mclk_source = <0>;
		port {
			ov5640_mipi2_ep: endpoint {
				remote-endpoint = <&mipi2_sensor_ep>;
			};
		};
	};
};

&i2c4 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c4>;
        status = "okay";
};

&pcie0{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie0>;
	reset-gpio = <&gpio4 5 GPIO_ACTIVE_LOW>;
	ext_osc = <1>;
	status = "okay";
};

&pcie1{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie1>;
	reset-gpio = <&gpio4 4 GPIO_ACTIVE_LOW>;
	ext_osc = <1>;
	status = "okay";
};

&uart1 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
	status = "okay";
};

&uart2 { /* console */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        assigned-clocks = <&clk IMX8MQ_CLK_UART2>;
        assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
        status = "okay";
};

&qspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;
	status = "okay";

	flash0: n25q256a@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "macronix,mx25u6435f";
		spi-max-frequency = <4000000>;
	};
};

&ecspi1 {
	fsl,spi-num-chipselects = <2>;
        cs-gpios                = <&gpio4 9 0>, <&gpio5 9 0>;
	pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spi>;
	#address-cells = <1>;
	#size-cells = <0>;
        status = "okay";

	rtc: pcf2123@0 {
                compatible        = "nxp,rtc-pcf2123";
                reg               = <0>;
		#address-cells = <1>;
                #size-cells = <1>;
                spi-max-frequency = <1000000>;
		spi-cs-high;
		status = "disabled";
    	};

	can_spi: mcp258x@1 {
		compatible = "microchip,mcp2517fd";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_can_int>;
		reg = <1>;
                #address-cells = <1>;
                #size-cells = <1>;
		interrupt-parent = <&gpio1>;
		interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
		spi-max-frequency = <10000000>;
		clocks = <&mcp251x_clock>;
		status = "disabled";
    	};

};

&uart3 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART3>;
	assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&uart4 { /* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART4>;
	assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
	fsl,uart-has-rtscts;
 	resets = <&modem_reset>;
 	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	no-1-8-v; /* uSD card power */
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";

	#address-cells = <1>;
        #size-cells = <0>;

	wlcore: wlcore@0 {
		compatible = "ti,wl1831";
		reg = <0>;
		interrupt-parent = <&gpio3>;
		interrupts = <23 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};
};

&usb3_phy0 {
	status = "okay";
};

&usb_dwc3_0 {
	status = "okay";
	dr_mode = "host";
	hnp-disable;
	srp-disable;
	adp-disable;
};

&usb3_phy1 {
	status = "okay";
};

&usb_dwc3_1 {
	status = "okay";
	dr_mode = "host";
};

&sai4 {
	assigned-clocks = <&clk IMX8MQ_CLK_SAI4>;
	assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;
	assigned-clock-rates = <24576000>;
	clocks = <&clk IMX8MQ_CLK_SAI4_IPG>, <&clk IMX8MQ_CLK_DUMMY>,
		<&clk IMX8MQ_CLK_SAI4_ROOT>, <&clk IMX8MQ_CLK_DUMMY>,
		<&clk IMX8MQ_CLK_DUMMY>, <&clk IMX8MQ_AUDIO_PLL1_OUT>,
		<&clk IMX8MQ_AUDIO_PLL2_OUT>;
	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
	status = "okay";
};

&gpu_pd {
	power-supply = <&sw1a_reg>;
};

&vpu_pd {
	power-supply = <&sw1c_reg>;
};

&gpu {
	status = "okay";
};

&vpu {
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	status = "okay";
};

&mu {
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lvds0_pwm1>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lvds1_pwm3>;
	status = "okay";
};

&A53_0 {
	operating-points = <
		/* kHz    uV */
		1500000 1000000
		1300000 1000000
		1000000 900000
		800000  900000
	>;
};

&dcss {
	status = "okay";

	disp-dev = "hdmi_disp";
};

&hdmi {
	osc_en-supply = <&reg_hdmi_osc_en>;
	status = "disabled";
};

&csi1_bridge {
	fsl,mipi-mode;
	fsl,two-8bit-sensor-mode;
	status = "okay";

	port {
		csi1_ep: endpoint {
			remote-endpoint = <&csi1_mipi_ep>;
		};
	};
};

&csi2_bridge {
	fsl,mipi-mode;
	fsl,two-8bit-sensor-mode;
	status = "okay";

	port {
		csi2_ep: endpoint {
			remote-endpoint = <&csi2_mipi_ep>;
		};
	};
};

&mipi_csi_1 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	port {
		mipi1_sensor_ep: endpoint@0 {
			remote-endpoint = <&ov5640_mipi1_ep>;
			data-lanes = <1 2>;
		};

		csi1_mipi_ep: endpoint@1 {
			remote-endpoint = <&csi1_ep>;
		};
	};
};

&mipi_csi_2 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	port {
		mipi2_sensor_ep: endpoint@0 {
			remote-endpoint = <&ov5640_mipi2_ep>;
			data-lanes = <1 2>;
		};

		csi2_mipi_ep: endpoint@1 {
			remote-endpoint = <&csi2_ep>;
		};
	};
};

