/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_0z;
  assign celloutsig_1_0z = ~(in_data[161] & in_data[180]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_12z | celloutsig_1_8z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_2z[1]) & celloutsig_1_1z);
  assign celloutsig_1_4z = ~((in_data[104] | celloutsig_1_3z) & celloutsig_1_0z);
  assign celloutsig_1_6z = in_data[141:127] / { 1'h1, celloutsig_1_5z[3:0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_18z = in_data[191:178] / { 1'h1, in_data[106:97], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[32:30] === in_data[51:49];
  assign celloutsig_0_1z = in_data[83:79] === { in_data[95:92], celloutsig_0_0z };
  assign celloutsig_0_5z = ! { in_data[20:13], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[144] & ~(celloutsig_1_0z);
  assign celloutsig_1_8z = celloutsig_1_6z[7] & ~(celloutsig_1_4z);
  assign celloutsig_0_3z = { in_data[54:50], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[135:129], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[121:113] };
  assign celloutsig_1_5z = { celloutsig_1_2z[3:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[4:3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_3z[7:4] ~^ celloutsig_0_3z[9:6];
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_6z = { in_data[58:57], celloutsig_0_5z, celloutsig_0_0z };
  assign { out_data[141:128], out_data[96], out_data[35:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
