 Timing Path to Res_reg[30]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9810 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0690 0.0880 0.0260 4.40775  12.9711  17.3789           5       46.3504  F             | 
|    multiplier/Res[47]                Fall  2.0690 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0700 0.0010 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.1220 0.0520 0.0190 0.354653 3.44779  3.80245           1       53.1808                | 
|    i_0_1_6/B                HA_X1    Fall  2.1220 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1600 0.0380 0.0070 0.323068 2.76208  3.08515           1       53.1808                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1600 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2290 0.0690 0.0150 0.262164 2.76208  3.02424           1       53.1808                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2290 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.3010 0.0720 0.0150 0.232702 2.76208  2.99478           1       53.1808                | 
|    i_0_1_9/CI               FA_X1    Fall  2.3010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.3730 0.0720 0.0150 0.235941 2.76208  2.99802           1       53.1808                | 
|    i_0_1_10/CI              FA_X1    Fall  2.3730 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.4470 0.0740 0.0160 0.823116 2.76208  3.58519           1       53.1808                | 
|    i_0_1_11/CI              FA_X1    Fall  2.4470 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.5200 0.0730 0.0150 0.371926 2.76208  3.134             1       53.1808                | 
|    i_0_1_12/CI              FA_X1    Fall  2.5200 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_12/CO              FA_X1    Fall  2.5920 0.0720 0.0150 0.278159 2.57361  2.85177           1       49.1894                | 
|    i_0_1_75/B               XNOR2_X1 Fall  2.5920 0.0000 0.0150          2.36817                                                   | 
|    i_0_1_75/ZN              XNOR2_X1 Fall  2.6360 0.0440 0.0120 0.299027 2.57361  2.87263           1       49.2299                | 
|    i_0_1_74/B               XNOR2_X1 Fall  2.6360 0.0000 0.0120          2.36817                                                   | 
|    i_0_1_74/ZN              XNOR2_X1 Fall  2.6760 0.0400 0.0120 0.185549 1.57189  1.75744           1       49.1894                | 
|    i_0_1_73/B2              OAI21_X1 Fall  2.6760 0.0000 0.0120          1.55833                                                   | 
|    i_0_1_73/ZN              OAI21_X1 Rise  2.7060 0.0300 0.0200 0.251704 0.914139 1.16584           1       49.1894                | 
|    Res_reg[30]/D            DLH_X1   Rise  2.7060 0.0000 0.0200          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[30]/G                 DLH_X1    Rise  0.1820 0.0010 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1820 2.1820 | 
| time borrowed from endpoint              |  0.5240 2.7060 | 
| data required time                       |  2.7060        | 
|                                          |                | 
| data required time                       |  2.7060        | 
| data arrival time                        | -2.7060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0040 | 
| computed max time borrow          1.0080 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0080 | 
| actual time borrow                0.5240 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5240 | 
--------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9810 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0690 0.0880 0.0260 4.40775  12.9711  17.3789           5       46.3504  F             | 
|    multiplier/Res[47]                Fall  2.0690 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0700 0.0010 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.1220 0.0520 0.0190 0.354653 3.44779  3.80245           1       53.1808                | 
|    i_0_1_6/B                HA_X1    Fall  2.1220 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1600 0.0380 0.0070 0.323068 2.76208  3.08515           1       53.1808                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1600 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2290 0.0690 0.0150 0.262164 2.76208  3.02424           1       53.1808                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2290 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.3010 0.0720 0.0150 0.232702 2.76208  2.99478           1       53.1808                | 
|    i_0_1_9/CI               FA_X1    Fall  2.3010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.3730 0.0720 0.0150 0.235941 2.76208  2.99802           1       53.1808                | 
|    i_0_1_10/CI              FA_X1    Fall  2.3730 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.4470 0.0740 0.0160 0.823116 2.76208  3.58519           1       53.1808                | 
|    i_0_1_11/CI              FA_X1    Fall  2.4470 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.5200 0.0730 0.0150 0.371926 2.76208  3.134             1       53.1808                | 
|    i_0_1_12/CI              FA_X1    Fall  2.5200 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_12/S               FA_X1    Rise  2.6320 0.1120 0.0120 0.192305 1.70023  1.89253           1       49.1894                | 
|    i_0_1_190/A              INV_X1   Rise  2.6320 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_190/ZN             INV_X1   Fall  2.6400 0.0080 0.0050 0.239979 1.57189  1.81187           1       49.1894                | 
|    i_0_1_72/B2              OAI21_X1 Fall  2.6400 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_72/ZN              OAI21_X1 Rise  2.6670 0.0270 0.0200 0.236823 0.914139 1.15096           1       49.1894                | 
|    Res_reg[29]/D            DLH_X1   Rise  2.6670 0.0000 0.0200          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[29]/G                 DLH_X1    Rise  0.1820 0.0010 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1820 2.1820 | 
| time borrowed from endpoint              |  0.4850 2.6670 | 
| data required time                       |  2.6670        | 
|                                          |                | 
| data required time                       |  2.6670        | 
| data arrival time                        | -2.6670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0040 | 
| computed max time borrow          1.0080 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0080 | 
| actual time borrow                0.4850 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4850 | 
--------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[25]/D    DLH_X1   Rise  1.7280 0.0000 0.0090          0.914139                                    F             | 
|    multiplier/Res_reg[25]/Q    DLH_X1   Rise  1.7780 0.0500 0.0190 1.87279  4.8089   6.68169           2       46.3504  F             | 
|    multiplier/Res[25]                   Rise  1.7780 0.0000                                                                           | 
|    i_0_0/p_0[1]                         Rise  1.7780 0.0000                                                                           | 
|    i_0_0/i_1/A                 HA_X1    Rise  1.7780 0.0000 0.0190          3.18586                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.8190 0.0410 0.0140 1.05923  3.44779  4.50702           1       46.3504                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.8190 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.8570 0.0380 0.0130 0.289899 3.44779  3.73769           1       47.3884                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.8570 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8940 0.0370 0.0120 0.148571 3.44779  3.59636           1       53.6607                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8940 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.9310 0.0370 0.0120 0.187012 3.44779  3.6348            1       53.6607                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.9310 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.9680 0.0370 0.0130 0.214947 3.44779  3.66274           1       53.6607                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.9680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  2.0060 0.0380 0.0130 0.193898 3.44779  3.64169           1       53.6607                | 
|    i_0_0/i_7/B                 HA_X1    Rise  2.0060 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  2.0440 0.0380 0.0130 0.186479 3.44779  3.63427           1       53.6607                | 
|    i_0_0/i_8/B                 HA_X1    Rise  2.0440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  2.0820 0.0380 0.0130 0.173589 3.44779  3.62138           1       53.6607                | 
|    i_0_0/i_9/B                 HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.1200 0.0380 0.0130 0.209622 3.44779  3.65741           1       53.6607                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.1200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.1580 0.0380 0.0130 0.463982 3.44779  3.91178           1       62.0307                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.1580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1960 0.0380 0.0130 0.257148 3.44779  3.70494           1       53.6607                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.2350 0.0390 0.0130 0.605769 3.44779  4.05356           1       53.6607                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.2350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.2730 0.0380 0.0130 0.283196 3.44779  3.73099           1       65.0597                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.2730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.3110 0.0380 0.0130 0.361759 3.44779  3.80955           1       65.0597                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.3110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.3500 0.0390 0.0130 0.553767 3.44779  4.00156           1       65.0597                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.3500 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.3880 0.0380 0.0130 0.34424  3.44779  3.79203           1       47.3884                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.3880 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.4260 0.0380 0.0130 0.303442 3.44779  3.75124           1       47.3884                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.4260 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.4640 0.0380 0.0130 0.539944 3.44779  3.98774           1       46.3504                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.4640 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.5020 0.0380 0.0130 0.244741 3.44779  3.69253           1       65.0597                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.5020 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.5400 0.0380 0.0130 0.284045 3.44779  3.73184           1       65.0597                | 
|    i_0_0/i_21/B                HA_X1    Rise  2.5400 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/CO               HA_X1    Rise  2.5750 0.0350 0.0110 0.476215 2.41145  2.88767           1       65.0597                | 
|    i_0_0/i_22/B                XOR2_X1  Rise  2.5750 0.0000 0.0110          2.36355                                                   | 
|    i_0_0/i_22/Z                XOR2_X1  Rise  2.6200 0.0450 0.0220 0.121392 1.68751  1.8089            1       46.3504                | 
|    i_0_0/M_resultTruncated[22]          Rise  2.6200 0.0000                                                                           | 
|    i_0_1_63/A1                 AOI22_X1 Rise  2.6200 0.0000 0.0220          1.68751                                                   | 
|    i_0_1_63/ZN                 AOI22_X1 Fall  2.6380 0.0180 0.0290 0.168833 1.70023  1.86906           1       46.3504                | 
|    i_0_1_62/A                  INV_X1   Fall  2.6380 0.0000 0.0290          1.54936                                                   | 
|    i_0_1_62/ZN                 INV_X1   Rise  2.6560 0.0180 0.0100 0.332047 0.914139 1.24619           1       46.3504                | 
|    Res_reg[22]/D               DLH_X1   Rise  2.6560 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[22]/G                 DLH_X1    Rise  0.1820 0.0010 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1820 2.1820 | 
| time borrowed from endpoint              |  0.4740 2.6560 | 
| data required time                       |  2.6560        | 
|                                          |                | 
| data required time                       |  2.6560        | 
| data arrival time                        | -2.6560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0010 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.4740 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4740 | 
--------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[25]/D    DLH_X1   Rise  1.7280 0.0000 0.0090          0.914139                                    F             | 
|    multiplier/Res_reg[25]/Q    DLH_X1   Rise  1.7780 0.0500 0.0190 1.87279  4.8089   6.68169           2       46.3504  F             | 
|    multiplier/Res[25]                   Rise  1.7780 0.0000                                                                           | 
|    i_0_0/p_0[1]                         Rise  1.7780 0.0000                                                                           | 
|    i_0_0/i_1/A                 HA_X1    Rise  1.7780 0.0000 0.0190          3.18586                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.8190 0.0410 0.0140 1.05923  3.44779  4.50702           1       46.3504                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.8190 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.8570 0.0380 0.0130 0.289899 3.44779  3.73769           1       47.3884                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.8570 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8940 0.0370 0.0120 0.148571 3.44779  3.59636           1       53.6607                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8940 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.9310 0.0370 0.0120 0.187012 3.44779  3.6348            1       53.6607                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.9310 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.9680 0.0370 0.0130 0.214947 3.44779  3.66274           1       53.6607                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.9680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  2.0060 0.0380 0.0130 0.193898 3.44779  3.64169           1       53.6607                | 
|    i_0_0/i_7/B                 HA_X1    Rise  2.0060 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  2.0440 0.0380 0.0130 0.186479 3.44779  3.63427           1       53.6607                | 
|    i_0_0/i_8/B                 HA_X1    Rise  2.0440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  2.0820 0.0380 0.0130 0.173589 3.44779  3.62138           1       53.6607                | 
|    i_0_0/i_9/B                 HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.1200 0.0380 0.0130 0.209622 3.44779  3.65741           1       53.6607                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.1200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.1580 0.0380 0.0130 0.463982 3.44779  3.91178           1       62.0307                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.1580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1960 0.0380 0.0130 0.257148 3.44779  3.70494           1       53.6607                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.2350 0.0390 0.0130 0.605769 3.44779  4.05356           1       53.6607                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.2350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.2730 0.0380 0.0130 0.283196 3.44779  3.73099           1       65.0597                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.2730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.3110 0.0380 0.0130 0.361759 3.44779  3.80955           1       65.0597                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.3110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.3500 0.0390 0.0130 0.553767 3.44779  4.00156           1       65.0597                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.3500 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.3880 0.0380 0.0130 0.34424  3.44779  3.79203           1       47.3884                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.3880 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.4260 0.0380 0.0130 0.303442 3.44779  3.75124           1       47.3884                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.4260 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.4640 0.0380 0.0130 0.539944 3.44779  3.98774           1       46.3504                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.4640 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.5020 0.0380 0.0130 0.244741 3.44779  3.69253           1       65.0597                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.5020 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.5400 0.0380 0.0130 0.284045 3.44779  3.73184           1       65.0597                | 
|    i_0_0/i_21/B                HA_X1    Rise  2.5400 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/S                HA_X1    Rise  2.5870 0.0470 0.0230 0.224765 1.68751  1.91228           1       65.0597                | 
|    i_0_0/M_resultTruncated[21]          Rise  2.5870 0.0000                                                                           | 
|    i_0_1_61/A1                 AOI22_X1 Rise  2.5870 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_61/ZN                 AOI22_X1 Fall  2.6060 0.0190 0.0300 0.629939 1.70023  2.33017           1       65.0597                | 
|    i_0_1_60/A                  INV_X1   Fall  2.6060 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_60/ZN                 INV_X1   Rise  2.6240 0.0180 0.0100 0.180374 0.914139 1.09451           1       54.8635                | 
|    Res_reg[21]/D               DLH_X1   Rise  2.6240 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[21]/G                 DLH_X1    Rise  0.1820 0.0010 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1820 2.1820 | 
| time borrowed from endpoint              |  0.4420 2.6240 | 
| data required time                       |  2.6240        | 
|                                          |                | 
| data required time                       |  2.6240        | 
| data arrival time                        | -2.6240        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0010 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.4420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4420 | 
--------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9810 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0690 0.0880 0.0260 4.40775  12.9711  17.3789           5       46.3504  F             | 
|    multiplier/Res[47]                Fall  2.0690 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0700 0.0010 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.1220 0.0520 0.0190 0.354653 3.44779  3.80245           1       53.1808                | 
|    i_0_1_6/B                HA_X1    Fall  2.1220 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1600 0.0380 0.0070 0.323068 2.76208  3.08515           1       53.1808                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1600 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2290 0.0690 0.0150 0.262164 2.76208  3.02424           1       53.1808                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2290 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.3010 0.0720 0.0150 0.232702 2.76208  2.99478           1       53.1808                | 
|    i_0_1_9/CI               FA_X1    Fall  2.3010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.3730 0.0720 0.0150 0.235941 2.76208  2.99802           1       53.1808                | 
|    i_0_1_10/CI              FA_X1    Fall  2.3730 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.4470 0.0740 0.0160 0.823116 2.76208  3.58519           1       53.1808                | 
|    i_0_1_11/CI              FA_X1    Fall  2.4470 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_11/S               FA_X1    Rise  2.5600 0.1130 0.0110 0.114762 1.70023  1.81499           1       53.1808                | 
|    i_0_1_191/A              INV_X1   Rise  2.5600 0.0000 0.0110          1.70023                                                   | 
|    i_0_1_191/ZN             INV_X1   Fall  2.5680 0.0080 0.0050 0.244136 1.57189  1.81603           1       53.1808                | 
|    i_0_1_71/B2              OAI21_X1 Fall  2.5680 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_71/ZN              OAI21_X1 Rise  2.5950 0.0270 0.0200 0.294732 0.914139 1.20887           1       55.6741                | 
|    Res_reg[28]/D            DLH_X1   Rise  2.5950 0.0000 0.0200          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[28]/G                 DLH_X1    Rise  0.1820 0.0010 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1820 2.1820 | 
| time borrowed from endpoint              |  0.4130 2.5950 | 
| data required time                       |  2.5950        | 
|                                          |                | 
| data required time                       |  2.5950        | 
| data arrival time                        | -2.5950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0040 | 
| computed max time borrow          1.0080 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0080 | 
| actual time borrow                0.4130 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4130 | 
--------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[25]/D    DLH_X1   Rise  1.7280 0.0000 0.0090          0.914139                                    F             | 
|    multiplier/Res_reg[25]/Q    DLH_X1   Rise  1.7780 0.0500 0.0190 1.87279  4.8089   6.68169           2       46.3504  F             | 
|    multiplier/Res[25]                   Rise  1.7780 0.0000                                                                           | 
|    i_0_0/p_0[1]                         Rise  1.7780 0.0000                                                                           | 
|    i_0_0/i_1/A                 HA_X1    Rise  1.7780 0.0000 0.0190          3.18586                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.8190 0.0410 0.0140 1.05923  3.44779  4.50702           1       46.3504                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.8190 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.8570 0.0380 0.0130 0.289899 3.44779  3.73769           1       47.3884                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.8570 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8940 0.0370 0.0120 0.148571 3.44779  3.59636           1       53.6607                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8940 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.9310 0.0370 0.0120 0.187012 3.44779  3.6348            1       53.6607                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.9310 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.9680 0.0370 0.0130 0.214947 3.44779  3.66274           1       53.6607                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.9680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  2.0060 0.0380 0.0130 0.193898 3.44779  3.64169           1       53.6607                | 
|    i_0_0/i_7/B                 HA_X1    Rise  2.0060 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  2.0440 0.0380 0.0130 0.186479 3.44779  3.63427           1       53.6607                | 
|    i_0_0/i_8/B                 HA_X1    Rise  2.0440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  2.0820 0.0380 0.0130 0.173589 3.44779  3.62138           1       53.6607                | 
|    i_0_0/i_9/B                 HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.1200 0.0380 0.0130 0.209622 3.44779  3.65741           1       53.6607                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.1200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.1580 0.0380 0.0130 0.463982 3.44779  3.91178           1       62.0307                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.1580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1960 0.0380 0.0130 0.257148 3.44779  3.70494           1       53.6607                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.2350 0.0390 0.0130 0.605769 3.44779  4.05356           1       53.6607                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.2350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.2730 0.0380 0.0130 0.283196 3.44779  3.73099           1       65.0597                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.2730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.3110 0.0380 0.0130 0.361759 3.44779  3.80955           1       65.0597                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.3110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.3500 0.0390 0.0130 0.553767 3.44779  4.00156           1       65.0597                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.3500 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.3880 0.0380 0.0130 0.34424  3.44779  3.79203           1       47.3884                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.3880 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.4260 0.0380 0.0130 0.303442 3.44779  3.75124           1       47.3884                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.4260 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.4640 0.0380 0.0130 0.539944 3.44779  3.98774           1       46.3504                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.4640 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.5020 0.0380 0.0130 0.244741 3.44779  3.69253           1       65.0597                | 
|    i_0_0/i_20/B                HA_X1    Rise  2.5020 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/S                HA_X1    Rise  2.5510 0.0490 0.0250 0.610022 1.68751  2.29753           1       65.0597                | 
|    i_0_0/M_resultTruncated[20]          Rise  2.5510 0.0000                                                                           | 
|    i_0_1_59/A1                 AOI22_X1 Rise  2.5510 0.0000 0.0250          1.68751                                                   | 
|    i_0_1_59/ZN                 AOI22_X1 Fall  2.5700 0.0190 0.0290 0.275926 1.70023  1.97616           1       65.0597                | 
|    i_0_1_58/A                  INV_X1   Fall  2.5700 0.0000 0.0290          1.54936                                                   | 
|    i_0_1_58/ZN                 INV_X1   Rise  2.5880 0.0180 0.0100 0.21722  0.914139 1.13136           1       54.8635                | 
|    Res_reg[20]/D               DLH_X1   Rise  2.5880 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[20]/G                 DLH_X1    Rise  0.1820 0.0010 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1820 2.1820 | 
| time borrowed from endpoint              |  0.4060 2.5880 | 
| data required time                       |  2.5880        | 
|                                          |                | 
| data required time                       |  2.5880        | 
| data arrival time                        | -2.5880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0010 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.4060 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4060 | 
--------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[25]/D    DLH_X1   Rise  1.7280 0.0000 0.0090          0.914139                                    F             | 
|    multiplier/Res_reg[25]/Q    DLH_X1   Rise  1.7780 0.0500 0.0190 1.87279  4.8089   6.68169           2       46.3504  F             | 
|    multiplier/Res[25]                   Rise  1.7780 0.0000                                                                           | 
|    i_0_0/p_0[1]                         Rise  1.7780 0.0000                                                                           | 
|    i_0_0/i_1/A                 HA_X1    Rise  1.7780 0.0000 0.0190          3.18586                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.8190 0.0410 0.0140 1.05923  3.44779  4.50702           1       46.3504                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.8190 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.8570 0.0380 0.0130 0.289899 3.44779  3.73769           1       47.3884                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.8570 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8940 0.0370 0.0120 0.148571 3.44779  3.59636           1       53.6607                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8940 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.9310 0.0370 0.0120 0.187012 3.44779  3.6348            1       53.6607                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.9310 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.9680 0.0370 0.0130 0.214947 3.44779  3.66274           1       53.6607                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.9680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  2.0060 0.0380 0.0130 0.193898 3.44779  3.64169           1       53.6607                | 
|    i_0_0/i_7/B                 HA_X1    Rise  2.0060 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  2.0440 0.0380 0.0130 0.186479 3.44779  3.63427           1       53.6607                | 
|    i_0_0/i_8/B                 HA_X1    Rise  2.0440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  2.0820 0.0380 0.0130 0.173589 3.44779  3.62138           1       53.6607                | 
|    i_0_0/i_9/B                 HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.1200 0.0380 0.0130 0.209622 3.44779  3.65741           1       53.6607                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.1200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.1580 0.0380 0.0130 0.463982 3.44779  3.91178           1       62.0307                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.1580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1960 0.0380 0.0130 0.257148 3.44779  3.70494           1       53.6607                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.2350 0.0390 0.0130 0.605769 3.44779  4.05356           1       53.6607                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.2350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.2730 0.0380 0.0130 0.283196 3.44779  3.73099           1       65.0597                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.2730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.3110 0.0380 0.0130 0.361759 3.44779  3.80955           1       65.0597                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.3110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.3500 0.0390 0.0130 0.553767 3.44779  4.00156           1       65.0597                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.3500 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.3880 0.0380 0.0130 0.34424  3.44779  3.79203           1       47.3884                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.3880 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.4260 0.0380 0.0130 0.303442 3.44779  3.75124           1       47.3884                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.4260 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.4640 0.0380 0.0130 0.539944 3.44779  3.98774           1       46.3504                | 
|    i_0_0/i_19/B                HA_X1    Rise  2.4640 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/S                HA_X1    Rise  2.5120 0.0480 0.0240 0.489128 1.68751  2.17664           1       65.0597                | 
|    i_0_0/M_resultTruncated[19]          Rise  2.5120 0.0000                                                                           | 
|    i_0_1_57/A1                 AOI22_X1 Rise  2.5120 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_57/ZN                 AOI22_X1 Fall  2.5300 0.0180 0.0290 0.227216 1.70023  1.92745           1       46.3504                | 
|    i_0_1_56/A                  INV_X1   Fall  2.5300 0.0000 0.0290          1.54936                                                   | 
|    i_0_1_56/ZN                 INV_X1   Rise  2.5480 0.0180 0.0100 0.303486 0.914139 1.21762           1       65.0597                | 
|    Res_reg[19]/D               DLH_X1   Rise  2.5480 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[19]/G                 DLH_X1    Rise  0.1820 0.0010 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1820 2.1820 | 
| time borrowed from endpoint              |  0.3660 2.5480 | 
| data required time                       |  2.5480        | 
|                                          |                | 
| data required time                       |  2.5480        | 
| data arrival time                        | -2.5480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0010 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.3660 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3660 | 
--------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.9810 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  2.0690 0.0880 0.0260 4.40775  12.9711  17.3789           5       46.3504  F             | 
|    multiplier/Res[47]                Fall  2.0690 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  2.0700 0.0010 0.0260          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.1220 0.0520 0.0190 0.354653 3.44779  3.80245           1       53.1808                | 
|    i_0_1_6/B                HA_X1    Fall  2.1220 0.0000 0.0190          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.1600 0.0380 0.0070 0.323068 2.76208  3.08515           1       53.1808                | 
|    i_0_1_7/CI               FA_X1    Fall  2.1600 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.2290 0.0690 0.0150 0.262164 2.76208  3.02424           1       53.1808                | 
|    i_0_1_8/CI               FA_X1    Fall  2.2290 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.3010 0.0720 0.0150 0.232702 2.76208  2.99478           1       53.1808                | 
|    i_0_1_9/CI               FA_X1    Fall  2.3010 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.3730 0.0720 0.0150 0.235941 2.76208  2.99802           1       53.1808                | 
|    i_0_1_10/CI              FA_X1    Fall  2.3730 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/S               FA_X1    Rise  2.4860 0.1130 0.0120 0.285166 1.70023  1.9854            1       53.1808                | 
|    i_0_1_192/A              INV_X1   Rise  2.4860 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_192/ZN             INV_X1   Fall  2.4940 0.0080 0.0050 0.126042 1.57189  1.69793           1       39.8214                | 
|    i_0_1_70/B2              OAI21_X1 Fall  2.4940 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_70/ZN              OAI21_X1 Rise  2.5210 0.0270 0.0200 0.276292 0.914139 1.19043           1       39.8214                | 
|    Res_reg[27]/D            DLH_X1   Rise  2.5210 0.0000 0.0200          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[27]/G                 DLH_X1    Rise  0.1820 0.0010 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1820 2.1820 | 
| time borrowed from endpoint              |  0.3390 2.5210 | 
| data required time                       |  2.5210        | 
|                                          |                | 
| data required time                       |  2.5210        | 
| data arrival time                        | -2.5210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0040 | 
| computed max time borrow          1.0080 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0080 | 
| actual time borrow                0.3390 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3390 | 
--------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[25]/D    DLH_X1   Rise  1.7280 0.0000 0.0090          0.914139                                    F             | 
|    multiplier/Res_reg[25]/Q    DLH_X1   Rise  1.7780 0.0500 0.0190 1.87279  4.8089   6.68169           2       46.3504  F             | 
|    multiplier/Res[25]                   Rise  1.7780 0.0000                                                                           | 
|    i_0_0/p_0[1]                         Rise  1.7780 0.0000                                                                           | 
|    i_0_0/i_1/A                 HA_X1    Rise  1.7780 0.0000 0.0190          3.18586                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.8190 0.0410 0.0140 1.05923  3.44779  4.50702           1       46.3504                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.8190 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.8570 0.0380 0.0130 0.289899 3.44779  3.73769           1       47.3884                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.8570 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8940 0.0370 0.0120 0.148571 3.44779  3.59636           1       53.6607                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8940 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.9310 0.0370 0.0120 0.187012 3.44779  3.6348            1       53.6607                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.9310 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.9680 0.0370 0.0130 0.214947 3.44779  3.66274           1       53.6607                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.9680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  2.0060 0.0380 0.0130 0.193898 3.44779  3.64169           1       53.6607                | 
|    i_0_0/i_7/B                 HA_X1    Rise  2.0060 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  2.0440 0.0380 0.0130 0.186479 3.44779  3.63427           1       53.6607                | 
|    i_0_0/i_8/B                 HA_X1    Rise  2.0440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  2.0820 0.0380 0.0130 0.173589 3.44779  3.62138           1       53.6607                | 
|    i_0_0/i_9/B                 HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.1200 0.0380 0.0130 0.209622 3.44779  3.65741           1       53.6607                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.1200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.1580 0.0380 0.0130 0.463982 3.44779  3.91178           1       62.0307                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.1580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1960 0.0380 0.0130 0.257148 3.44779  3.70494           1       53.6607                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.2350 0.0390 0.0130 0.605769 3.44779  4.05356           1       53.6607                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.2350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.2730 0.0380 0.0130 0.283196 3.44779  3.73099           1       65.0597                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.2730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.3110 0.0380 0.0130 0.361759 3.44779  3.80955           1       65.0597                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.3110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.3500 0.0390 0.0130 0.553767 3.44779  4.00156           1       65.0597                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.3500 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.3880 0.0380 0.0130 0.34424  3.44779  3.79203           1       47.3884                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.3880 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.4260 0.0380 0.0130 0.303442 3.44779  3.75124           1       47.3884                | 
|    i_0_0/i_18/B                HA_X1    Rise  2.4260 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/S                HA_X1    Rise  2.4730 0.0470 0.0220 0.157357 1.68751  1.84487           1       46.3504                | 
|    i_0_0/M_resultTruncated[18]          Rise  2.4730 0.0000                                                                           | 
|    i_0_1_55/A1                 AOI22_X1 Rise  2.4730 0.0000 0.0220          1.68751                                                   | 
|    i_0_1_55/ZN                 AOI22_X1 Fall  2.4910 0.0180 0.0290 0.275105 1.70023  1.97534           1       46.3504                | 
|    i_0_1_54/A                  INV_X1   Fall  2.4910 0.0000 0.0290          1.54936                                                   | 
|    i_0_1_54/ZN                 INV_X1   Rise  2.5090 0.0180 0.0100 0.276    0.914139 1.19014           1       46.3504                | 
|    Res_reg[18]/D               DLH_X1   Rise  2.5090 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[18]/G                 DLH_X1    Rise  0.1830 0.0020 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1830 2.1830 | 
| time borrowed from endpoint              |  0.3260 2.5090 | 
| data required time                       |  2.5090        | 
|                                          |                | 
| data required time                       |  2.5090        | 
| data arrival time                        | -2.5090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0010 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.3260 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3260 | 
--------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[25]/D    DLH_X1   Rise  1.7280 0.0000 0.0090          0.914139                                    F             | 
|    multiplier/Res_reg[25]/Q    DLH_X1   Rise  1.7780 0.0500 0.0190 1.87279  4.8089   6.68169           2       46.3504  F             | 
|    multiplier/Res[25]                   Rise  1.7780 0.0000                                                                           | 
|    i_0_0/p_0[1]                         Rise  1.7780 0.0000                                                                           | 
|    i_0_0/i_1/A                 HA_X1    Rise  1.7780 0.0000 0.0190          3.18586                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.8190 0.0410 0.0140 1.05923  3.44779  4.50702           1       46.3504                | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.8190 0.0000 0.0140          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.8570 0.0380 0.0130 0.289899 3.44779  3.73769           1       47.3884                | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.8570 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.8940 0.0370 0.0120 0.148571 3.44779  3.59636           1       53.6607                | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.8940 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.9310 0.0370 0.0120 0.187012 3.44779  3.6348            1       53.6607                | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.9310 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.9680 0.0370 0.0130 0.214947 3.44779  3.66274           1       53.6607                | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.9680 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  2.0060 0.0380 0.0130 0.193898 3.44779  3.64169           1       53.6607                | 
|    i_0_0/i_7/B                 HA_X1    Rise  2.0060 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  2.0440 0.0380 0.0130 0.186479 3.44779  3.63427           1       53.6607                | 
|    i_0_0/i_8/B                 HA_X1    Rise  2.0440 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  2.0820 0.0380 0.0130 0.173589 3.44779  3.62138           1       53.6607                | 
|    i_0_0/i_9/B                 HA_X1    Rise  2.0820 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  2.1200 0.0380 0.0130 0.209622 3.44779  3.65741           1       53.6607                | 
|    i_0_0/i_10/B                HA_X1    Rise  2.1200 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.1580 0.0380 0.0130 0.463982 3.44779  3.91178           1       62.0307                | 
|    i_0_0/i_11/B                HA_X1    Rise  2.1580 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.1960 0.0380 0.0130 0.257148 3.44779  3.70494           1       53.6607                | 
|    i_0_0/i_12/B                HA_X1    Rise  2.1960 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.2350 0.0390 0.0130 0.605769 3.44779  4.05356           1       53.6607                | 
|    i_0_0/i_13/B                HA_X1    Rise  2.2350 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.2730 0.0380 0.0130 0.283196 3.44779  3.73099           1       65.0597                | 
|    i_0_0/i_14/B                HA_X1    Rise  2.2730 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.3110 0.0380 0.0130 0.361759 3.44779  3.80955           1       65.0597                | 
|    i_0_0/i_15/B                HA_X1    Rise  2.3110 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.3500 0.0390 0.0130 0.553767 3.44779  4.00156           1       65.0597                | 
|    i_0_0/i_16/B                HA_X1    Rise  2.3500 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.3880 0.0380 0.0130 0.34424  3.44779  3.79203           1       47.3884                | 
|    i_0_0/i_17/B                HA_X1    Rise  2.3880 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/S                HA_X1    Rise  2.4350 0.0470 0.0230 0.233467 1.68751  1.92098           1       47.3884                | 
|    i_0_0/M_resultTruncated[17]          Rise  2.4350 0.0000                                                                           | 
|    i_0_1_53/A1                 AOI22_X1 Rise  2.4350 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_53/ZN                 AOI22_X1 Fall  2.4530 0.0180 0.0290 0.223416 1.70023  1.92365           1       46.3504                | 
|    i_0_1_52/A                  INV_X1   Fall  2.4530 0.0000 0.0290          1.54936                                                   | 
|    i_0_1_52/ZN                 INV_X1   Rise  2.4710 0.0180 0.0100 0.217612 0.914139 1.13175           1       65.0597                | 
|    Res_reg[17]/D               DLH_X1   Rise  2.4710 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.33339  1.24879  1.58218           1       54.8635  c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Rise  0.0640 0.0640 0.0180 6.62012  8.40042  15.0205           3       54.8635  F    K        | 
|    multiplier/clk_CTS_0_PP_13              Rise  0.0640 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Rise  0.0640 0.0000 0.0180          1.40591                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Rise  0.1010 0.0370 0.0130 3.72537  4.55795  8.28333           2       51.4062  F    K        | 
|    multiplier/clk_CTS_0_PP_7               Rise  0.1010 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1010 0.0000 0.0130          1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.1810 0.0800 0.0620 21.7839  28.6118  50.3957           32      60.5134  F    K        | 
|    Res_reg[17]/G                 DLH_X1    Rise  0.1830 0.0020 0.0620          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1830 2.1830 | 
| time borrowed from endpoint              |  0.2880 2.4710 | 
| data required time                       |  2.4710        | 
|                                          |                | 
| data required time                       |  2.4710        | 
| data arrival time                        | -2.4710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0110 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0010 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0120 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.2880 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2880 | 
--------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 494M, CVMEM - 1775M, PVMEM - 2263M)
