digraph "0_qemu_167d97a3def77ee2dbf6e908b0ecbfe2103977db@API" {
"1000263" [label="(Call,vmsvga_copy_rect(s, x, y, dx, dy, width, height) == 0)"];
"1000264" [label="(Call,vmsvga_copy_rect(s, x, y, dx, dy, width, height))"];
"1000260" [label="(Call,vmsvga_fifo_read(s))"];
"1000256" [label="(Call,vmsvga_fifo_read(s))"];
"1000252" [label="(Call,vmsvga_fifo_read(s))"];
"1000248" [label="(Call,vmsvga_fifo_read(s))"];
"1000244" [label="(Call,vmsvga_fifo_read(s))"];
"1000240" [label="(Call,vmsvga_fifo_read(s))"];
"1000145" [label="(Call,vmsvga_fifo_read(s))"];
"1000125" [label="(Call,vmsvga_fifo_length(s))"];
"1000105" [label="(MethodParameterIn,struct vmsvga_state_s *s)"];
"1000238" [label="(Call,x = vmsvga_fifo_read(s))"];
"1000242" [label="(Call,y = vmsvga_fifo_read(s))"];
"1000246" [label="(Call,dx = vmsvga_fifo_read(s))"];
"1000250" [label="(Call,dy = vmsvga_fifo_read(s))"];
"1000254" [label="(Call,width = vmsvga_fifo_read(s))"];
"1000258" [label="(Call,height = vmsvga_fifo_read(s))"];
"1000173" [label="(Call,vmsvga_fifo_read(s))"];
"1000258" [label="(Call,height = vmsvga_fifo_read(s))"];
"1000143" [label="(Call,cmd = vmsvga_fifo_read(s))"];
"1000161" [label="(Call,vmsvga_fifo_read(s))"];
"1000299" [label="(Call,vmsvga_fifo_read(s))"];
"1000255" [label="(Identifier,width)"];
"1000267" [label="(Identifier,y)"];
"1000241" [label="(Identifier,s)"];
"1000194" [label="(Call,vmsvga_fifo_read(s))"];
"1000254" [label="(Call,width = vmsvga_fifo_read(s))"];
"1000239" [label="(Identifier,x)"];
"1000265" [label="(Identifier,s)"];
"1000321" [label="(Call,vmsvga_fifo_read(s))"];
"1000329" [label="(Call,vmsvga_fifo_read(s))"];
"1000313" [label="(Call,vmsvga_fifo_read(s))"];
"1000252" [label="(Call,vmsvga_fifo_read(s))"];
"1000123" [label="(Call,len = vmsvga_fifo_length(s))"];
"1000525" [label="(Call,vmsvga_fifo_read(s))"];
"1000210" [label="(Call,vmsvga_fifo_read(s))"];
"1000264" [label="(Call,vmsvga_copy_rect(s, x, y, dx, dy, width, height))"];
"1000125" [label="(Call,vmsvga_fifo_length(s))"];
"1000253" [label="(Identifier,s)"];
"1000247" [label="(Identifier,dx)"];
"1000391" [label="(Call,SVGA_BITMAP_SIZE(x, y))"];
"1000257" [label="(Identifier,s)"];
"1000198" [label="(Call,vmsvga_fifo_read(s))"];
"1000261" [label="(Identifier,s)"];
"1000251" [label="(Identifier,dy)"];
"1000105" [label="(MethodParameterIn,struct vmsvga_state_s *s)"];
"1000256" [label="(Call,vmsvga_fifo_read(s))"];
"1000269" [label="(Identifier,dy)"];
"1000250" [label="(Call,dy = vmsvga_fifo_read(s))"];
"1000266" [label="(Identifier,x)"];
"1000272" [label="(Literal,0)"];
"1000240" [label="(Call,vmsvga_fifo_read(s))"];
"1000145" [label="(Call,vmsvga_fifo_read(s))"];
"1000214" [label="(Call,vmsvga_fill_rect(s, colour, x, y, width, height))"];
"1000126" [label="(Identifier,s)"];
"1000248" [label="(Call,vmsvga_fifo_read(s))"];
"1000259" [label="(Identifier,height)"];
"1000428" [label="(Call,vmsvga_cursor_define(s, &cursor))"];
"1000244" [label="(Call,vmsvga_fifo_read(s))"];
"1000249" [label="(Identifier,s)"];
"1000146" [label="(Identifier,s)"];
"1000260" [label="(Call,vmsvga_fifo_read(s))"];
"1000245" [label="(Identifier,s)"];
"1000242" [label="(Call,y = vmsvga_fifo_read(s))"];
"1000323" [label="(Call,vmsvga_fifo_read(s))"];
"1000175" [label="(Call,vmsvga_update_rect_delayed(s, x, y, width, height))"];
"1000206" [label="(Call,vmsvga_fifo_read(s))"];
"1000271" [label="(Identifier,height)"];
"1000238" [label="(Call,x = vmsvga_fifo_read(s))"];
"1000293" [label="(Call,vmsvga_fifo_read(s))"];
"1000243" [label="(Identifier,y)"];
"1000268" [label="(Identifier,dx)"];
"1000305" [label="(Call,vmsvga_fifo_read(s))"];
"1000549" [label="(MethodReturn,static void)"];
"1000426" [label="(Call,vmsvga_fifo_read_raw(s))"];
"1000246" [label="(Call,dx = vmsvga_fifo_read(s))"];
"1000262" [label="(ControlStructure,if (vmsvga_copy_rect(s, x, y, dx, dy, width, height) == 0))"];
"1000147" [label="(Block,)"];
"1000202" [label="(Call,vmsvga_fifo_read(s))"];
"1000270" [label="(Identifier,width)"];
"1000165" [label="(Call,vmsvga_fifo_read(s))"];
"1000276" [label="(Identifier,args)"];
"1000403" [label="(Call,vmsvga_fifo_read_raw(s))"];
"1000274" [label="(ControlStructure,break;)"];
"1000263" [label="(Call,vmsvga_copy_rect(s, x, y, dx, dy, width, height) == 0)"];
"1000169" [label="(Call,vmsvga_fifo_read(s))"];
"1000263" -> "1000262"  [label="AST: "];
"1000263" -> "1000272"  [label="CFG: "];
"1000264" -> "1000263"  [label="AST: "];
"1000272" -> "1000263"  [label="AST: "];
"1000274" -> "1000263"  [label="CFG: "];
"1000276" -> "1000263"  [label="CFG: "];
"1000263" -> "1000549"  [label="DDG: vmsvga_copy_rect(s, x, y, dx, dy, width, height) == 0"];
"1000263" -> "1000549"  [label="DDG: vmsvga_copy_rect(s, x, y, dx, dy, width, height)"];
"1000264" -> "1000263"  [label="DDG: x"];
"1000264" -> "1000263"  [label="DDG: dx"];
"1000264" -> "1000263"  [label="DDG: s"];
"1000264" -> "1000263"  [label="DDG: height"];
"1000264" -> "1000263"  [label="DDG: y"];
"1000264" -> "1000263"  [label="DDG: width"];
"1000264" -> "1000263"  [label="DDG: dy"];
"1000264" -> "1000271"  [label="CFG: "];
"1000265" -> "1000264"  [label="AST: "];
"1000266" -> "1000264"  [label="AST: "];
"1000267" -> "1000264"  [label="AST: "];
"1000268" -> "1000264"  [label="AST: "];
"1000269" -> "1000264"  [label="AST: "];
"1000270" -> "1000264"  [label="AST: "];
"1000271" -> "1000264"  [label="AST: "];
"1000272" -> "1000264"  [label="CFG: "];
"1000264" -> "1000549"  [label="DDG: dy"];
"1000264" -> "1000549"  [label="DDG: s"];
"1000264" -> "1000549"  [label="DDG: y"];
"1000264" -> "1000549"  [label="DDG: dx"];
"1000264" -> "1000549"  [label="DDG: x"];
"1000264" -> "1000549"  [label="DDG: width"];
"1000264" -> "1000549"  [label="DDG: height"];
"1000260" -> "1000264"  [label="DDG: s"];
"1000105" -> "1000264"  [label="DDG: s"];
"1000238" -> "1000264"  [label="DDG: x"];
"1000242" -> "1000264"  [label="DDG: y"];
"1000246" -> "1000264"  [label="DDG: dx"];
"1000250" -> "1000264"  [label="DDG: dy"];
"1000254" -> "1000264"  [label="DDG: width"];
"1000258" -> "1000264"  [label="DDG: height"];
"1000264" -> "1000391"  [label="DDG: x"];
"1000264" -> "1000391"  [label="DDG: y"];
"1000264" -> "1000403"  [label="DDG: s"];
"1000264" -> "1000426"  [label="DDG: s"];
"1000264" -> "1000428"  [label="DDG: s"];
"1000264" -> "1000525"  [label="DDG: s"];
"1000260" -> "1000258"  [label="AST: "];
"1000260" -> "1000261"  [label="CFG: "];
"1000261" -> "1000260"  [label="AST: "];
"1000258" -> "1000260"  [label="CFG: "];
"1000260" -> "1000258"  [label="DDG: s"];
"1000256" -> "1000260"  [label="DDG: s"];
"1000105" -> "1000260"  [label="DDG: s"];
"1000256" -> "1000254"  [label="AST: "];
"1000256" -> "1000257"  [label="CFG: "];
"1000257" -> "1000256"  [label="AST: "];
"1000254" -> "1000256"  [label="CFG: "];
"1000256" -> "1000254"  [label="DDG: s"];
"1000252" -> "1000256"  [label="DDG: s"];
"1000105" -> "1000256"  [label="DDG: s"];
"1000252" -> "1000250"  [label="AST: "];
"1000252" -> "1000253"  [label="CFG: "];
"1000253" -> "1000252"  [label="AST: "];
"1000250" -> "1000252"  [label="CFG: "];
"1000252" -> "1000250"  [label="DDG: s"];
"1000248" -> "1000252"  [label="DDG: s"];
"1000105" -> "1000252"  [label="DDG: s"];
"1000248" -> "1000246"  [label="AST: "];
"1000248" -> "1000249"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000246" -> "1000248"  [label="CFG: "];
"1000248" -> "1000246"  [label="DDG: s"];
"1000244" -> "1000248"  [label="DDG: s"];
"1000105" -> "1000248"  [label="DDG: s"];
"1000244" -> "1000242"  [label="AST: "];
"1000244" -> "1000245"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000242" -> "1000244"  [label="CFG: "];
"1000244" -> "1000242"  [label="DDG: s"];
"1000240" -> "1000244"  [label="DDG: s"];
"1000105" -> "1000244"  [label="DDG: s"];
"1000240" -> "1000238"  [label="AST: "];
"1000240" -> "1000241"  [label="CFG: "];
"1000241" -> "1000240"  [label="AST: "];
"1000238" -> "1000240"  [label="CFG: "];
"1000240" -> "1000238"  [label="DDG: s"];
"1000145" -> "1000240"  [label="DDG: s"];
"1000105" -> "1000240"  [label="DDG: s"];
"1000145" -> "1000143"  [label="AST: "];
"1000145" -> "1000146"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000145" -> "1000549"  [label="DDG: s"];
"1000145" -> "1000143"  [label="DDG: s"];
"1000125" -> "1000145"  [label="DDG: s"];
"1000105" -> "1000145"  [label="DDG: s"];
"1000145" -> "1000161"  [label="DDG: s"];
"1000145" -> "1000194"  [label="DDG: s"];
"1000145" -> "1000293"  [label="DDG: s"];
"1000145" -> "1000403"  [label="DDG: s"];
"1000145" -> "1000426"  [label="DDG: s"];
"1000145" -> "1000428"  [label="DDG: s"];
"1000125" -> "1000123"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000123" -> "1000125"  [label="CFG: "];
"1000125" -> "1000549"  [label="DDG: s"];
"1000125" -> "1000123"  [label="DDG: s"];
"1000105" -> "1000125"  [label="DDG: s"];
"1000105" -> "1000104"  [label="AST: "];
"1000105" -> "1000549"  [label="DDG: s"];
"1000105" -> "1000161"  [label="DDG: s"];
"1000105" -> "1000165"  [label="DDG: s"];
"1000105" -> "1000169"  [label="DDG: s"];
"1000105" -> "1000173"  [label="DDG: s"];
"1000105" -> "1000175"  [label="DDG: s"];
"1000105" -> "1000194"  [label="DDG: s"];
"1000105" -> "1000198"  [label="DDG: s"];
"1000105" -> "1000202"  [label="DDG: s"];
"1000105" -> "1000206"  [label="DDG: s"];
"1000105" -> "1000210"  [label="DDG: s"];
"1000105" -> "1000214"  [label="DDG: s"];
"1000105" -> "1000293"  [label="DDG: s"];
"1000105" -> "1000299"  [label="DDG: s"];
"1000105" -> "1000305"  [label="DDG: s"];
"1000105" -> "1000313"  [label="DDG: s"];
"1000105" -> "1000321"  [label="DDG: s"];
"1000105" -> "1000323"  [label="DDG: s"];
"1000105" -> "1000329"  [label="DDG: s"];
"1000105" -> "1000403"  [label="DDG: s"];
"1000105" -> "1000426"  [label="DDG: s"];
"1000105" -> "1000428"  [label="DDG: s"];
"1000105" -> "1000525"  [label="DDG: s"];
"1000238" -> "1000147"  [label="AST: "];
"1000239" -> "1000238"  [label="AST: "];
"1000243" -> "1000238"  [label="CFG: "];
"1000242" -> "1000147"  [label="AST: "];
"1000243" -> "1000242"  [label="AST: "];
"1000247" -> "1000242"  [label="CFG: "];
"1000246" -> "1000147"  [label="AST: "];
"1000247" -> "1000246"  [label="AST: "];
"1000251" -> "1000246"  [label="CFG: "];
"1000250" -> "1000147"  [label="AST: "];
"1000251" -> "1000250"  [label="AST: "];
"1000255" -> "1000250"  [label="CFG: "];
"1000254" -> "1000147"  [label="AST: "];
"1000255" -> "1000254"  [label="AST: "];
"1000259" -> "1000254"  [label="CFG: "];
"1000258" -> "1000147"  [label="AST: "];
"1000259" -> "1000258"  [label="AST: "];
"1000265" -> "1000258"  [label="CFG: "];
"1000258" -> "1000549"  [label="DDG: vmsvga_fifo_read(s)"];
}
