set SynModuleInfo {
  {SRCNAME entry_proc MODELNAME entry_proc RTLNAME design_1_v_mix_0_0_entry_proc}
  {SRCNAME {reg<unsigned short>2} MODELNAME reg_unsigned_short_2 RTLNAME design_1_v_mix_0_0_reg_unsigned_short_2}
  {SRCNAME AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start MODELNAME AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start RTLNAME design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
    SUBMODULES {
      {MODELNAME design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init RTLNAME design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME design_1_v_mix_0_0_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME AXIvideo2MultiPixStream_Pipeline_loop_width MODELNAME AXIvideo2MultiPixStream_Pipeline_loop_width RTLNAME design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width}
  {SRCNAME AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol MODELNAME AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol RTLNAME design_1_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol}
  {SRCNAME AXIvideo2MultiPixStream MODELNAME AXIvideo2MultiPixStream RTLNAME design_1_v_mix_0_0_AXIvideo2MultiPixStream}
  {SRCNAME v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_31_2 MODELNAME v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2 RTLNAME design_1_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2}
  {SRCNAME v_mix_420_to_422<false> MODELNAME v_mix_420_to_422_false_s RTLNAME design_1_v_mix_0_0_v_mix_420_to_422_false_s}
  {SRCNAME v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_60_2 MODELNAME v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2 RTLNAME design_1_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2}
  {SRCNAME v_mix_422_to_444<false> MODELNAME v_mix_422_to_444_false_s RTLNAME design_1_v_mix_0_0_v_mix_422_to_444_false_s}
  {SRCNAME v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_856_2 MODELNAME v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2 RTLNAME design_1_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2}
  {SRCNAME v_mix_yuv2rgb<false> MODELNAME v_mix_yuv2rgb_false_s RTLNAME design_1_v_mix_0_0_v_mix_yuv2rgb_false_s}
  {SRCNAME {reg<unsigned short>} MODELNAME reg_unsigned_short_s RTLNAME design_1_v_mix_0_0_reg_unsigned_short_s}
  {SRCNAME AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start MODELNAME AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start RTLNAME design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start}
  {SRCNAME AXIvideoAlpha2MultiPixStream_Pipeline_loop_width MODELNAME AXIvideoAlpha2MultiPixStream_Pipeline_loop_width RTLNAME design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width}
  {SRCNAME AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol MODELNAME AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol RTLNAME design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol}
  {SRCNAME AXIvideoAlpha2MultiPixStream MODELNAME AXIvideoAlpha2MultiPixStream RTLNAME design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream}
  {SRCNAME v_mix_420_to_422<false>.1_Pipeline_VITIS_LOOP_31_2 MODELNAME v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2 RTLNAME design_1_v_mix_0_0_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2}
  {SRCNAME v_mix_420_to_422<false>.1 MODELNAME v_mix_420_to_422_false_1 RTLNAME design_1_v_mix_0_0_v_mix_420_to_422_false_1}
  {SRCNAME v_mix_422_to_444<false>.2_Pipeline_VITIS_LOOP_60_2 MODELNAME v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2 RTLNAME design_1_v_mix_0_0_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2}
  {SRCNAME v_mix_422_to_444<false>.2 MODELNAME v_mix_422_to_444_false_2 RTLNAME design_1_v_mix_0_0_v_mix_422_to_444_false_2}
  {SRCNAME v_mix_yuv2rgb<false>.3_Pipeline_VITIS_LOOP_856_2 MODELNAME v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2 RTLNAME design_1_v_mix_0_0_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2}
  {SRCNAME v_mix_yuv2rgb<false>.3 MODELNAME v_mix_yuv2rgb_false_3 RTLNAME design_1_v_mix_0_0_v_mix_yuv2rgb_false_3}
  {SRCNAME v_mix_upsample<false>_Pipeline_VITIS_LOOP_62_2 MODELNAME v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2 RTLNAME design_1_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2}
  {SRCNAME v_mix_upsample<false> MODELNAME v_mix_upsample_false_s RTLNAME design_1_v_mix_0_0_v_mix_upsample_false_s}
  {SRCNAME v_mix_upsample_alpha<false>_Pipeline_VITIS_LOOP_158_2 MODELNAME v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2 RTLNAME design_1_v_mix_0_0_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2}
  {SRCNAME v_mix_upsample_alpha<false> MODELNAME v_mix_upsample_alpha_false_s RTLNAME design_1_v_mix_0_0_v_mix_upsample_alpha_false_s}
  {SRCNAME {v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3} MODELNAME v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3 RTLNAME design_1_v_mix_0_0_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3
    SUBMODULES {
      {MODELNAME design_1_v_mix_0_0_mul_9ns_9ns_17_1_1 RTLNAME design_1_v_mix_0_0_mul_9ns_9ns_17_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1 RTLNAME design_1_v_mix_0_0_mac_muladd_9ns_9s_16ns_16_4_1 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME {v_mix_core_alpha<true, true>} MODELNAME v_mix_core_alpha_true_true_s RTLNAME design_1_v_mix_0_0_v_mix_core_alpha_true_true_s}
  {SRCNAME v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1001_2 MODELNAME v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2 RTLNAME design_1_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2}
  {SRCNAME v_mix_rgb2yuv<false> MODELNAME v_mix_rgb2yuv_false_s RTLNAME design_1_v_mix_0_0_v_mix_rgb2yuv_false_s}
  {SRCNAME v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_673_2 MODELNAME v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2 RTLNAME design_1_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2}
  {SRCNAME v_mix_444_to_422<false> MODELNAME v_mix_444_to_422_false_s RTLNAME design_1_v_mix_0_0_v_mix_444_to_422_false_s}
  {SRCNAME v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_463_2 MODELNAME v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2 RTLNAME design_1_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2}
  {SRCNAME v_mix_422_to_420<false> MODELNAME v_mix_422_to_420_false_s RTLNAME design_1_v_mix_0_0_v_mix_422_to_420_false_s}
  {SRCNAME MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3 MODELNAME MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3 RTLNAME design_1_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3}
  {SRCNAME MultiPixStream2AXIvideo MODELNAME MultiPixStream2AXIvideo RTLNAME design_1_v_mix_0_0_MultiPixStream2AXIvideo}
  {SRCNAME VMixHlsDataFlowFunction MODELNAME VMixHlsDataFlowFunction RTLNAME design_1_v_mix_0_0_VMixHlsDataFlowFunction
    SUBMODULES {
      {MODELNAME design_1_v_mix_0_0_fifo_w10_d7_S RTLNAME design_1_v_mix_0_0_fifo_w10_d7_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_fifo_w8_d7_S RTLNAME design_1_v_mix_0_0_fifo_w8_d7_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_fifo_w2_d7_S RTLNAME design_1_v_mix_0_0_fifo_w2_d7_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_fifo_w16_d7_S RTLNAME design_1_v_mix_0_0_fifo_w16_d7_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_fifo_w24_d2_S RTLNAME design_1_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_fifo_w1_d2_S RTLNAME design_1_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_fifo_w8_d16_S RTLNAME design_1_v_mix_0_0_fifo_w8_d16_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_fifo_w16_d2_S RTLNAME design_1_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_fifo_w10_d2_S RTLNAME design_1_v_mix_0_0_fifo_w10_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 RTLNAME design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
      {MODELNAME design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 RTLNAME design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME {$InstName}}
    }
  }
  {SRCNAME v_mix MODELNAME v_mix RTLNAME design_1_v_mix_0_0_v_mix IS_TOP 1
    SUBMODULES {
      {MODELNAME design_1_v_mix_0_0_mux_22_16_1_1 RTLNAME design_1_v_mix_0_0_mux_22_16_1_1 BINDTYPE op TYPE mux IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME design_1_v_mix_0_0_mux_22_8_1_1 RTLNAME design_1_v_mix_0_0_mux_22_8_1_1 BINDTYPE op TYPE mux IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME design_1_v_mix_0_0_CTRL_s_axi RTLNAME design_1_v_mix_0_0_CTRL_s_axi BINDTYPE interface TYPE interface_s_axilite}
      {MODELNAME design_1_v_mix_0_0_regslice_both RTLNAME design_1_v_mix_0_0_regslice_both BINDTYPE interface TYPE interface_regslice INSTNAME design_1_v_mix_0_0_regslice_both_U}
    }
  }
}
