library ieee;
use ieee.std_logic_1164.all;

entity TP1_tuto_FPGA is
    port (
        pushl : in std_logic;
        led0 : out std_logic
    );
end entity TP1_tuto_FPGA;

architecture rtl of TP1_tuto_FPGA is
begin
    led0 <= pushl;
end architecture rtl;