; generated by ARM C/C++ Compiler, 4.1 [Build 894]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o..\Output\modbus.o --asm_dir=..\Listing\ --list_dir=..\Listing\ --depend=..\Output\modbus.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=870 -I..\APP -I..\drive -I..\Include -I..\Libraries\CMSIS\inc -I..\Libraries\CMSIS\src -I..\Libraries\FWlib\inc -I..\Libraries\FWlib\src -I..\Listing -I..\Output -I..\Project -I..\STemWinLibrary522\Config -I..\STemWinLibrary522\emWinTask -I..\STemWinLibrary522\GUILib -I..\STemWinLibrary522\inc -I..\User -I..\USB\STM32_USB_HOST_Library\Class\HID\inc -I..\USB\STM32_USB_HOST_Library\Class\MSC\src -I..\USB\STM32_USB_HOST_Library\Core\src -I..\USB\USB_APP -I..\USB\STM32_USB_HOST_Library\Class\HID\src -I..\USB\STM32_USB_HOST_Library\Class\MSC\inc -I..\USB\STM32_USB_HOST_Library\Core\inc -I..\USB\STM32_USB_OTG_Driver\inc -I..\FATFS\exfuns -I..\FATFS\src\option -I..\FATFS\src -I..\MALLOC -ID:\Keil\ARM\RV31\Inc -ID:\Keil\ARM\CMSIS\Include -ID:\Keil\ARM\Inc\ST\STM32F4xx -DUSE_STDPERIPH_DRIVER -DSTM32F40XX -DUSE_USB_OTG_FS -DUSE_EMBEDDED_PHY -DUSE_USB_OTG_HS -DSTM32F40XX --omf_browse=..\Output\modbus.crf ..\drive\modbus.c]
                          THUMB

                          AREA ||i.Hardware_CRC||, CODE, READONLY, ALIGN=1

                  Hardware_CRC PROC
;;;1149   //-----------------------------CRC检测--------------------------------------------//
;;;1150   vu16 Hardware_CRC(vu8 *p_buffer,vu8 count)    //CRC16
000000  b530              PUSH     {r4,r5,lr}
;;;1151   {
000002  4603              MOV      r3,r0
;;;1152   	vu16 CRC_Result=0xffff;
000004  f64f70ff          MOV      r0,#0xffff
;;;1153   	vu8 i;
;;;1154   	if(count==0)
000008  b901              CBNZ     r1,|L1.12|
;;;1155   	{
;;;1156   		count=1;
00000a  2101              MOVS     r1,#1
                  |L1.12|
;;;1157   	}
;;;1158   	while(count--)
;;;1159   	{
;;;1160   		CRC_Result^=*p_buffer;
;;;1161   		for(i=0;i<8;i++)
;;;1162   		{
;;;1163   			if(CRC_Result&1)
;;;1164   			{
;;;1165   				CRC_Result>>=1;
;;;1166   				CRC_Result^=0xA001;
00000c  f24a0401          MOV      r4,#0xa001
;;;1167   			}
;;;1168   			else 
;;;1169   			{
;;;1170   				CRC_Result>>=1;
;;;1171   			}
;;;1172   		}
;;;1173   		p_buffer++;
000010  e00e              B        |L1.48|
                  |L1.18|
000012  781a              LDRB     r2,[r3,#0]            ;1160
000014  4050              EORS     r0,r0,r2              ;1160
000016  2200              MOVS     r2,#0                 ;1161
000018  e007              B        |L1.42|
                  |L1.26|
00001a  07c5              LSLS     r5,r0,#31             ;1163
00001c  d002              BEQ      |L1.36|
00001e  0840              LSRS     r0,r0,#1              ;1165
000020  4060              EORS     r0,r0,r4              ;1166
000022  e000              B        |L1.38|
                  |L1.36|
000024  0840              LSRS     r0,r0,#1              ;1170
                  |L1.38|
000026  1c52              ADDS     r2,r2,#1              ;1161
000028  b2d2              UXTB     r2,r2                 ;1161
                  |L1.42|
00002a  2a08              CMP      r2,#8                 ;1161
00002c  d3f5              BCC      |L1.26|
00002e  1c5b              ADDS     r3,r3,#1
                  |L1.48|
000030  000a              MOVS     r2,r1                 ;1158
000032  f1a10101          SUB      r1,r1,#1              ;1158
000036  b2c9              UXTB     r1,r1                 ;1158
000038  d1eb              BNE      |L1.18|
;;;1174   	}
;;;1175   	return CRC_Result;
;;;1176   }
00003a  bd30              POP      {r4,r5,pc}
                          ENDP


                          AREA ||i.Transformation_ADC||, CODE, READONLY, ALIGN=2

                  Transformation_ADC PROC
;;;749    //===============================AD值转换成测量值============================================//
;;;750    void Transformation_ADC(void)  
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;751    {
;;;752        static u32 rave;
;;;753        static u8 rcount;
;;;754    	vu32 var32;
;;;755    	vu32 var32a;
;;;756    /*****************************内阻测量电压转换*******************************************/
;;;757    	if(r_raly == 1)
000004  4efe              LDR      r6,|L2.1024|
000006  7830              LDRB     r0,[r6,#0]  ; r_raly
;;;758        {
;;;759            var32 = Vmon1_value;
000008  4bfe              LDR      r3,|L2.1028|
00000a  2801              CMP      r0,#1                 ;757
00000c  d002              BEQ      |L2.20|
;;;760        }else if(r_raly == 0){
00000e  7830              LDRB     r0,[r6,#0]  ; r_raly
000010  b110              CBZ      r0,|L2.24|
000012  e003              B        |L2.28|
                  |L2.20|
000014  6819              LDR      r1,[r3,#0]            ;759  ; Vmon1_value
000016  e001              B        |L2.28|
                  |L2.24|
;;;761            var32 = Vmon1_value + 85;
000018  6819              LDR      r1,[r3,#0]  ; Vmon1_value
00001a  3155              ADDS     r1,r1,#0x55
                  |L2.28|
;;;762        }
;;;763    	var32 = var32 * REG_CorrectionV;  
00001c  4afa              LDR      r2,|L2.1032|
00001e  6810              LDR      r0,[r2,#0]  ; Correct_Parametet
000020  4348              MULS     r0,r1,r0
;;;764    	if ((Polar & 0x01) == 0x01)		  
000022  4cfa              LDR      r4,|L2.1036|
000024  7821              LDRB     r1,[r4,#0]  ; correct_por
000026  07cd              LSLS     r5,r1,#31
;;;765    	{
;;;766    		if (var32 < REG_ReadV_Offset) 
000028  f1020154          ADD      r1,r2,#0x54
00002c  d007              BEQ      |L2.62|
00002e  680d              LDR      r5,[r1,#0]  ; Correct_Strong
000030  4285              CMP      r5,r0
000032  d901              BLS      |L2.56|
;;;767    		{
;;;768    			var32 = 0;
000034  2000              MOVS     r0,#0
000036  e004              B        |L2.66|
                  |L2.56|
;;;769    		}
;;;770    		else var32 = var32 - REG_ReadV_Offset;
000038  680d              LDR      r5,[r1,#0]  ; Correct_Strong
00003a  1b40              SUBS     r0,r0,r5
00003c  e001              B        |L2.66|
                  |L2.62|
;;;771    	}
;;;772    	else var32 = var32 + REG_ReadV_Offset;
00003e  680d              LDR      r5,[r1,#0]  ; Correct_Strong
000040  4428              ADD      r0,r0,r5
                  |L2.66|
;;;773    	var32 = var32 >> 12;
000042  0b00              LSRS     r0,r0,#12
;;;774    	if (var32 < 30) var32 = 0;				  //40mV以下清零
000044  281e              CMP      r0,#0x1e
000046  d200              BCS      |L2.74|
000048  2000              MOVS     r0,#0
                  |L2.74|
;;;775    	Voltage = var32;
00004a  4def              LDR      r5,|L2.1032|
00004c  35a8              ADDS     r5,r5,#0xa8
00004e  62a8              STR      r0,[r5,#0x28]  ; Run_Control
;;;776    	DISS_Voltage=Voltage;
000050  6aaf              LDR      r7,[r5,#0x28]  ; Run_Control
000052  ee007a10          VMOV     s0,r7
000056  4fee              LDR      r7,|L2.1040|
000058  eeb81a40          VCVT.F32.U32 s2,s0
;;;777    	DISS_Voltage=DISS_Voltage/1000;//计算显示电压
00005c  ed9f0aed          VLDR     s0,|L2.1044|
000060  eec10a00          VDIV.F32 s1,s2,s0
000064  edc70a00          VSTR     s1,[r7,#0]
;;;778        if(DISS_Voltage < 0.5)
000068  ee10ca90          VMOV     r12,s1
00006c  f1bc5f7c          CMP      r12,#0x3f000000
000070  da26              BGE      |L2.192|
;;;779        {
;;;780    //         if(r_raly == 1)
;;;781    //         {
;;;782    //             var32 = Vmon1_value;
;;;783    //         }else if(r_raly == 0){
;;;784    //             var32 = Vmon1_value + 85;
;;;785    //         }
;;;786            var32 = Vmon1_value;
000072  f8d3c000          LDR      r12,[r3,#0]  ; Vmon1_value
;;;787            var32 = var32 * REG_CorrectionV;  
000076  6810              LDR      r0,[r2,#0]  ; Correct_Parametet
000078  fb00f00c          MUL      r0,r0,r12
;;;788            if ((Polar & 0x01) == 0x01)		  
00007c  f894c000          LDRB     r12,[r4,#0]  ; correct_por
000080  ea5f7ccc          LSLS     r12,r12,#31
000084  d00a              BEQ      |L2.156|
;;;789            {
;;;790                if (var32 < REG_ReadV_Offset) 
000086  f8d1c000          LDR      r12,[r1,#0]  ; Correct_Strong
00008a  4584              CMP      r12,r0
00008c  d901              BLS      |L2.146|
;;;791                {
;;;792                    var32 = 0;
00008e  2000              MOVS     r0,#0
000090  e007              B        |L2.162|
                  |L2.146|
;;;793                }
;;;794                else var32 = var32 - REG_ReadV_Offset;
000092  f8d1c000          LDR      r12,[r1,#0]  ; Correct_Strong
000096  eba0000c          SUB      r0,r0,r12
00009a  e002              B        |L2.162|
                  |L2.156|
;;;795            }
;;;796            else var32 = var32 + REG_ReadV_Offset;
00009c  f8d1c000          LDR      r12,[r1,#0]  ; Correct_Strong
0000a0  4460              ADD      r0,r0,r12
                  |L2.162|
;;;797            var32 = var32 >> 12;
0000a2  0b00              LSRS     r0,r0,#12
;;;798            if (var32 < 30) var32 = 0;				  //40mV去拢
0000a4  281e              CMP      r0,#0x1e
0000a6  d200              BCS      |L2.170|
0000a8  2000              MOVS     r0,#0
                  |L2.170|
;;;799            Voltage = var32;
0000aa  62a8              STR      r0,[r5,#0x28]  ; Run_Control
;;;800            DISS_Voltage=Voltage;
0000ac  f8d5c028          LDR      r12,[r5,#0x28]  ; Run_Control
0000b0  ee00ca90          VMOV     s1,r12
0000b4  eef80a60          VCVT.F32.U32 s1,s1
;;;801            DISS_Voltage=DISS_Voltage/1000;//蹋示支压
0000b8  ee801a80          VDIV.F32 s2,s1,s0
0000bc  ed871a00          VSTR     s2,[r7,#0]
                  |L2.192|
;;;802        }
;;;803        if(DISS_Voltage >= 10)
0000c0  f8df8354          LDR      r8,|L2.1048|
0000c4  f8d7c000          LDR      r12,[r7,#0]  ; DISS_Voltage
0000c8  45c4              CMP      r12,r8
0000ca  db2f              BLT      |L2.300|
;;;804        {
;;;805            if(r_raly == 1)
0000cc  f896c000          LDRB     r12,[r6,#0]  ; r_raly
0000d0  f1bc0f01          CMP      r12,#1
0000d4  d005              BEQ      |L2.226|
;;;806            {
;;;807                var32 = Vmon1_value;
;;;808            }else if(r_raly == 0){
0000d6  f896c000          LDRB     r12,[r6,#0]  ; r_raly
0000da  f1bc0f00          CMP      r12,#0
0000de  d002              BEQ      |L2.230|
0000e0  e003              B        |L2.234|
                  |L2.226|
0000e2  6818              LDR      r0,[r3,#0]            ;807  ; Vmon1_value
0000e4  e001              B        |L2.234|
                  |L2.230|
;;;809                var32 = Vmon1_value + 85;
0000e6  6818              LDR      r0,[r3,#0]  ; Vmon1_value
0000e8  3055              ADDS     r0,r0,#0x55
                  |L2.234|
;;;810            }
;;;811            var32 = var32 * REG_CorrectionV1;  
0000ea  f8d2c034          LDR      r12,[r2,#0x34]  ; Correct_Parametet
0000ee  fb0cfc00          MUL      r12,r12,r0
;;;812            if ((Polar & 0x01) == 0x01)		  
0000f2  7820              LDRB     r0,[r4,#0]  ; correct_por
0000f4  07c0              LSLS     r0,r0,#31
0000f6  d008              BEQ      |L2.266|
;;;813            {
;;;814                if (var32 < REG_ReadV_Offset1) 
0000f8  6b48              LDR      r0,[r1,#0x34]  ; Correct_Strong
0000fa  4560              CMP      r0,r12
0000fc  d901              BLS      |L2.258|
;;;815                {
;;;816                    var32 = 0;
0000fe  2000              MOVS     r0,#0
000100  e005              B        |L2.270|
                  |L2.258|
;;;817                }
;;;818                else var32 = var32 - REG_ReadV_Offset1;
000102  6b48              LDR      r0,[r1,#0x34]  ; Correct_Strong
000104  ebac0000          SUB      r0,r12,r0
000108  e001              B        |L2.270|
                  |L2.266|
;;;819            }
;;;820            else var32 = var32 + REG_ReadV_Offset1;
00010a  6b48              LDR      r0,[r1,#0x34]  ; Correct_Strong
00010c  4460              ADD      r0,r0,r12
                  |L2.270|
;;;821            var32 = var32 >> 12;
00010e  0b00              LSRS     r0,r0,#12
;;;822            if (var32 < 30) var32 = 0;				  //40mV以下清零
000110  281e              CMP      r0,#0x1e
000112  d200              BCS      |L2.278|
000114  2000              MOVS     r0,#0
                  |L2.278|
;;;823            Voltage = var32;
000116  62a8              STR      r0,[r5,#0x28]  ; Run_Control
;;;824            DISS_Voltage=Voltage;
000118  f8d5c028          LDR      r12,[r5,#0x28]  ; Run_Control
00011c  ee00ca90          VMOV     s1,r12
000120  eef80a60          VCVT.F32.U32 s1,s1
;;;825            DISS_Voltage=DISS_Voltage/1000;//计算显示电压
000124  ee801a80          VDIV.F32 s2,s1,s0
000128  ed871a00          VSTR     s2,[r7,#0]
                  |L2.300|
;;;826        }
;;;827        if(DISS_Voltage >= 30)
00012c  f8df82ec          LDR      r8,|L2.1052|
000130  f8d7c000          LDR      r12,[r7,#0]  ; DISS_Voltage
000134  45c4              CMP      r12,r8
000136  db2b              BLT      |L2.400|
;;;828        {
;;;829            if(r_raly == 1)
000138  f896c000          LDRB     r12,[r6,#0]  ; r_raly
00013c  f1bc0f01          CMP      r12,#1
000140  d005              BEQ      |L2.334|
;;;830            {
;;;831                var32 = Vmon1_value;
;;;832            }else if(r_raly == 0){
000142  f896c000          LDRB     r12,[r6,#0]  ; r_raly
000146  f1bc0f00          CMP      r12,#0
00014a  d002              BEQ      |L2.338|
00014c  e003              B        |L2.342|
                  |L2.334|
00014e  6818              LDR      r0,[r3,#0]            ;831  ; Vmon1_value
000150  e001              B        |L2.342|
                  |L2.338|
;;;833                var32 = Vmon1_value + 85;
000152  6818              LDR      r0,[r3,#0]  ; Vmon1_value
000154  3055              ADDS     r0,r0,#0x55
                  |L2.342|
;;;834            }
;;;835            var32 = var32 * REG_CorrectionV2;  
000156  6b93              LDR      r3,[r2,#0x38]  ; Correct_Parametet
000158  4343              MULS     r3,r0,r3
;;;836            if ((Polar & 0x01) == 0x01)		  
00015a  7820              LDRB     r0,[r4,#0]  ; correct_por
00015c  07c0              LSLS     r0,r0,#31
00015e  d007              BEQ      |L2.368|
;;;837            {
;;;838                if (var32 < REG_ReadV_Offset2) 
000160  6b88              LDR      r0,[r1,#0x38]  ; Correct_Strong
000162  4298              CMP      r0,r3
000164  d901              BLS      |L2.362|
;;;839                {
;;;840                    var32 = 0;
000166  2000              MOVS     r0,#0
000168  e004              B        |L2.372|
                  |L2.362|
;;;841                }
;;;842                else var32 = var32 - REG_ReadV_Offset2;
00016a  6b88              LDR      r0,[r1,#0x38]  ; Correct_Strong
00016c  1a18              SUBS     r0,r3,r0
00016e  e001              B        |L2.372|
                  |L2.368|
;;;843            }
;;;844            else var32 = var32 + REG_ReadV_Offset2;
000170  6b88              LDR      r0,[r1,#0x38]  ; Correct_Strong
000172  4418              ADD      r0,r0,r3
                  |L2.372|
;;;845            var32 = var32 >> 12;
000174  0b00              LSRS     r0,r0,#12
;;;846            if (var32 < 30) var32 = 0;				  //40mV以下清零
000176  281e              CMP      r0,#0x1e
000178  d200              BCS      |L2.380|
00017a  2000              MOVS     r0,#0
                  |L2.380|
;;;847            Voltage = var32;
00017c  62a8              STR      r0,[r5,#0x28]  ; Run_Control
;;;848            DISS_Voltage=Voltage;
00017e  6aa8              LDR      r0,[r5,#0x28]  ; Run_Control
000180  ee000a90          VMOV     s1,r0
000184  eef80a60          VCVT.F32.U32 s1,s1
;;;849            DISS_Voltage=DISS_Voltage/1000;//计算显示电压
000188  ee801a80          VDIV.F32 s2,s1,s0
00018c  ed871a00          VSTR     s2,[r7,#0]
                  |L2.400|
;;;850        }
;;;851    	var32 = 0;
;;;852    	/*******************负载测量电流转换**************************************/
;;;853    	var32 = Imon1_value;
000190  48a3              LDR      r0,|L2.1056|
000192  6803              LDR      r3,[r0,#0]  ; Imon1_value
;;;854    	var32 = var32 * REG_Load_A;  
000194  6850              LDR      r0,[r2,#4]  ; Correct_Parametet
000196  4358              MULS     r0,r3,r0
;;;855    	if ((Polar1 & 0x01) == 0x01)		  
000198  7863              LDRB     r3,[r4,#1]  ; correct_por
00019a  07db              LSLS     r3,r3,#31
00019c  d007              BEQ      |L2.430|
;;;856    	{
;;;857    		if (var32 < REG_LoadA_Offset) 
00019e  684b              LDR      r3,[r1,#4]  ; Correct_Strong
0001a0  4283              CMP      r3,r0
0001a2  d901              BLS      |L2.424|
;;;858    		{
;;;859    			var32 = 0;
0001a4  2000              MOVS     r0,#0
0001a6  e004              B        |L2.434|
                  |L2.424|
;;;860    		}
;;;861    		else var32 = var32 - REG_LoadA_Offset;
0001a8  684b              LDR      r3,[r1,#4]  ; Correct_Strong
0001aa  1ac0              SUBS     r0,r0,r3
0001ac  e001              B        |L2.434|
                  |L2.430|
;;;862    	}
;;;863    	else var32 = var32 + REG_LoadA_Offset;
0001ae  684b              LDR      r3,[r1,#4]  ; Correct_Strong
0001b0  4418              ADD      r0,r0,r3
                  |L2.434|
;;;864    	var32 = var32 >> 12;
0001b2  0b00              LSRS     r0,r0,#12
;;;865    	Laod_Current = var32;
0001b4  6328              STR      r0,[r5,#0x30]  ; Run_Control
;;;866    	DISS_Current=Laod_Current;
0001b6  6b28              LDR      r0,[r5,#0x30]  ; Run_Control
0001b8  ee000a90          VMOV     s1,r0
0001bc  4899              LDR      r0,|L2.1060|
0001be  eef80a60          VCVT.F32.U32 s1,s1
;;;867    	DISS_Current=DISS_Current/1000;//计算显示电流
0001c2  ee801a80          VDIV.F32 s2,s1,s0
0001c6  ed801a00          VSTR     s2,[r0,#0]
;;;868    	var32 = 0;	
;;;869    	/*************************负载电压和电流控制转换**************************************/
;;;870    	if(flag_Load_CC==1)
0001ca  4897              LDR      r0,|L2.1064|
;;;871    	{
;;;872    		var32 = SET_Current_Laod;
;;;873    		var32=var32<<12;   
;;;874    		if ((Polar1 & 0x04) == 0)			   
;;;875    		{
;;;876    			if (var32 < SET_LoadA_Offset) var32 = 0;
;;;877    			else var32 = var32 - SET_LoadA_Offset;
;;;878    		}
;;;879    		else var32 = var32 + SET_LoadA_Offset;
;;;880    		var32 = var32/SET_LoadA;
;;;881    		var32=var32>>1;
;;;882    		if(Flag_DAC_OFF==0)
;;;883    		{
;;;884    			Contr_Laod = var32;
0001cc  f8dfc260          LDR      r12,|L2.1072|
0001d0  f04f0300          MOV      r3,#0                 ;768
0001d4  6800              LDR      r0,[r0,#0]            ;870  ; flagD
0001d6  ea5f6800          LSLS     r8,r0,#24             ;870
0001da  4894              LDR      r0,|L2.1068|
0001dc  6807              LDR      r7,[r0,#0]            ;870
0001de  d522              BPL      |L2.550|
0001e0  6928              LDR      r0,[r5,#0x10]         ;872  ; Run_Control
0001e2  0300              LSLS     r0,r0,#12             ;873
0001e4  f8948001          LDRB     r8,[r4,#1]            ;874  ; correct_por
0001e8  ea5f7848          LSLS     r8,r8,#29             ;874
0001ec  d40a              BMI      |L2.516|
0001ee  f8d18008          LDR      r8,[r1,#8]            ;876  ; Correct_Strong
0001f2  4580              CMP      r8,r0                 ;876
0001f4  d901              BLS      |L2.506|
0001f6  2000              MOVS     r0,#0                 ;876
0001f8  e007              B        |L2.522|
                  |L2.506|
0001fa  f8d18008          LDR      r8,[r1,#8]            ;877  ; Correct_Strong
0001fe  eba00008          SUB      r0,r0,r8              ;877
000202  e002              B        |L2.522|
                  |L2.516|
000204  f8d18008          LDR      r8,[r1,#8]            ;879  ; Correct_Strong
000208  4440              ADD      r0,r0,r8              ;879
                  |L2.522|
00020a  f8d28008          LDR      r8,[r2,#8]            ;880  ; Correct_Parametet
00020e  fbb0f0f8          UDIV     r0,r0,r8              ;880
000212  0840              LSRS     r0,r0,#1              ;881
000214  073f              LSLS     r7,r7,#28             ;882
000216  d401              BMI      |L2.540|
000218  f8ac0000          STRH     r0,[r12,#0]
                  |L2.540|
;;;885    		}
;;;886    		if(SET_Current_Laod==0)
00021c  6928              LDR      r0,[r5,#0x10]  ; Run_Control
00021e  bb20              CBNZ     r0,|L2.618|
;;;887    		{
;;;888    			Contr_Laod=0;
000220  f8ac3000          STRH     r3,[r12,#0]
000224  e021              B        |L2.618|
                  |L2.550|
;;;889    		}
;;;890    		var32 = 0;
;;;891    	}
;;;892    	else
;;;893    	{
;;;894    		var32 = SET_Voltage_Laod;
000226  68e8              LDR      r0,[r5,#0xc]  ; Run_Control
;;;895    		var32=var32<<12;   
000228  0300              LSLS     r0,r0,#12
;;;896    		if ((Polar2 & 0x04) == 0)			   
00022a  f8948002          LDRB     r8,[r4,#2]  ; correct_por
00022e  ea5f7848          LSLS     r8,r8,#29
000232  d40a              BMI      |L2.586|
;;;897    		{
;;;898    			if (var32 < SET_LoadA_Offset) var32 = 0;
000234  f8d18008          LDR      r8,[r1,#8]  ; Correct_Strong
000238  4580              CMP      r8,r0
00023a  d901              BLS      |L2.576|
00023c  2000              MOVS     r0,#0
00023e  e007              B        |L2.592|
                  |L2.576|
;;;899    			else var32 = var32 - SET_LoadV_Offset;
000240  f8d18010          LDR      r8,[r1,#0x10]  ; Correct_Strong
000244  eba00008          SUB      r0,r0,r8
000248  e002              B        |L2.592|
                  |L2.586|
;;;900    		}
;;;901    		else var32 = var32 + SET_LoadV_Offset;
00024a  f8d18010          LDR      r8,[r1,#0x10]  ; Correct_Strong
00024e  4440              ADD      r0,r0,r8
                  |L2.592|
;;;902    		var32 = var32/SET_LoadV;
000250  f8d28010          LDR      r8,[r2,#0x10]  ; Correct_Parametet
000254  fbb0f0f8          UDIV     r0,r0,r8
;;;903    		var32=var32>>1;
000258  0840              LSRS     r0,r0,#1
;;;904    		if(Flag_DAC_OFF==0)
00025a  073f              LSLS     r7,r7,#28
00025c  d401              BMI      |L2.610|
;;;905    		{
;;;906    			Contr_Laod = var32;
00025e  f8ac0000          STRH     r0,[r12,#0]
                  |L2.610|
;;;907    		}
;;;908    		if(SET_Voltage_Laod==0)
000262  68e8              LDR      r0,[r5,#0xc]  ; Run_Control
000264  b908              CBNZ     r0,|L2.618|
;;;909    		{
;;;910    			Contr_Laod=0;
000266  f8ac3000          STRH     r3,[r12,#0]
                  |L2.618|
;;;911    		}
;;;912    		var32 = 0;
;;;913    	}
;;;914    /*****************************内阻值转换*******************************************/
;;;915    	var32 = Rmon_value;
00026a  4f72              LDR      r7,|L2.1076|
00026c  8838              LDRH     r0,[r7,#0]  ; Rmon_value
;;;916        if(r_raly == 1)
00026e  7836              LDRB     r6,[r6,#0]  ; r_raly
000270  2e01              CMP      r6,#1
000272  d071              BEQ      |L2.856|
;;;917        {
;;;918            var32 = var32 * REG_CorrectionR;  
;;;919    //         if ((Polar3 & 0x01) == 0x01)		  
;;;920    //         {
;;;921    //             if (var32 < REG_ReadR_Offset) 
;;;922    //             {
;;;923    //                 var32 = 0;
;;;924    //             }
;;;925    //             else var32 = var32 - REG_ReadR_Offset;
;;;926    //         }
;;;927    //        else
;;;928                var32 = var32 - REG_ReadR_Offset;
;;;929            var32 = var32 >> 12;
;;;930            if (var32 < 1)
;;;931            {
;;;932                var32 = 0;				  //去拢
;;;933            }
;;;934            R_VLUE = var32;
;;;935            var32 = 0;
;;;936        }else{
;;;937            var32 = var32 * REG_CorrectionRL;  
000274  6ad6              LDR      r6,[r2,#0x2c]  ; Correct_Parametet
000276  4346              MULS     r6,r0,r6
;;;938    //         if ((Polar3 & 0x01) == 0x01)		  
;;;939    //         {
;;;940    //             if (var32 < REG_ReadRL_Offset) 
;;;941    //             {
;;;942    //                 var32 = 0;
;;;943    //             }
;;;944    //             else var32 = var32 - REG_ReadRL_Offset;
;;;945    //         }
;;;946    //        else
;;;947                var32 = var32 - REG_ReadRL_Offset;
000278  6ac8              LDR      r0,[r1,#0x2c]  ; Correct_Strong
00027a  1a30              SUBS     r0,r6,r0
;;;948            var32 = var32 >> 12;
00027c  0b00              LSRS     r0,r0,#12
;;;949            if (var32 < 1)
;;;950            {
;;;951                var32 = 0;				  //去拢
;;;952            }
;;;953            R_VLUE = var32;
00027e  6368              STR      r0,[r5,#0x34]  ; Run_Control
;;;954            if(R_VLUE > 100)
000280  6b68              LDR      r0,[r5,#0x34]  ; Run_Control
000282  2864              CMP      r0,#0x64
000284  d909              BLS      |L2.666|
;;;955            {
;;;956                var32 = Rmon_value;
000286  883e              LDRH     r6,[r7,#0]  ; Rmon_value
;;;957                var32 = var32 * REG_CorrectionRH;  
000288  6b10              LDR      r0,[r2,#0x30]  ; Correct_Parametet
00028a  4370              MULS     r0,r6,r0
;;;958    //             if ((Polar1 & 0x04) == 0x04)		  
;;;959    //             {
;;;960    //                 if (var32 < REG_ReadRH_Offset) 
;;;961    //                 {
;;;962    //                     var32 = 0;
;;;963    //                 }
;;;964    //                 else var32 = var32 - REG_ReadRH_Offset;
;;;965    //             }
;;;966    //            else
;;;967                    var32 = var32 - REG_ReadRH_Offset;
00028c  6b0e              LDR      r6,[r1,#0x30]  ; Correct_Strong
00028e  1b80              SUBS     r0,r0,r6
;;;968                var32 = var32 >> 12;
000290  0b00              LSRS     r0,r0,#12
;;;969                if (var32 < 5) var32 = 0;				  //40mV去拢
000292  2805              CMP      r0,#5
000294  d200              BCS      |L2.664|
000296  2000              MOVS     r0,#0
                  |L2.664|
;;;970                R_VLUE = var32;
000298  6368              STR      r0,[r5,#0x34]  ; Run_Control
                  |L2.666|
;;;971            }
;;;972            var32 = 0;
;;;973        }
;;;974    	/*****************************稳压电源测量电压转换*******************************************/
;;;975    	var32 = Vmon_value;
00029a  4f67              LDR      r7,|L2.1080|
00029c  883e              LDRH     r6,[r7,#0]  ; Vmon_value
;;;976    	var32 = var32 * REG_POWERV;  
00029e  6a10              LDR      r0,[r2,#0x20]  ; Correct_Parametet
0002a0  4370              MULS     r0,r6,r0
;;;977    // 	if ((Polar5 & 0x01) == 0x01)		  
;;;978    // 	{
;;;979    // 		if (var32 < REG_POWERV_Offset) 
;;;980    // 		{
;;;981    // 			var32 = 0;
;;;982    // 		}
;;;983    // 		else var32 = var32 - REG_POWERV_Offset;
;;;984    // 	}
;;;985    // 	else 
;;;986            var32 = var32 - REG_POWERV_Offset;
0002a2  6a0e              LDR      r6,[r1,#0x20]  ; Correct_Strong
0002a4  1b80              SUBS     r0,r0,r6
;;;987    	var32 = var32 >> 14;
0002a6  0b80              LSRS     r0,r0,#14
;;;988    	if (var32 < 40) var32 = 0;				  //40mV以下清零
0002a8  2828              CMP      r0,#0x28
0002aa  d200              BCS      |L2.686|
0002ac  2000              MOVS     r0,#0
                  |L2.686|
;;;989    	POW_Voltage = var32;
0002ae  6268              STR      r0,[r5,#0x24]  ; Run_Control
;;;990    	DISS_POW_Voltage=POW_Voltage;
0002b0  6a68              LDR      r0,[r5,#0x24]  ; Run_Control
0002b2  f8df8188          LDR      r8,|L2.1084|
0002b6  ee000a90          VMOV     s1,r0
0002ba  eeb81a60          VCVT.F32.U32 s2,s1
;;;991    	DISS_POW_Voltage=DISS_POW_Voltage/100;//计算显示电压
0002be  eddf0a60          VLDR     s1,|L2.1088|
0002c2  eec11a20          VDIV.F32 s3,s2,s1
0002c6  edc81a00          VSTR     s3,[r8,#0]
;;;992        if(POW_Voltage >= 1000)
0002ca  6a68              LDR      r0,[r5,#0x24]  ; Run_Control
0002cc  f44f767a          MOV      r6,#0x3e8
0002d0  42b0              CMP      r0,r6
0002d2  d316              BCC      |L2.770|
;;;993        {
;;;994            var32 = Vmon_value;
0002d4  f8b7c000          LDRH     r12,[r7,#0]  ; Vmon_value
;;;995            var32 = var32 * REG_POWERV1;  
0002d8  6bd0              LDR      r0,[r2,#0x3c]  ; Correct_Parametet
0002da  fb00f00c          MUL      r0,r0,r12
;;;996    //         if ((Polar5 & 0x01) == 0x01)		  
;;;997    //         {
;;;998    //             if (var32 < REG_POWERV_Offset1) 
;;;999    //             {
;;;1000   //                 var32 = 0;
;;;1001   //             }
;;;1002   //             else var32 = var32 - REG_POWERV_Offset1;
;;;1003   //         }
;;;1004   //         else 
;;;1005               var32 = var32 - REG_POWERV_Offset1;
0002de  f8d1c03c          LDR      r12,[r1,#0x3c]  ; Correct_Strong
0002e2  eba0000c          SUB      r0,r0,r12
;;;1006           var32 = var32 >> 14;
0002e6  0b80              LSRS     r0,r0,#14
;;;1007           if (var32 < 40) var32 = 0;				  //40mV去拢
0002e8  2828              CMP      r0,#0x28
0002ea  d200              BCS      |L2.750|
0002ec  2000              MOVS     r0,#0
                  |L2.750|
;;;1008           POW_Voltage = var32;
0002ee  6268              STR      r0,[r5,#0x24]  ; Run_Control
;;;1009           DISS_POW_Voltage=POW_Voltage;
0002f0  6a68              LDR      r0,[r5,#0x24]  ; Run_Control
0002f2  ee010a10          VMOV     s2,r0
0002f6  eeb81a41          VCVT.F32.U32 s2,s2
;;;1010           DISS_POW_Voltage=DISS_POW_Voltage/100;//蹋示支压
0002fa  eec11a20          VDIV.F32 s3,s2,s1
0002fe  edc81a00          VSTR     s3,[r8,#0]
                  |L2.770|
;;;1011       }
;;;1012       if(POW_Voltage >= 3000)
000302  6a68              LDR      r0,[r5,#0x24]  ; Run_Control
000304  f6403cb8          MOV      r12,#0xbb8
000308  4560              CMP      r0,r12
00030a  d312              BCC      |L2.818|
;;;1013       {
;;;1014           var32 = Vmon_value;
00030c  883f              LDRH     r7,[r7,#0]  ; Vmon_value
;;;1015           var32 = var32 * REG_POWERV2;  
00030e  6c10              LDR      r0,[r2,#0x40]  ; Correct_Parametet
000310  4378              MULS     r0,r7,r0
;;;1016   //         if ((Polar5 & 0x01) == 0x01)		  
;;;1017   //         {
;;;1018   //             if (var32 < REG_POWERV_Offset2) 
;;;1019   //             {
;;;1020   //                 var32 = 0;
;;;1021   //             }
;;;1022   //             else var32 = var32 - REG_POWERV_Offset2;
;;;1023   //         }
;;;1024   //         else 
;;;1025               var32 = var32 - REG_POWERV_Offset2;
000312  6c0f              LDR      r7,[r1,#0x40]  ; Correct_Strong
000314  1bc0              SUBS     r0,r0,r7
;;;1026           var32 = var32 >> 14;
000316  0b80              LSRS     r0,r0,#14
;;;1027           if (var32 < 40) var32 = 0;				  //40mV去拢
000318  2828              CMP      r0,#0x28
00031a  d200              BCS      |L2.798|
00031c  2000              MOVS     r0,#0
                  |L2.798|
;;;1028           POW_Voltage = var32;
00031e  6268              STR      r0,[r5,#0x24]  ; Run_Control
;;;1029           DISS_POW_Voltage=POW_Voltage;
000320  6a68              LDR      r0,[r5,#0x24]  ; Run_Control
000322  ee010a10          VMOV     s2,r0
000326  eeb81a41          VCVT.F32.U32 s2,s2
;;;1030           DISS_POW_Voltage=DISS_POW_Voltage/100;//蹋示支压
00032a  eec11a20          VDIV.F32 s3,s2,s1
00032e  edc81a00          VSTR     s3,[r8,#0]
                  |L2.818|
;;;1031       }
;;;1032   	var32 = 0;
;;;1033   /*****************************稳压电源测量电流转换*******************************************/
;;;1034   	var32 = Imon_value;
000332  4844              LDR      r0,|L2.1092|
000334  8807              LDRH     r7,[r0,#0]  ; Imon_value
;;;1035   	if(flag_CC_MODE==1)
000336  4844              LDR      r0,|L2.1096|
;;;1036   	{
;;;1037   		var32 = var32 * REG_POWERA;	   
;;;1038   		if ((Polar4 & 0x01) == 0x01)			   
;;;1039   		{
;;;1040   			if (var32 < REG_POWERA_Offset) var32 = 0;
;;;1041   			else var32 = var32 - REG_POWERA_Offset;
;;;1042   		}
;;;1043   		else
;;;1044   		{
;;;1045   			var32 = var32 + REG_POWERA_Offset;
;;;1046   		}	
;;;1047   		var32 = var32 >> 14;
;;;1048   		Current = var32;;
;;;1049   		DISS_POW_Current=Current;
000338  f8df8110          LDR      r8,|L2.1100|
00033c  6800              LDR      r0,[r0,#0]            ;1035  ; flagE
00033e  0600              LSLS     r0,r0,#24             ;1035
000340  d522              BPL      |L2.904|
000342  6990              LDR      r0,[r2,#0x18]         ;1037  ; Correct_Parametet
000344  4378              MULS     r0,r7,r0              ;1037
000346  7927              LDRB     r7,[r4,#4]            ;1038  ; correct_por
000348  07ff              LSLS     r7,r7,#31             ;1038
00034a  d00f              BEQ      |L2.876|
00034c  698f              LDR      r7,[r1,#0x18]         ;1040  ; Correct_Strong
00034e  4287              CMP      r7,r0                 ;1040
000350  d909              BLS      |L2.870|
000352  2000              MOVS     r0,#0                 ;1040
000354  e00c              B        |L2.880|
000356  e7ff              B        |L2.856|
                  |L2.856|
000358  6956              LDR      r6,[r2,#0x14]         ;918  ; Correct_Parametet
00035a  4346              MULS     r6,r0,r6              ;918
00035c  6948              LDR      r0,[r1,#0x14]         ;928  ; Correct_Strong
00035e  1a30              SUBS     r0,r6,r0              ;928
000360  0b00              LSRS     r0,r0,#12             ;929
000362  6368              STR      r0,[r5,#0x34]         ;934  ; Run_Control
000364  e799              B        |L2.666|
                  |L2.870|
000366  698f              LDR      r7,[r1,#0x18]         ;1041  ; Correct_Strong
000368  1bc0              SUBS     r0,r0,r7              ;1041
00036a  e001              B        |L2.880|
                  |L2.876|
00036c  698f              LDR      r7,[r1,#0x18]         ;1045  ; Correct_Strong
00036e  4438              ADD      r0,r0,r7              ;1045
                  |L2.880|
000370  0b80              LSRS     r0,r0,#14             ;1047
000372  62e8              STR      r0,[r5,#0x2c]         ;1048  ; Run_Control
000374  6ae8              LDR      r0,[r5,#0x2c]  ; Run_Control
000376  ee000a90          VMOV     s1,r0
00037a  eef80a60          VCVT.F32.U32 s1,s1
;;;1050   		DISS_POW_Current=DISS_POW_Current/1000;//计算显示电流
00037e  ee801a80          VDIV.F32 s2,s1,s0
000382  ed881a00          VSTR     s2,[r8,#0]
000386  e019              B        |L2.956|
                  |L2.904|
;;;1051   	}
;;;1052   	else
;;;1053   	{
;;;1054   		var32 = var32 * CON_POWERA;	   
000388  6a90              LDR      r0,[r2,#0x28]  ; Correct_Parametet
00038a  4378              MULS     r0,r7,r0
;;;1055   		if ((Polar3 & 0x04) == 0x04)			   
00038c  78e7              LDRB     r7,[r4,#3]  ; correct_por
00038e  077f              LSLS     r7,r7,#29
000390  d507              BPL      |L2.930|
;;;1056   		{
;;;1057   			if (var32 < CON_POWERA_Offset) var32 = 0;
000392  6a8f              LDR      r7,[r1,#0x28]  ; Correct_Strong
000394  4287              CMP      r7,r0
000396  d901              BLS      |L2.924|
000398  2000              MOVS     r0,#0
00039a  e004              B        |L2.934|
                  |L2.924|
;;;1058   			else var32 = var32 - CON_POWERA_Offset;
00039c  6a8f              LDR      r7,[r1,#0x28]  ; Correct_Strong
00039e  1bc0              SUBS     r0,r0,r7
0003a0  e001              B        |L2.934|
                  |L2.930|
;;;1059   		}
;;;1060   		else
;;;1061   		{
;;;1062   			var32 = var32 + CON_POWERA_Offset;
0003a2  6a8f              LDR      r7,[r1,#0x28]  ; Correct_Strong
0003a4  4438              ADD      r0,r0,r7
                  |L2.934|
;;;1063   		}	
;;;1064   		var32 = var32 >> 14;
0003a6  0b80              LSRS     r0,r0,#14
;;;1065   		Current = var32;;
0003a8  62e8              STR      r0,[r5,#0x2c]  ; Run_Control
;;;1066   		DISS_POW_Current=Current;
0003aa  6ae8              LDR      r0,[r5,#0x2c]  ; Run_Control
0003ac  ee000a90          VMOV     s1,r0
0003b0  eef80a60          VCVT.F32.U32 s1,s1
;;;1067   		DISS_POW_Current=DISS_POW_Current/1000;//计算显示电流
0003b4  ee801a80          VDIV.F32 s2,s1,s0
0003b8  ed881a00          VSTR     s2,[r8,#0]
                  |L2.956|
;;;1068   	}
;;;1069   /**************************稳压电源设置电压转换******************************************/
;;;1070   	var32 = SET_Voltage;
0003bc  6868              LDR      r0,[r5,#4]  ; Run_Control
;;;1071       if(SET_Voltage < 1000)
0003be  f8d58004          LDR      r8,[r5,#4]  ; Run_Control
;;;1072       {
;;;1073           var32=var32<<14;   
;;;1074   //         if ((Polar5 & 0x04) == 0)			   
;;;1075   //         {
;;;1076   //             if (var32 < SET_POWERV_Offset) var32 = 0;
;;;1077   //             else var32 = var32 - SET_POWERV_Offset;
;;;1078   //         }
;;;1079   //         else 
;;;1080               var32 = var32 + SET_POWERV_Offset;
;;;1081           var32 = var32/SET_POWERV;
;;;1082           var32=var32>>1;
;;;1083           Contr_Voltage = var32;
0003c2  4f23              LDR      r7,|L2.1104|
0003c4  45b0              CMP      r8,r6                 ;1071
0003c6  d20b              BCS      |L2.992|
0003c8  0380              LSLS     r0,r0,#14             ;1073
0003ca  6a4e              LDR      r6,[r1,#0x24]         ;1080  ; Correct_Strong
0003cc  4430              ADD      r0,r0,r6              ;1080
0003ce  6a56              LDR      r6,[r2,#0x24]         ;1081  ; Correct_Parametet
0003d0  fbb0f0f6          UDIV     r0,r0,r6              ;1081
0003d4  0840              LSRS     r0,r0,#1              ;1082
0003d6  8038              STRH     r0,[r7,#0]
;;;1084           if(SET_Voltage==0)
0003d8  6868              LDR      r0,[r5,#4]  ; Run_Control
0003da  bbd8              CBNZ     r0,|L2.1108|
;;;1085           {
;;;1086               Contr_Voltage=0;
0003dc  803b              STRH     r3,[r7,#0]
0003de  e04c              B        |L2.1146|
                  |L2.992|
;;;1087           }
;;;1088       }else if(SET_Voltage >= 1000 && SET_Voltage < 3000){
0003e0  f8d58004          LDR      r8,[r5,#4]  ; Run_Control
0003e4  45b0              CMP      r8,r6
0003e6  d33a              BCC      |L2.1118|
0003e8  686e              LDR      r6,[r5,#4]  ; Run_Control
0003ea  4566              CMP      r6,r12
0003ec  d237              BCS      |L2.1118|
;;;1089           var32=var32<<14;   
0003ee  0380              LSLS     r0,r0,#14
;;;1090   //         if ((Polar5 & 0x04) == 0)			   
;;;1091   //         {
;;;1092   //             if (var32 < SET_POWERV_Offset1) var32 = 0;
;;;1093   //             else var32 = var32 - SET_POWERV_Offset1;
;;;1094   //         }
;;;1095   //         else 
;;;1096               var32 = var32 + SET_POWERV_Offset1;
0003f0  6cce              LDR      r6,[r1,#0x4c]  ; Correct_Strong
0003f2  4430              ADD      r0,r0,r6
;;;1097           var32 = var32/SET_POWERV1;
0003f4  6cd6              LDR      r6,[r2,#0x4c]  ; Correct_Parametet
0003f6  fbb0f0f6          UDIV     r0,r0,r6
;;;1098           var32=var32>>1;
0003fa  0840              LSRS     r0,r0,#1
;;;1099           Contr_Voltage = var32;
0003fc  8038              STRH     r0,[r7,#0]
;;;1100           if(SET_Voltage==0)
0003fe  e02a              B        |L2.1110|
                  |L2.1024|
                          DCD      r_raly
                  |L2.1028|
                          DCD      Vmon1_value
                  |L2.1032|
                          DCD      ||.bss||
                  |L2.1036|
                          DCD      ||area_number.8||+0x1c
                  |L2.1040|
                          DCD      DISS_Voltage
                  |L2.1044|
000414  447a0000          DCFS     0x447a0000 ; 1000
                  |L2.1048|
                          DCD      0x41200000
                  |L2.1052|
                          DCD      0x41f00000
                  |L2.1056|
                          DCD      Imon1_value
                  |L2.1060|
                          DCD      DISS_Current
                  |L2.1064|
                          DCD      flagD
                  |L2.1068|
                          DCD      flagB
                  |L2.1072|
                          DCD      Contr_Laod
                  |L2.1076|
                          DCD      Rmon_value
                  |L2.1080|
                          DCD      Vmon_value
                  |L2.1084|
                          DCD      DISS_POW_Voltage
                  |L2.1088|
000440  42c80000          DCFS     0x42c80000 ; 100
                  |L2.1092|
                          DCD      Imon_value
                  |L2.1096|
                          DCD      flagE
                  |L2.1100|
                          DCD      DISS_POW_Current
                  |L2.1104|
                          DCD      Contr_Voltage
                  |L2.1108|
000454  e011              B        |L2.1146|
                  |L2.1110|
000456  6868              LDR      r0,[r5,#4]  ; Run_Control
000458  b978              CBNZ     r0,|L2.1146|
;;;1101           {
;;;1102               Contr_Voltage=0;
00045a  803b              STRH     r3,[r7,#0]
00045c  e00d              B        |L2.1146|
                  |L2.1118|
;;;1103           }
;;;1104       }else if(SET_Voltage >= 3000){
00045e  686e              LDR      r6,[r5,#4]  ; Run_Control
000460  4566              CMP      r6,r12
000462  d30a              BCC      |L2.1146|
;;;1105           var32=var32<<14;   
000464  0380              LSLS     r0,r0,#14
;;;1106   //         if ((Polar5 & 0x04) == 0)			   
;;;1107   //         {
;;;1108   //             if (var32 < SET_POWERV_Offset2) var32 = 0;
;;;1109   //             else var32 = var32 - SET_POWERV_Offset2;
;;;1110   //         }
;;;1111   //         else 
;;;1112               var32 = var32 + SET_POWERV_Offset2;
000466  6d0e              LDR      r6,[r1,#0x50]  ; Correct_Strong
000468  4430              ADD      r0,r0,r6
;;;1113           var32 = var32/SET_POWERV2;
00046a  6d16              LDR      r6,[r2,#0x50]  ; Correct_Parametet
00046c  fbb0f0f6          UDIV     r0,r0,r6
;;;1114           var32=var32>>1;
000470  0840              LSRS     r0,r0,#1
;;;1115           Contr_Voltage = var32;
000472  8038              STRH     r0,[r7,#0]
;;;1116           if(SET_Voltage==0)
000474  6868              LDR      r0,[r5,#4]  ; Run_Control
000476  b900              CBNZ     r0,|L2.1146|
;;;1117           {
;;;1118               Contr_Voltage=0;
000478  803b              STRH     r3,[r7,#0]
                  |L2.1146|
;;;1119           }
;;;1120       }
;;;1121   	
;;;1122   	var32 = 0;
;;;1123   /**************************稳压电源设置电流转换**************************************/
;;;1124   	var32 = SET_Current;
00047a  68a8              LDR      r0,[r5,#8]  ; Run_Control
;;;1125   	var32=var32<<14;   
00047c  0380              LSLS     r0,r0,#14
;;;1126   	if ((Polar4 & 0x04) == 0)			   
00047e  7924              LDRB     r4,[r4,#4]  ; correct_por
000480  0764              LSLS     r4,r4,#29
000482  d407              BMI      |L2.1172|
;;;1127   	{
;;;1128   		if (var32 < SET_POWERA_Offset) var32 = 0;
000484  69cc              LDR      r4,[r1,#0x1c]  ; Correct_Strong
000486  4284              CMP      r4,r0
000488  d901              BLS      |L2.1166|
00048a  2000              MOVS     r0,#0
00048c  e004              B        |L2.1176|
                  |L2.1166|
;;;1129   		else var32 = var32 - SET_POWERA_Offset;
00048e  69c9              LDR      r1,[r1,#0x1c]  ; Correct_Strong
000490  1a40              SUBS     r0,r0,r1
000492  e001              B        |L2.1176|
                  |L2.1172|
;;;1130   	}
;;;1131   	else var32 = var32 + SET_POWERA_Offset;
000494  69c9              LDR      r1,[r1,#0x1c]  ; Correct_Strong
000496  4408              ADD      r0,r0,r1
                  |L2.1176|
;;;1132   	var32 = var32/SET_POWERA;
000498  69d1              LDR      r1,[r2,#0x1c]  ; Correct_Parametet
00049a  fbb0f0f1          UDIV     r0,r0,r1
;;;1133   	var32=var32>>1;
00049e  0840              LSRS     r0,r0,#1
;;;1134   	Contr_Current = var32;
0004a0  4903              LDR      r1,|L2.1200|
0004a2  8008              STRH     r0,[r1,#0]
;;;1135   	if(SET_Current==0)
0004a4  68a8              LDR      r0,[r5,#8]  ; Run_Control
0004a6  2800              CMP      r0,#0
0004a8  d100              BNE      |L2.1196|
;;;1136   	{
;;;1137   		Contr_Current=0;
0004aa  800b              STRH     r3,[r1,#0]
                  |L2.1196|
;;;1138   	}
;;;1139   	
;;;1140   	var32 = 0;
;;;1141   }
0004ac  e8bd81f0          POP      {r4-r8,pc}
;;;1142   /********************************************************************************
                          ENDP

                  |L2.1200|
                          DCD      Contr_Current

                          AREA ||i.UART_Action||, CODE, READONLY, ALIGN=2

                  UART_Action PROC
;;;45     //===========================MODBUS协议=============================//
;;;46     void UART_Action(void)
000000  e92d5ff0          PUSH     {r4-r12,lr}
;;;47     {//RUT??ú
;;;48     	//ADDR  ???  ??????????   ??????????  ?????????   ????????  CRC? CRC?
;;;49     	//????úADDR ??? ???????  ???  ??? ..... CRC?  CRC?
;;;50     	if (g_tModS.RxBuf[0] == ADDR)
000004  4cfe              LDR      r4,|L3.1024|
000006  4eff              LDR      r6,|L3.1028|
000008  7820              LDRB     r0,[r4,#0]  ; g_tModS
00000a  7871              LDRB     r1,[r6,#1]  ; ADDR
;;;51     	{
;;;52     		if (g_tModS.RxBuf[1] == (0x03))	//??3 ???   
;;;53     		{																		 
;;;54     			vu8 i;
;;;55     			vu16 crc_result;
;;;56     			crc_result = (g_tModS.RxBuf[6] << 8) + g_tModS.RxBuf[7];
;;;57     			if ((crc_result == Hardware_CRC(g_tModS.RxBuf,6)) ||(crc_result == 0) )
;;;58     			{
;;;59     				if (g_tModS.RxBuf[3] < 0x07)    								//?????????Χ?
;;;60     				{
;;;61     					if ((g_tModS.RxBuf[3] + g_tModS.RxBuf[5]) < 0x0F)		//??????????????????Χ?
;;;62     					{							
;;;63     						UART_Buffer_Send[0] = ADDR;
00000c  4ffe              LDR      r7,|L3.1032|
;;;64     						UART_Buffer_Send[1] = 0x03;
;;;65     						UART_Buffer_Send[2] = g_tModS.RxBuf[5]*2;
;;;66     						for (i=0;i<UART_Buffer_Send[2];i++)
;;;67     						{
;;;68     							if ((i % 2) == 0) UART_Buffer_Send[3 + i] = Run_Control[g_tModS.RxBuf[3] + i / 2] >> 8;
;;;69     							else UART_Buffer_Send[3 + i] = Run_Control[g_tModS.RxBuf[3] + i / 2];														
;;;70     						}
;;;71     						crc_result = Hardware_CRC(UART_Buffer_Send,UART_Buffer_Send[2] + 3);
;;;72     						UART_Buffer_Send[3 + UART_Buffer_Send[2]] = crc_result >> 8;
;;;73     						UART_Buffer_Send[4 + UART_Buffer_Send[2]] = crc_result;
;;;74     						Transmit_BUFFERsize = UART_Buffer_Send[2] + 5;
00000e  f8dfa3fc          LDR      r10,|L3.1036|
;;;75     						UART_SEND_flag=1;
000012  f8df83fc          LDR      r8,|L3.1040|
000016  f8df93fc          LDR      r9,|L3.1044|
00001a  4288              CMP      r0,r1                 ;50
00001c  d142              BNE      |L3.164|
00001e  7860              LDRB     r0,[r4,#1]            ;52  ; g_tModS
000020  2803              CMP      r0,#3                 ;52
000022  d13f              BNE      |L3.164|
000024  79e0              LDRB     r0,[r4,#7]            ;56  ; g_tModS
000026  79a1              LDRB     r1,[r4,#6]            ;56  ; g_tModS
000028  eb002001          ADD      r0,r0,r1,LSL #8       ;56
00002c  b285              UXTH     r5,r0                 ;56
00002e  2106              MOVS     r1,#6                 ;57
000030  4620              MOV      r0,r4                 ;57
000032  f7fffffe          BL       Hardware_CRC
000036  42a8              CMP      r0,r5                 ;57
000038  d000              BEQ      |L3.60|
00003a  bb9d              CBNZ     r5,|L3.164|
                  |L3.60|
00003c  78e1              LDRB     r1,[r4,#3]            ;59  ; g_tModS
00003e  2907              CMP      r1,#7                 ;59
000040  d230              BCS      |L3.164|
000042  7960              LDRB     r0,[r4,#5]            ;61  ; g_tModS
000044  180a              ADDS     r2,r1,r0              ;61
000046  2a0f              CMP      r2,#0xf               ;61
000048  d22c              BCS      |L3.164|
00004a  7872              LDRB     r2,[r6,#1]            ;63  ; ADDR
00004c  703a              STRB     r2,[r7,#0]            ;63
00004e  2203              MOVS     r2,#3                 ;64
000050  707a              STRB     r2,[r7,#1]            ;64
000052  0040              LSLS     r0,r0,#1              ;65
000054  70b8              STRB     r0,[r7,#2]            ;65
000056  2000              MOVS     r0,#0                 ;66
000058  e009              B        |L3.110|
                  |L3.90|
00005a  07c2              LSLS     r2,r0,#31             ;68
00005c  d037              BEQ      |L3.206|
00005e  eb010250          ADD      r2,r1,r0,LSR #1       ;69
000062  f8592022          LDR      r2,[r9,r2,LSL #2]     ;69
000066  183b              ADDS     r3,r7,r0              ;69
000068  70da              STRB     r2,[r3,#3]            ;69
                  |L3.106|
00006a  1c40              ADDS     r0,r0,#1              ;66
00006c  b2c0              UXTB     r0,r0                 ;66
                  |L3.110|
00006e  78ba              LDRB     r2,[r7,#2]            ;66  ; UART_Buffer_Send
000070  4282              CMP      r2,r0                 ;66
000072  d8f2              BHI      |L3.90|
000074  78b8              LDRB     r0,[r7,#2]            ;71  ; UART_Buffer_Send
000076  1cc0              ADDS     r0,r0,#3              ;71
000078  b2c1              UXTB     r1,r0                 ;71
00007a  48e3              LDR      r0,|L3.1032|
00007c  f7fffffe          BL       Hardware_CRC
000080  78bb              LDRB     r3,[r7,#2]            ;72  ; UART_Buffer_Send
000082  0a02              LSRS     r2,r0,#8              ;72
000084  49e0              LDR      r1,|L3.1032|
000086  1cc9              ADDS     r1,r1,#3              ;72
000088  545a              STRB     r2,[r3,r1]            ;72
00008a  78ba              LDRB     r2,[r7,#2]            ;73  ; UART_Buffer_Send
00008c  1c49              ADDS     r1,r1,#1              ;73
00008e  5450              STRB     r0,[r2,r1]            ;73
000090  78b8              LDRB     r0,[r7,#2]            ;74  ; UART_Buffer_Send
000092  1d40              ADDS     r0,r0,#5              ;74
000094  f88a0000          STRB     r0,[r10,#0]           ;74
000098  f8d80000          LDR      r0,[r8,#0]  ; flagA
00009c  f0400010          ORR      r0,r0,#0x10
0000a0  f8c80000          STR      r0,[r8,#0]  ; flagA
                  |L3.164|
;;;76     					}
;;;77     				}
;;;78     			}	
;;;79     		}
;;;80     	} 
;;;81     //===============================д???=================================
;;;82     	if ((g_tModS.RxBuf[0] == 0) || (g_tModS.RxBuf[0] == ADDR) || (g_tModS.RxBuf[0] == ((ADDR-1)/4+100)))	 
0000a4  7821              LDRB     r1,[r4,#0]  ; g_tModS
0000a6  b161              CBZ      r1,|L3.194|
0000a8  7870              LDRB     r0,[r6,#1]  ; ADDR
0000aa  4281              CMP      r1,r0
0000ac  d009              BEQ      |L3.194|
0000ae  7870              LDRB     r0,[r6,#1]  ; ADDR
0000b0  1e40              SUBS     r0,r0,#1
0000b2  17c2              ASRS     r2,r0,#31
0000b4  eb007092          ADD      r0,r0,r2,LSR #30
0000b8  2264              MOVS     r2,#0x64
0000ba  eb0200a0          ADD      r0,r2,r0,ASR #2
0000be  4288              CMP      r0,r1
0000c0  d179              BNE      |L3.438|
                  |L3.194|
;;;83     	{
;;;84     		vu8 var8;
;;;85     		vu8 a=0;
;;;86     		vu16 var16;
;;;87     		vu16 crc_result;
;;;88     //=========================????6 д?????===========================
;;;89     		if (g_tModS.RxBuf[1] == 6)                                 //???????ˇ????6
0000c2  7860              LDRB     r0,[r4,#1]  ; g_tModS
;;;90     		{
;;;91     			if (g_tModS.RxBuf[3] < 0x05)							  //????д???ˇ???д?Χ?
;;;92     			{
;;;93     				crc_result = (g_tModS.RxBuf[6] << 8) + g_tModS.RxBuf[7];
;;;94     				if ((crc_result == Hardware_CRC(g_tModS.RxBuf,6)) ||(crc_result == 0) )		  //??CRC
;;;95     				{
;;;96     					var16 = (g_tModS.RxBuf[4] << 8) + g_tModS.RxBuf[5];	//?5 6?????д????
;;;97     					var8 = g_tModS.RxBuf[3];	        						//?3 4?????д????
;;;98     					Run_Control[var8] = var16;			    //???д??????
;;;99     
;;;100    					if (g_tModS.RxBuf[0] == ADDR)							//??????????
;;;101    					{
;;;102    						for (a=0;a<8;a++)
;;;103    						{UART_Buffer_Send[a] = g_tModS.RxBuf[a];}
;;;104    						Transmit_BUFFERsize = 8;						//??????ì???CRC
0000c4  f04f0b08          MOV      r11,#8
0000c8  2806              CMP      r0,#6                 ;89
0000ca  d008              BEQ      |L3.222|
0000cc  e032              B        |L3.308|
                  |L3.206|
0000ce  eb010250          ADD      r2,r1,r0,LSR #1       ;68
0000d2  f8592022          LDR      r2,[r9,r2,LSL #2]     ;68
0000d6  0a12              LSRS     r2,r2,#8              ;68
0000d8  183b              ADDS     r3,r7,r0              ;68
0000da  70da              STRB     r2,[r3,#3]            ;68
0000dc  e7c5              B        |L3.106|
                  |L3.222|
0000de  78e0              LDRB     r0,[r4,#3]            ;91  ; g_tModS
0000e0  2805              CMP      r0,#5                 ;91
0000e2  d227              BCS      |L3.308|
0000e4  79e0              LDRB     r0,[r4,#7]            ;93  ; g_tModS
0000e6  79a1              LDRB     r1,[r4,#6]            ;93  ; g_tModS
0000e8  eb002001          ADD      r0,r0,r1,LSL #8       ;93
0000ec  b285              UXTH     r5,r0                 ;93
0000ee  2106              MOVS     r1,#6                 ;94
0000f0  48c3              LDR      r0,|L3.1024|
0000f2  f7fffffe          BL       Hardware_CRC
0000f6  42a8              CMP      r0,r5                 ;94
0000f8  d000              BEQ      |L3.252|
0000fa  b9dd              CBNZ     r5,|L3.308|
                  |L3.252|
0000fc  7960              LDRB     r0,[r4,#5]            ;96  ; g_tModS
0000fe  7921              LDRB     r1,[r4,#4]            ;96  ; g_tModS
000100  eb002001          ADD      r0,r0,r1,LSL #8       ;96
000104  b280              UXTH     r0,r0                 ;96
000106  78e1              LDRB     r1,[r4,#3]            ;97  ; g_tModS
000108  f8490021          STR      r0,[r9,r1,LSL #2]     ;98
00010c  7820              LDRB     r0,[r4,#0]            ;100  ; g_tModS
00010e  7871              LDRB     r1,[r6,#1]            ;100  ; ADDR
000110  4288              CMP      r0,r1                 ;100
000112  d10f              BNE      |L3.308|
000114  2000              MOVS     r0,#0                 ;102
000116  e003              B        |L3.288|
                  |L3.280|
000118  5c21              LDRB     r1,[r4,r0]            ;103
00011a  5439              STRB     r1,[r7,r0]            ;103
00011c  1c40              ADDS     r0,r0,#1              ;102
00011e  b2c0              UXTB     r0,r0                 ;102
                  |L3.288|
000120  2808              CMP      r0,#8                 ;102
000122  d3f9              BCC      |L3.280|
000124  f88ab000          STRB     r11,[r10,#0]
;;;105    						UART_SEND_flag=1;
000128  f8d80000          LDR      r0,[r8,#0]  ; flagA
00012c  f0400010          ORR      r0,r0,#0x10
000130  f8c80000          STR      r0,[r8,#0]  ; flagA
                  |L3.308|
;;;106    					}
;;;107    				}
;;;108    			}
;;;109    		}
;;;110    //=======================================??ˇ??16ìlд???===========================================
;;;111    //???16??:
;;;112    //     ?? ?? д??????  д?????? д????  д???? д????  ??? ??? ......CRC? CRC?
;;;113    //??????:
;;;114    //     ?? ?? д??????  д??????  д????? д?????  CRC?  CRC? 
;;;115    		if (g_tModS.RxBuf[1] == 16)										  
000134  7860              LDRB     r0,[r4,#1]  ; g_tModS
000136  2810              CMP      r0,#0x10
000138  d13d              BNE      |L3.438|
;;;116    		{	
;;;117    			if ((g_tModS.RxBuf[6] == 6) && (g_tModS.RxBuf[3] == 0x00))	//??lд??????
00013a  79a0              LDRB     r0,[r4,#6]  ; g_tModS
00013c  2806              CMP      r0,#6
00013e  d13a              BNE      |L3.438|
000140  78e0              LDRB     r0,[r4,#3]  ; g_tModS
000142  bbc0              CBNZ     r0,|L3.438|
;;;118    			{
;;;119    				crc_result = (g_tModS.RxBuf[13] << 8) + g_tModS.RxBuf[14];
000144  7ba1              LDRB     r1,[r4,#0xe]  ; g_tModS
000146  7b60              LDRB     r0,[r4,#0xd]  ; g_tModS
000148  eb012000          ADD      r0,r1,r0,LSL #8
00014c  b285              UXTH     r5,r0
;;;120    				if ((crc_result == Hardware_CRC(g_tModS.RxBuf,13)) ||(crc_result == 0) )	   //??CRC
00014e  210d              MOVS     r1,#0xd
000150  48ab              LDR      r0,|L3.1024|
000152  f7fffffe          BL       Hardware_CRC
000156  42a8              CMP      r0,r5
000158  d000              BEQ      |L3.348|
00015a  bb65              CBNZ     r5,|L3.438|
                  |L3.348|
;;;121    				{												
;;;122    					for (var8=0;var8<3;var8++) Run_Control[var8] = (g_tModS.RxBuf[var8*2+7] << 8) + g_tModS.RxBuf[var8*2+8];
00015c  2000              MOVS     r0,#0
00015e  e009              B        |L3.372|
                  |L3.352|
000160  eb040140          ADD      r1,r4,r0,LSL #1
000164  7a0a              LDRB     r2,[r1,#8]
000166  79c9              LDRB     r1,[r1,#7]
000168  eb022101          ADD      r1,r2,r1,LSL #8
00016c  f8491020          STR      r1,[r9,r0,LSL #2]
000170  1c40              ADDS     r0,r0,#1
000172  b2c0              UXTB     r0,r0
                  |L3.372|
000174  2803              CMP      r0,#3
000176  d3f3              BCC      |L3.352|
;;;123    
;;;124    					if (g_tModS.RxBuf[0] == ADDR)					  //?????????
000178  7820              LDRB     r0,[r4,#0]  ; g_tModS
00017a  7871              LDRB     r1,[r6,#1]  ; ADDR
00017c  4288              CMP      r0,r1
00017e  d11a              BNE      |L3.438|
;;;125    					{
;;;126    						UART_Buffer_Send[0] = ADDR;
000180  7870              LDRB     r0,[r6,#1]  ; ADDR
000182  7038              STRB     r0,[r7,#0]
;;;127    						UART_Buffer_Send[1] = 16;
000184  2010              MOVS     r0,#0x10
000186  7078              STRB     r0,[r7,#1]
;;;128    						UART_Buffer_Send[2] = g_tModS.RxBuf[2];
000188  78a0              LDRB     r0,[r4,#2]  ; g_tModS
00018a  70b8              STRB     r0,[r7,#2]
;;;129    						UART_Buffer_Send[3] = g_tModS.RxBuf[3];
00018c  78e0              LDRB     r0,[r4,#3]  ; g_tModS
00018e  70f8              STRB     r0,[r7,#3]
;;;130    						UART_Buffer_Send[4] = g_tModS.RxBuf[4];
000190  7920              LDRB     r0,[r4,#4]  ; g_tModS
000192  7138              STRB     r0,[r7,#4]
;;;131    						UART_Buffer_Send[5] = g_tModS.RxBuf[5];
000194  7960              LDRB     r0,[r4,#5]  ; g_tModS
000196  7178              STRB     r0,[r7,#5]
;;;132    						crc_result = Hardware_CRC(UART_Buffer_Send,6);	 //??CRC?
000198  2106              MOVS     r1,#6
00019a  489b              LDR      r0,|L3.1032|
00019c  f7fffffe          BL       Hardware_CRC
;;;133    						UART_Buffer_Send[6] = crc_result>>8;
0001a0  0a01              LSRS     r1,r0,#8
0001a2  71b9              STRB     r1,[r7,#6]
;;;134    						UART_Buffer_Send[7] = crc_result;				 
0001a4  71f8              STRB     r0,[r7,#7]
;;;135    						Transmit_BUFFERsize = 8;					     //?????????
0001a6  f88ab000          STRB     r11,[r10,#0]
;;;136    						UART_SEND_flag=1;
0001aa  f8d80000          LDR      r0,[r8,#0]  ; flagA
0001ae  f0400010          ORR      r0,r0,#0x10
0001b2  f8c80000          STR      r0,[r8,#0]  ; flagA
                  |L3.438|
;;;137    					}
;;;138    				}
;;;139    			}			 
;;;140    		}
;;;141    	}
;;;142    /*************************************???У???**************************************************************************/
;;;143    	if (((g_tModS.RxBuf[0] == 0x01)&&(g_tModS.RxBuf[2] == 0xA5))||(flag_ADJ_ON==1))			   //??У?
0001b6  7820              LDRB     r0,[r4,#0]  ; g_tModS
0001b8  f8df925c          LDR      r9,|L3.1048|
0001bc  2801              CMP      r0,#1
0001be  d102              BNE      |L3.454|
0001c0  78a0              LDRB     r0,[r4,#2]  ; g_tModS
0001c2  28a5              CMP      r0,#0xa5
0001c4  d003              BEQ      |L3.462|
                  |L3.454|
0001c6  f8d90000          LDR      r0,[r9,#0]  ; flagF
0001ca  0780              LSLS     r0,r0,#30
0001cc  d57e              BPL      |L3.716|
                  |L3.462|
;;;144    	{ 
;;;145    		if(g_tModS.RxBuf[1] == 0x01)
0001ce  7860              LDRB     r0,[r4,#1]  ; g_tModS
;;;146    		{
;;;147    			flag_ADJ_VL=0;
;;;148    			Modify_A_READ = Vmon1_value;//????
0001d0  f8dfb248          LDR      r11,|L3.1052|
0001d4  46a2              MOV      r10,r4                ;145
0001d6  2801              CMP      r0,#1                 ;145
0001d8  d10f              BNE      |L3.506|
0001da  f8d91000          LDR      r1,[r9,#0]            ;147  ; flagF
0001de  f0210104          BIC      r1,r1,#4              ;147
0001e2  f8c91000          STR      r1,[r9,#0]            ;147  ; flagF
0001e6  f8db1000          LDR      r1,[r11,#0]  ; Vmon1_value
0001ea  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;149    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0001ec  f89a1004          LDRB     r1,[r10,#4]  ; g_tModS
0001f0  f89a2003          LDRB     r2,[r10,#3]  ; g_tModS
0001f4  eb012102          ADD      r1,r1,r2,LSL #8
0001f8  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.506|
;;;150    		}
;;;151    		if (g_tModS.RxBuf[1] == 0x02)			   //???У???
;;;152    		{
;;;153    			vu32 var16;
;;;154    			vu32 var32a;
;;;155    			vu32 var32b;
;;;156    			
;;;157    			vu32 var16a;
;;;158    			vu32 var32c;
;;;159    			vu32 var32d;
;;;160    			Modify_B_READ =Vmon1_value;//????
;;;161    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
;;;162    			var32a = Modify_B_ACT;
;;;163    			var32a = var32a - Modify_A_ACT;
;;;164    			var32a = var32a << 12;
;;;165    			var16 = Modify_B_READ - Modify_A_READ;
;;;166    			var32a = var32a / var16;
;;;167    			REG_CorrectionV = var32a;
0001fa  f8df8218          LDR      r8,|L3.1044|
;;;168    			var32a=0;
;;;169    			var32a = Modify_B_ACT;
;;;170    			var32a = var32a << 12;
;;;171    			var32b = Modify_B_READ;
;;;172    			var32b = var32b * REG_CorrectionV;
;;;173    			if (var32a < var32b)
;;;174    			{
;;;175    				var32b = var32b - var32a;
;;;176    				REG_ReadV_Offset = var32b;
;;;177    				Polar |= 0x01;
0001fe  4c81              LDR      r4,|L3.1028|
000200  f1a808a8          SUB      r8,r8,#0xa8           ;167
000204  341c              ADDS     r4,r4,#0x1c
;;;178    			}
;;;179    			else 
;;;180    			{
;;;181    				var32a = var32a - var32b;
;;;182    				REG_ReadV_Offset = var32a;
;;;183    				Polar &= ~0x01;
;;;184    			}			
;;;185    			Flash_Write_all();	//??д?FLASH
;;;186    			Flag_DAC_OFF=0;
000206  4f86              LDR      r7,|L3.1056|
000208  f1080554          ADD      r5,r8,#0x54           ;176
00020c  2802              CMP      r0,#2                 ;151
00020e  d12f              BNE      |L3.624|
000210  f8db0000          LDR      r0,[r11,#0]           ;160  ; Vmon1_value
000214  6130              STR      r0,[r6,#0x10]         ;160  ; Modify_B_READ
000216  f89a0004          LDRB     r0,[r10,#4]           ;161  ; g_tModS
00021a  f89a1003          LDRB     r1,[r10,#3]           ;161  ; g_tModS
00021e  eb002001          ADD      r0,r0,r1,LSL #8       ;161
000222  61b0              STR      r0,[r6,#0x18]         ;161  ; Modify_B_ACT
000224  69b0              LDR      r0,[r6,#0x18]         ;162  ; Modify_B_ACT
000226  68f1              LDR      r1,[r6,#0xc]          ;163  ; Modify_A_ACT
000228  1a40              SUBS     r0,r0,r1              ;163
00022a  0301              LSLS     r1,r0,#12             ;164
00022c  6930              LDR      r0,[r6,#0x10]         ;165  ; Modify_B_READ
00022e  6872              LDR      r2,[r6,#4]            ;165  ; Modify_A_READ
000230  1a80              SUBS     r0,r0,r2              ;165
000232  fbb1f0f0          UDIV     r0,r1,r0              ;166
000236  f8c80000          STR      r0,[r8,#0]            ;167  ; Correct_Parametet
00023a  69b0              LDR      r0,[r6,#0x18]         ;169  ; Modify_B_ACT
00023c  0301              LSLS     r1,r0,#12             ;170
00023e  6932              LDR      r2,[r6,#0x10]         ;171  ; Modify_B_READ
000240  f8d80000          LDR      r0,[r8,#0]            ;172  ; Correct_Parametet
000244  4350              MULS     r0,r2,r0              ;172
000246  4281              CMP      r1,r0                 ;173
000248  d206              BCS      |L3.600|
00024a  1a40              SUBS     r0,r0,r1              ;175
00024c  6028              STR      r0,[r5,#0]            ;176  ; Correct_Strong
00024e  7820              LDRB     r0,[r4,#0]            ;177  ; correct_por
000250  f0400001          ORR      r0,r0,#1              ;177
000254  7020              STRB     r0,[r4,#0]            ;177
000256  e005              B        |L3.612|
                  |L3.600|
000258  1a08              SUBS     r0,r1,r0              ;181
00025a  6028              STR      r0,[r5,#0]            ;182  ; Correct_Strong
00025c  7820              LDRB     r0,[r4,#0]            ;183  ; correct_por
00025e  f0200001          BIC      r0,r0,#1              ;183
000262  7020              STRB     r0,[r4,#0]            ;183
                  |L3.612|
000264  f7fffffe          BL       Flash_Write_all
000268  6838              LDR      r0,[r7,#0]  ; flagB
00026a  f0200008          BIC      r0,r0,#8
00026e  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.624|
;;;187    		}
;;;188    		
;;;189    		
;;;190    /************************************???・????У?*****************************************************************/
;;;191    		if (g_tModS.RxBuf[1] == 0x03)			   //CC??У?
000270  4651              MOV      r1,r10
000272  f89a0001          LDRB     r0,[r10,#1]  ; g_tModS
;;;192    		{
;;;193    			Modify_A_READ = Imon1_value;//
000276  4a6b              LDR      r2,|L3.1060|
;;;194    			Modify_C_READ = Contr_Laod;//
000278  f8dfa1ac          LDR      r10,|L3.1064|
00027c  2803              CMP      r0,#3                 ;191
00027e  d10e              BNE      |L3.670|
000280  6813              LDR      r3,[r2,#0]            ;193  ; Imon1_value
000282  6073              STR      r3,[r6,#4]            ;193  ; Modify_A_READ
000284  f8ba3000          LDRH     r3,[r10,#0]  ; Contr_Laod
000288  60b3              STR      r3,[r6,#8]  ; Modify_C_READ
;;;195    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00028a  790b              LDRB     r3,[r1,#4]  ; g_tModS
00028c  f891c003          LDRB     r12,[r1,#3]  ; g_tModS
000290  eb03230c          ADD      r3,r3,r12,LSL #8
000294  60f3              STR      r3,[r6,#0xc]  ; Modify_A_ACT
;;;196    			Flag_DAC_OFF=1;//
000296  683b              LDR      r3,[r7,#0]  ; flagB
000298  f0430308          ORR      r3,r3,#8
00029c  603b              STR      r3,[r7,#0]  ; flagB
                  |L3.670|
;;;197    		}
;;;198    
;;;199    		if (g_tModS.RxBuf[1] == 0x04)			   //
00029e  2804              CMP      r0,#4
0002a0  d154              BNE      |L3.844|
;;;200    		{
;;;201    			vu32 var16;
;;;202    			vu32 var32a;
;;;203    			vu32 var32b;
;;;204    			
;;;205    			vu32 var16a;
;;;206    			vu32 var32c;
;;;207    			vu32 var32d;
;;;208    			
;;;209    			Modify_B_READ = Imon1_value;
0002a2  6810              LDR      r0,[r2,#0]  ; Imon1_value
0002a4  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;210    			Modify_D_READ = Contr_Laod;
0002a6  f8ba0000          LDRH     r0,[r10,#0]  ; Contr_Laod
0002aa  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;211    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0002ac  4854              LDR      r0,|L3.1024|
0002ae  7901              LDRB     r1,[r0,#4]  ; g_tModS
0002b0  78c0              LDRB     r0,[r0,#3]  ; g_tModS
0002b2  eb012000          ADD      r0,r1,r0,LSL #8
0002b6  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;212    			
;;;213    			var32a = Modify_B_ACT;
0002b8  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;214    			var32a = var32a - Modify_A_ACT;
0002ba  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0002bc  1a40              SUBS     r0,r0,r1
;;;215    			var32a = var32a << 12;
0002be  0300              LSLS     r0,r0,#12
;;;216    			var16 = Modify_B_READ - Modify_A_READ;
0002c0  6931              LDR      r1,[r6,#0x10]  ; Modify_B_READ
0002c2  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
0002c4  1a89              SUBS     r1,r1,r2
;;;217    			var32a = var32a / var16;
0002c6  fbb0f0f1          UDIV     r0,r0,r1
;;;218    			REG_Load_A = var32a;
0002ca  e000              B        |L3.718|
                  |L3.716|
0002cc  e35c              B        |L3.2440|
                  |L3.718|
0002ce  f8c80004          STR      r0,[r8,#4]  ; Correct_Parametet
;;;219    			var32a = Modify_B_ACT;
0002d2  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;220    			var32a = var32a << 12;
0002d4  0301              LSLS     r1,r0,#12
;;;221    			var32b = Modify_B_READ;
0002d6  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;222    			var32b = var32b * REG_Load_A;
0002d8  f8d80004          LDR      r0,[r8,#4]  ; Correct_Parametet
0002dc  4350              MULS     r0,r2,r0
;;;223    			if (var32a < var32b)
0002de  4281              CMP      r1,r0
0002e0  d206              BCS      |L3.752|
;;;224    			{
;;;225    				var32b = var32b - var32a;
0002e2  1a40              SUBS     r0,r0,r1
;;;226    				REG_LoadA_Offset = var32b;
0002e4  6068              STR      r0,[r5,#4]  ; Correct_Strong
;;;227    				Polar1 |= 0x01;
0002e6  7860              LDRB     r0,[r4,#1]  ; correct_por
0002e8  f0400001          ORR      r0,r0,#1
0002ec  7060              STRB     r0,[r4,#1]
0002ee  e005              B        |L3.764|
                  |L3.752|
;;;228    			}
;;;229    			else 
;;;230    			{
;;;231    				var32a = var32a - var32b;
0002f0  1a08              SUBS     r0,r1,r0
;;;232    				REG_LoadA_Offset = var32a;
0002f2  6068              STR      r0,[r5,#4]  ; Correct_Strong
;;;233    				Polar1 &= ~0x01;					
0002f4  7860              LDRB     r0,[r4,#1]  ; correct_por
0002f6  f0200001          BIC      r0,r0,#1
0002fa  7060              STRB     r0,[r4,#1]
                  |L3.764|
;;;234    			}
;;;235    //---------------------------------------------------------------------------------//
;;;236    			var32c = Modify_B_ACT; 
0002fc  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;237    			var32c = var32c - Modify_A_ACT;
0002fe  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000300  1a40              SUBS     r0,r0,r1
;;;238    			var32c = var32c << 12;
000302  0300              LSLS     r0,r0,#12
;;;239    			var16a=Modify_D_READ-Modify_C_READ;
000304  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
000306  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
000308  1a89              SUBS     r1,r1,r2
;;;240    			var16a=var16a*2;
00030a  0049              LSLS     r1,r1,#1
;;;241    			var32c=var32c/var16a;
00030c  fbb0f0f1          UDIV     r0,r0,r1
;;;242    			SET_LoadA = var32c;
000310  f8c80008          STR      r0,[r8,#8]  ; Correct_Parametet
;;;243    			var32c = Modify_B_ACT;
000314  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;244    			var32c = var32c << 12;
000316  0300              LSLS     r0,r0,#12
;;;245    			var32d = SET_LoadA;
000318  f8d81008          LDR      r1,[r8,#8]  ; Correct_Parametet
;;;246    			var32d = var32d * (Modify_D_READ*2);
00031c  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
00031e  4351              MULS     r1,r2,r1
000320  0049              LSLS     r1,r1,#1
;;;247    			if (var32c < var32d)
000322  4288              CMP      r0,r1
000324  d206              BCS      |L3.820|
;;;248    			{
;;;249    				var32d = var32d - var32c;
000326  1a08              SUBS     r0,r1,r0
;;;250    				SET_LoadA_Offset = var32d;
000328  60a8              STR      r0,[r5,#8]  ; Correct_Strong
;;;251    				Polar1 |= 0x04;
00032a  7860              LDRB     r0,[r4,#1]  ; correct_por
00032c  f0400004          ORR      r0,r0,#4
000330  7060              STRB     r0,[r4,#1]
000332  e005              B        |L3.832|
                  |L3.820|
;;;252    			}
;;;253    			else 
;;;254    			{
;;;255    				var32c = var32c - var32d;
000334  1a40              SUBS     r0,r0,r1
;;;256    				SET_LoadA_Offset = var32c;
000336  60a8              STR      r0,[r5,#8]  ; Correct_Strong
;;;257    				Polar1 &= ~0x04;
000338  7860              LDRB     r0,[r4,#1]  ; correct_por
00033a  f0200004          BIC      r0,r0,#4
00033e  7060              STRB     r0,[r4,#1]
                  |L3.832|
;;;258    			}
;;;259    			Flash_Write_all ();	
000340  f7fffffe          BL       Flash_Write_all
;;;260    			Flag_DAC_OFF =0;
000344  6838              LDR      r0,[r7,#0]  ; flagB
000346  f0200008          BIC      r0,r0,#8
00034a  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.844|
;;;261    		}
;;;262    /*************************************??CV??????У?**************************************************************/
;;;263    		if(g_tModS.RxBuf[1] == 0x05)
00034c  492c              LDR      r1,|L3.1024|
00034e  7848              LDRB     r0,[r1,#1]  ; g_tModS
000350  2805              CMP      r0,#5
000352  d10a              BNE      |L3.874|
;;;264    		{
;;;265    			Modify_A_READ = Vmon1_value;//????
000354  f8db2000          LDR      r2,[r11,#0]  ; Vmon1_value
000358  6072              STR      r2,[r6,#4]  ; Modify_A_READ
;;;266    			Modify_C_READ = Contr_Laod;//?????
00035a  f8ba2000          LDRH     r2,[r10,#0]  ; Contr_Laod
00035e  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;267    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000360  790a              LDRB     r2,[r1,#4]  ; g_tModS
000362  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000364  eb022203          ADD      r2,r2,r3,LSL #8
000368  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.874|
;;;268    		}
;;;269    		if (g_tModS.RxBuf[1] == 0x06)			   //???У???
00036a  2806              CMP      r0,#6
00036c  d168              BNE      |L3.1088|
;;;270    		{
;;;271    			vu32 var16;
;;;272    			vu32 var32a;
;;;273    			vu32 var32b;
;;;274    			
;;;275    			vu32 var16a;
;;;276    			vu32 var32c;
;;;277    			vu32 var32d;
;;;278    			
;;;279    			Modify_B_READ =Vmon1_value;//????
00036e  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
000372  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;280    			Modify_D_READ =Contr_Laod;//?????
000374  f8ba0000          LDRH     r0,[r10,#0]  ; Contr_Laod
000378  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;281    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
00037a  4821              LDR      r0,|L3.1024|
00037c  7901              LDRB     r1,[r0,#4]  ; g_tModS
00037e  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000380  eb012000          ADD      r0,r1,r0,LSL #8
000384  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;282    			var32a = Modify_B_ACT;
000386  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;283    			var32a = var32a - Modify_A_ACT;
000388  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00038a  1a40              SUBS     r0,r0,r1
;;;284    			var32a = var32a << 12;
00038c  0300              LSLS     r0,r0,#12
;;;285    			var16 = Modify_B_READ - Modify_A_READ;
00038e  6931              LDR      r1,[r6,#0x10]  ; Modify_B_READ
000390  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
000392  1a89              SUBS     r1,r1,r2
;;;286    			var32a = var32a / var16;
000394  fbb0f0f1          UDIV     r0,r0,r1
;;;287    			REG_LoadV = var32a;
000398  f8c8000c          STR      r0,[r8,#0xc]  ; Correct_Parametet
;;;288    			var32a=0;
;;;289    			var32a = Modify_B_ACT;
00039c  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;290    			var32a = var32a << 12;
00039e  0301              LSLS     r1,r0,#12
;;;291    			var32b = Modify_B_READ;
0003a0  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;292    			var32b = var32b * REG_LoadV;
0003a2  f8d8000c          LDR      r0,[r8,#0xc]  ; Correct_Parametet
0003a6  4350              MULS     r0,r2,r0
;;;293    			if (var32a < var32b)
0003a8  4281              CMP      r1,r0
0003aa  d206              BCS      |L3.954|
;;;294    			{
;;;295    				var32b = var32b - var32a;
0003ac  1a40              SUBS     r0,r0,r1
;;;296    				REG_LoadV_Offset = var32b;
0003ae  60e8              STR      r0,[r5,#0xc]  ; Correct_Strong
;;;297    				Polar2 |= 0x01;
0003b0  78a0              LDRB     r0,[r4,#2]  ; correct_por
0003b2  f0400001          ORR      r0,r0,#1
0003b6  70a0              STRB     r0,[r4,#2]
0003b8  e005              B        |L3.966|
                  |L3.954|
;;;298    			}
;;;299    			else 
;;;300    			{
;;;301    				var32a = var32a - var32b;
0003ba  1a08              SUBS     r0,r1,r0
;;;302    				REG_LoadV_Offset = var32a;
0003bc  60e8              STR      r0,[r5,#0xc]  ; Correct_Strong
;;;303    				Polar2 &= ~0x01;
0003be  78a0              LDRB     r0,[r4,#2]  ; correct_por
0003c0  f0200001          BIC      r0,r0,#1
0003c4  70a0              STRB     r0,[r4,#2]
                  |L3.966|
;;;304    			}
;;;305    //---------------------------------------------------------------------------------------//			
;;;306    			var32c = Modify_B_ACT; //CV??????У?
0003c6  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;307    			var32c = var32c - Modify_A_ACT;
0003c8  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0003ca  1a40              SUBS     r0,r0,r1
;;;308    			var32c = var32c << 12;
0003cc  0300              LSLS     r0,r0,#12
;;;309    			var16a=Modify_D_READ-Modify_C_READ;
0003ce  6971              LDR      r1,[r6,#0x14]  ; Modify_D_READ
0003d0  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
0003d2  1a89              SUBS     r1,r1,r2
;;;310    			var16a=(var16a*2);
0003d4  0049              LSLS     r1,r1,#1
;;;311    			var32c=var32c/var16a;
0003d6  fbb0f0f1          UDIV     r0,r0,r1
;;;312    			SET_LoadV = var32c;
0003da  f8c80010          STR      r0,[r8,#0x10]  ; Correct_Parametet
;;;313    			var32c = Modify_B_ACT;
0003de  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;314    			var32c = var32c << 12;
0003e0  0300              LSLS     r0,r0,#12
;;;315    			var32d = SET_LoadV;
0003e2  f8d81010          LDR      r1,[r8,#0x10]  ; Correct_Parametet
;;;316    			var32d = var32d * (Modify_D_READ*2);
0003e6  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
0003e8  4351              MULS     r1,r2,r1
0003ea  0049              LSLS     r1,r1,#1
;;;317    			if (var32c < var32d)
0003ec  4288              CMP      r0,r1
0003ee  d21d              BCS      |L3.1068|
;;;318    			{
;;;319    				var32d = var32d - var32c;
0003f0  1a08              SUBS     r0,r1,r0
;;;320    				SET_LoadV_Offset = var32d;
0003f2  6128              STR      r0,[r5,#0x10]  ; Correct_Strong
;;;321    				Polar2 |= 0x04;
0003f4  78a0              LDRB     r0,[r4,#2]  ; correct_por
0003f6  f0400004          ORR      r0,r0,#4
0003fa  70a0              STRB     r0,[r4,#2]
0003fc  e01c              B        |L3.1080|
0003fe  0000              DCW      0x0000
                  |L3.1024|
                          DCD      g_tModS
                  |L3.1028|
                          DCD      ||area_number.8||
                  |L3.1032|
                          DCD      UART_Buffer_Send
                  |L3.1036|
                          DCD      Transmit_BUFFERsize
                  |L3.1040|
                          DCD      flagA
                  |L3.1044|
                          DCD      ||.bss||+0xa8
                  |L3.1048|
                          DCD      flagF
                  |L3.1052|
                          DCD      Vmon1_value
                  |L3.1056|
                          DCD      flagB
                  |L3.1060|
                          DCD      Imon1_value
                  |L3.1064|
                          DCD      Contr_Laod
                  |L3.1068|
;;;322    			}
;;;323    			else 
;;;324    			{
;;;325    				var32c = var32c - var32d;
00042c  1a40              SUBS     r0,r0,r1
;;;326    				SET_LoadV_Offset = var32c;
00042e  6128              STR      r0,[r5,#0x10]  ; Correct_Strong
;;;327    				Polar2 &= ~0x04;
000430  78a0              LDRB     r0,[r4,#2]  ; correct_por
000432  f0200004          BIC      r0,r0,#4
000436  70a0              STRB     r0,[r4,#2]
                  |L3.1080|
;;;328    			}
;;;329    //---------------------------------------------------------------------------------------//
;;;330    		  Flash_Write_all();	//??д?FLASH
000438  f7fffffe          BL       Flash_Write_all
;;;331    			DAC_Flag=0;
00043c  2000              MOVS     r0,#0
00043e  7030              STRB     r0,[r6,#0]
                  |L3.1088|
;;;332    		}
;;;333    /*************************************??У?**************************************************************************/
;;;334    		if(g_tModS.RxBuf[1] == 0x07||flag_ADJ_VL==1)
000440  f8dfb3e8          LDR      r11,|L3.2092|
;;;335    		{
;;;336    			Modify_A_READ = Rmon_value;//????
000444  49fa              LDR      r1,|L3.2096|
000446  f89b0001          LDRB     r0,[r11,#1]           ;334  ; g_tModS
00044a  2807              CMP      r0,#7                 ;334
00044c  d003              BEQ      |L3.1110|
00044e  f8d92000          LDR      r2,[r9,#0]            ;334  ; flagF
000452  0752              LSLS     r2,r2,#29             ;334
000454  d508              BPL      |L3.1128|
                  |L3.1110|
000456  880a              LDRH     r2,[r1,#0]  ; Rmon_value
000458  6072              STR      r2,[r6,#4]  ; Modify_A_READ
;;;337    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
00045a  f89b2004          LDRB     r2,[r11,#4]  ; g_tModS
00045e  f89b3003          LDRB     r3,[r11,#3]  ; g_tModS
000462  eb022203          ADD      r2,r2,r3,LSL #8
000466  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1128|
;;;338    		}
;;;339    		if (g_tModS.RxBuf[1] == 0x08||flag_ADJ_VH==1)			   //???У???
000468  2808              CMP      r0,#8
00046a  d003              BEQ      |L3.1140|
00046c  f8d90000          LDR      r0,[r9,#0]  ; flagF
000470  0700              LSLS     r0,r0,#28
000472  d55d              BPL      |L3.1328|
                  |L3.1140|
;;;340    		{
;;;341    			vu16 var16;
;;;342    			vu32 var32a;
;;;343    			vu32 var32b;
;;;344    			
;;;345    			vu16 var16a;
;;;346    			vu32 var32c;
;;;347    			vu32 var32d;
;;;348    			Modify_B_READ =Rmon_value;//????
000474  8808              LDRH     r0,[r1,#0]  ; Rmon_value
000476  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;349    			flag_OverV=1;
000478  49ee              LDR      r1,|L3.2100|
00047a  6808              LDR      r0,[r1,#0]  ; flagG
00047c  f0400002          ORR      r0,r0,#2
000480  6008              STR      r0,[r1,#0]  ; flagG
;;;350    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000482  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
000486  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
00048a  eb012102          ADD      r1,r1,r2,LSL #8
00048e  61b1              STR      r1,[r6,#0x18]  ; Modify_B_ACT
;;;351    			if(flag_OverV==1)//??????д?????У???д?FLASH
000490  0780              LSLS     r0,r0,#30
000492  d547              BPL      |L3.1316|
;;;352    			{
;;;353    				var32a = Modify_B_ACT;
000494  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;354    				var32a = var32a - Modify_A_ACT;
000496  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000498  1a40              SUBS     r0,r0,r1
;;;355    				var32a = var32a << 12;
00049a  0300              LSLS     r0,r0,#12
;;;356    				var16 = Modify_B_READ - Modify_A_READ;
00049c  6931              LDR      r1,[r6,#0x10]  ; Modify_B_READ
00049e  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
0004a0  1a89              SUBS     r1,r1,r2
0004a2  b289              UXTH     r1,r1
;;;357    				var32a = var32a / var16;
0004a4  fbb0f0f1          UDIV     r0,r0,r1
;;;358                    if(r_raly == 1)
0004a8  49e3              LDR      r1,|L3.2104|
0004aa  7809              LDRB     r1,[r1,#0]  ; r_raly
0004ac  2901              CMP      r1,#1
0004ae  d010              BEQ      |L3.1234|
;;;359                    {
;;;360                        REG_CorrectionR = var32a;
;;;361                        var32a=0;
;;;362                        var32a = Modify_B_ACT;
;;;363                        var32a = var32a << 12;
;;;364                        var32b = Modify_B_READ;
;;;365                        var32b = var32b * REG_CorrectionR;
;;;366                        if (var32a < var32b)
;;;367                        {
;;;368                            var32b = var32b - var32a;
;;;369                            REG_ReadR_Offset = var32b;
;;;370                            Polar3 |= 0x01;
;;;371                        }
;;;372                        else 
;;;373                        {
;;;374                            var32a = var32a - var32b;
;;;375                            REG_ReadR_Offset = var32a;
;;;376                            Polar3 &= ~0x01;
;;;377                        }
;;;378                    }else{
;;;379                        REG_CorrectionRL = var32a;
0004b0  f8c8002c          STR      r0,[r8,#0x2c]  ; Correct_Parametet
;;;380                        var32a=0;
;;;381                        var32a = Modify_B_ACT;
0004b4  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;382                        var32a = var32a << 12;
0004b6  0301              LSLS     r1,r0,#12
;;;383                        var32b = Modify_B_READ;
0004b8  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;384                        var32b = var32b * REG_CorrectionRL;
0004ba  f8d8002c          LDR      r0,[r8,#0x2c]  ; Correct_Parametet
0004be  4350              MULS     r0,r2,r0
;;;385                        if (var32a < var32b)
0004c0  4281              CMP      r1,r0
0004c2  d21e              BCS      |L3.1282|
;;;386                        {
;;;387                            var32b = var32b - var32a;
0004c4  1a40              SUBS     r0,r0,r1
;;;388                            REG_ReadRL_Offset = var32b;
0004c6  62e8              STR      r0,[r5,#0x2c]  ; Correct_Strong
;;;389                            Polar3 |= 0x01;
0004c8  78e0              LDRB     r0,[r4,#3]  ; correct_por
0004ca  f0400001          ORR      r0,r0,#1
0004ce  70e0              STRB     r0,[r4,#3]
0004d0  e01d              B        |L3.1294|
                  |L3.1234|
0004d2  f8c80014          STR      r0,[r8,#0x14]         ;360  ; Correct_Parametet
0004d6  69b0              LDR      r0,[r6,#0x18]         ;362  ; Modify_B_ACT
0004d8  0301              LSLS     r1,r0,#12             ;363
0004da  6932              LDR      r2,[r6,#0x10]         ;364  ; Modify_B_READ
0004dc  f8d80014          LDR      r0,[r8,#0x14]         ;365  ; Correct_Parametet
0004e0  4350              MULS     r0,r2,r0              ;365
0004e2  4281              CMP      r1,r0                 ;366
0004e4  d206              BCS      |L3.1268|
0004e6  1a40              SUBS     r0,r0,r1              ;368
0004e8  6168              STR      r0,[r5,#0x14]         ;369  ; Correct_Strong
0004ea  78e0              LDRB     r0,[r4,#3]            ;370  ; correct_por
0004ec  f0400001          ORR      r0,r0,#1              ;370
0004f0  70e0              STRB     r0,[r4,#3]            ;370
0004f2  e00c              B        |L3.1294|
                  |L3.1268|
0004f4  1a08              SUBS     r0,r1,r0              ;374
0004f6  6168              STR      r0,[r5,#0x14]         ;375  ; Correct_Strong
0004f8  78e0              LDRB     r0,[r4,#3]            ;376  ; correct_por
0004fa  f0200001          BIC      r0,r0,#1              ;376
0004fe  70e0              STRB     r0,[r4,#3]            ;376
000500  e005              B        |L3.1294|
                  |L3.1282|
;;;390                        }
;;;391                        else 
;;;392                        {
;;;393                            var32a = var32a - var32b;
000502  1a08              SUBS     r0,r1,r0
;;;394                            REG_ReadR_Offset = var32a;
000504  6168              STR      r0,[r5,#0x14]  ; Correct_Strong
;;;395                            Polar3 &= ~0x01;
000506  78e0              LDRB     r0,[r4,#3]  ; correct_por
000508  f0200001          BIC      r0,r0,#1
00050c  70e0              STRB     r0,[r4,#3]
                  |L3.1294|
;;;396                        }
;;;397                    }
;;;398    	//---------------------------------------------------------------------------------------//
;;;399    				Flash_Write_all();	//??д?FLASH
00050e  f7fffffe          BL       Flash_Write_all
;;;400    				flag_OverV=0;
000512  48c8              LDR      r0,|L3.2100|
000514  6801              LDR      r1,[r0,#0]  ; flagG
000516  f0210102          BIC      r1,r1,#2
00051a  6001              STR      r1,[r0,#0]  ; flagG
;;;401    				Flag_DAC_OFF=0;
00051c  6838              LDR      r0,[r7,#0]  ; flagB
00051e  f0200008          BIC      r0,r0,#8
000522  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1316|
;;;402    			}
;;;403    			flag_ADJ_VH=0;//????λ??????
000524  f8d90000          LDR      r0,[r9,#0]  ; flagF
000528  f0200008          BIC      r0,r0,#8
00052c  f8c90000          STR      r0,[r9,#0]  ; flagF
                  |L3.1328|
;;;404    		}		
;;;405    /*******************************??CC???・????У?******************************************/	
;;;406    		if (g_tModS.RxBuf[1] == 0x09||flag_ADJ_ALCC==1)			   //?・?У?
000530  f89b0001          LDRB     r0,[r11,#1]  ; g_tModS
000534  2809              CMP      r0,#9
000536  d003              BEQ      |L3.1344|
000538  f8d91000          LDR      r1,[r9,#0]  ; flagF
00053c  06c9              LSLS     r1,r1,#27
00053e  d50c              BPL      |L3.1370|
                  |L3.1344|
;;;407    		{
;;;408    			Modify_A_READ = Imon_value;//??・
000540  49be              LDR      r1,|L3.2108|
000542  8809              LDRH     r1,[r1,#0]  ; Imon_value
000544  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;409    			Modify_C_READ = Contr_Current;//???・
000546  49be              LDR      r1,|L3.2112|
000548  8809              LDRH     r1,[r1,#0]  ; Contr_Current
00054a  60b1              STR      r1,[r6,#8]  ; Modify_C_READ
;;;410    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00054c  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
000550  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
000554  eb012102          ADD      r1,r1,r2,LSL #8
000558  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1370|
;;;411    		}
;;;412    
;;;413    		if (g_tModS.RxBuf[1] == 0x0A||flag_ADJ_AHCC==1)			   //?・?У???
00055a  280a              CMP      r0,#0xa
00055c  d003              BEQ      |L3.1382|
00055e  f8d90000          LDR      r0,[r9,#0]  ; flagF
000562  0680              LSLS     r0,r0,#26
000564  d556              BPL      |L3.1556|
                  |L3.1382|
;;;414    		{
;;;415    			vu16 var16;
;;;416    			vu32 var32a;
;;;417    			vu32 var32b;
;;;418    			
;;;419    			vu16 var16a;
;;;420    			vu32 var32c;
;;;421    			vu32 var32d;
;;;422    			
;;;423    			Modify_D_READ = Contr_Current;
000566  48b6              LDR      r0,|L3.2112|
000568  8800              LDRH     r0,[r0,#0]  ; Contr_Current
00056a  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;424    			Modify_B_READ = Imon_value;
00056c  48b3              LDR      r0,|L3.2108|
00056e  8800              LDRH     r0,[r0,#0]  ; Imon_value
000570  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;425    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000572  f89b0004          LDRB     r0,[r11,#4]  ; g_tModS
000576  f89b1003          LDRB     r1,[r11,#3]  ; g_tModS
00057a  eb002001          ADD      r0,r0,r1,LSL #8
00057e  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;426    			var32a = Modify_B_ACT;
000580  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;427    			var32a = var32a - Modify_A_ACT;
000582  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
000584  1a40              SUBS     r0,r0,r1
;;;428    			var32a = var32a << 14;
000586  0381              LSLS     r1,r0,#14
;;;429    			var16 = Modify_B_READ - Modify_A_READ;
000588  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
00058a  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
00058c  1a80              SUBS     r0,r0,r2
00058e  b280              UXTH     r0,r0
;;;430    			var32a = var32a / var16;
000590  fbb1f0f0          UDIV     r0,r1,r0
;;;431    			REG_POWERA = var32a;
000594  f8c80018          STR      r0,[r8,#0x18]  ; Correct_Parametet
;;;432    			var32a = Modify_B_ACT;
000598  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;433    			var32a = var32a << 14;
00059a  0381              LSLS     r1,r0,#14
;;;434    			var32b = Modify_B_READ;
00059c  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;435    			var32b = var32b * REG_POWERA;
00059e  f8d80018          LDR      r0,[r8,#0x18]  ; Correct_Parametet
0005a2  4350              MULS     r0,r2,r0
;;;436    			if (var32a < var32b)
0005a4  4281              CMP      r1,r0
0005a6  d206              BCS      |L3.1462|
;;;437    			{
;;;438    				var32b = var32b - var32a;
0005a8  1a40              SUBS     r0,r0,r1
;;;439    				REG_POWERA_Offset = var32b;
0005aa  61a8              STR      r0,[r5,#0x18]  ; Correct_Strong
;;;440    				Polar4 |= 0x01;
0005ac  7920              LDRB     r0,[r4,#4]  ; correct_por
0005ae  f0400001          ORR      r0,r0,#1
0005b2  7120              STRB     r0,[r4,#4]
0005b4  e005              B        |L3.1474|
                  |L3.1462|
;;;441    			}
;;;442    			else 
;;;443    			{
;;;444    				var32a = var32a - var32b;
0005b6  1a08              SUBS     r0,r1,r0
;;;445    				REG_POWERA_Offset = var32a;
0005b8  61a8              STR      r0,[r5,#0x18]  ; Correct_Strong
;;;446    				Polar4 &= ~0x01;					//?・????￡?У???
0005ba  7920              LDRB     r0,[r4,#4]  ; correct_por
0005bc  f0200001          BIC      r0,r0,#1
0005c0  7120              STRB     r0,[r4,#4]
                  |L3.1474|
;;;447    			}
;;;448    	//---------------------------------------------------------------------------------//
;;;449    			var32c = Modify_B_ACT; //???・У?
0005c2  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;450    			var32c = var32c - Modify_A_ACT;
0005c4  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0005c6  1a40              SUBS     r0,r0,r1
;;;451    			var32c = var32c << 14;
0005c8  0381              LSLS     r1,r0,#14
;;;452    			var16a=Modify_D_READ-Modify_C_READ;
0005ca  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
0005cc  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
0005ce  1a80              SUBS     r0,r0,r2
;;;453    			var16a=var16a*2;
0005d0  0440              LSLS     r0,r0,#17
0005d2  0c00              LSRS     r0,r0,#16
;;;454    			var32c=var32c/var16a;
0005d4  fbb1f0f0          UDIV     r0,r1,r0
;;;455    			SET_POWERA = var32c;
0005d8  f8c8001c          STR      r0,[r8,#0x1c]  ; Correct_Parametet
;;;456    			var32c = Modify_B_ACT;
0005dc  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;457    			var32c = var32c << 14;
0005de  0380              LSLS     r0,r0,#14
;;;458    			var32d = SET_POWERA;
0005e0  f8d8101c          LDR      r1,[r8,#0x1c]  ; Correct_Parametet
;;;459    			var32d = var32d * (Modify_D_READ*2);
0005e4  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
0005e6  4351              MULS     r1,r2,r1
0005e8  0049              LSLS     r1,r1,#1
;;;460    			if (var32c < var32d)
0005ea  4288              CMP      r0,r1
0005ec  d206              BCS      |L3.1532|
;;;461    			{
;;;462    				var32d = var32d - var32c;
0005ee  1a08              SUBS     r0,r1,r0
;;;463    				SET_POWERA_Offset = var32d;
0005f0  61e8              STR      r0,[r5,#0x1c]  ; Correct_Strong
;;;464    				Polar4 |= 0x04;
0005f2  7920              LDRB     r0,[r4,#4]  ; correct_por
0005f4  f0400004          ORR      r0,r0,#4
0005f8  7120              STRB     r0,[r4,#4]
0005fa  e005              B        |L3.1544|
                  |L3.1532|
;;;465    			}
;;;466    			else 
;;;467    			{
;;;468    				var32c = var32c - var32d;
0005fc  1a40              SUBS     r0,r0,r1
;;;469    				SET_POWERA_Offset = var32c;
0005fe  61e8              STR      r0,[r5,#0x1c]  ; Correct_Strong
;;;470    				Polar4 &= ~0x04;
000600  7920              LDRB     r0,[r4,#4]  ; correct_por
000602  f0200004          BIC      r0,r0,#4
000606  7120              STRB     r0,[r4,#4]
                  |L3.1544|
;;;471    			}
;;;472    			Flash_Write_all ();	
000608  f7fffffe          BL       Flash_Write_all
;;;473    			Flag_DAC_OFF=0;
00060c  6838              LDR      r0,[r7,#0]  ; flagB
00060e  f0200008          BIC      r0,r0,#8
000612  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1556|
;;;474    		}
;;;475    /*******************************????????У?******************************************/	
;;;476    		if (g_tModS.RxBuf[1] == 0x0B)			   //?・?У?
000614  4659              MOV      r1,r11
000616  f89b0001          LDRB     r0,[r11,#1]  ; g_tModS
;;;477    		{
;;;478    			Modify_A_READ = Vmon_value;//??d
00061a  f8dfb228          LDR      r11,|L3.2116|
;;;479    			Modify_C_READ = Contr_Voltage;//???d
00061e  f8df9228          LDR      r9,|L3.2120|
000622  280b              CMP      r0,#0xb               ;476
000624  d10a              BNE      |L3.1596|
000626  f8bb2000          LDRH     r2,[r11,#0]           ;478  ; Vmon_value
00062a  6072              STR      r2,[r6,#4]            ;478  ; Modify_A_READ
00062c  f8b92000          LDRH     r2,[r9,#0]  ; Contr_Voltage
000630  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;480    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000632  790a              LDRB     r2,[r1,#4]  ; g_tModS
000634  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000636  eb022203          ADD      r2,r2,r3,LSL #8
00063a  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1596|
;;;481    		}
;;;482    
;;;483    		if (g_tModS.RxBuf[1] == 0x0C)			   //?・?У???
00063c  280c              CMP      r0,#0xc
00063e  d155              BNE      |L3.1772|
;;;484    		{
;;;485    			vu16 var16;
;;;486    			vu32 var32a;
;;;487    			vu32 var32b;
;;;488    			
;;;489    			vu16 var16a;
;;;490    			vu32 var32c;
;;;491    			vu32 var32d;
;;;492    			
;;;493    			Modify_D_READ = Contr_Voltage;
000640  f8b90000          LDRH     r0,[r9,#0]  ; Contr_Voltage
000644  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;494    			Modify_B_READ = Vmon_value;
000646  f8bb0000          LDRH     r0,[r11,#0]  ; Vmon_value
00064a  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;495    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00064c  4877              LDR      r0,|L3.2092|
00064e  7901              LDRB     r1,[r0,#4]  ; g_tModS
000650  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000652  eb012000          ADD      r0,r1,r0,LSL #8
000656  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;496    			var32a = Modify_B_ACT;
000658  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;497    			var32a = var32a - Modify_A_ACT;
00065a  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00065c  1a40              SUBS     r0,r0,r1
;;;498    			var32a = var32a << 14;
00065e  0381              LSLS     r1,r0,#14
;;;499    			var16 = Modify_B_READ - Modify_A_READ;
000660  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000662  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
000664  1a80              SUBS     r0,r0,r2
000666  b280              UXTH     r0,r0
;;;500    			var32a = var32a / var16;
000668  fbb1f0f0          UDIV     r0,r1,r0
;;;501    			REG_POWERV = var32a;
00066c  f8c80020          STR      r0,[r8,#0x20]  ; Correct_Parametet
;;;502    			var32a = Modify_B_ACT;
000670  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;503    			var32a = var32a << 14;
000672  0381              LSLS     r1,r0,#14
;;;504    			var32b = Modify_B_READ;
000674  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;505    			var32b = var32b * REG_POWERV;
000676  f8d80020          LDR      r0,[r8,#0x20]  ; Correct_Parametet
00067a  4350              MULS     r0,r2,r0
;;;506    			if (var32a < var32b)
00067c  4281              CMP      r1,r0
00067e  d206              BCS      |L3.1678|
;;;507    			{
;;;508    				var32b = var32b - var32a;
000680  1a40              SUBS     r0,r0,r1
;;;509    				REG_POWERV_Offset = var32b;
000682  6228              STR      r0,[r5,#0x20]  ; Correct_Strong
;;;510    				Polar5 |= 0x01;
000684  7960              LDRB     r0,[r4,#5]  ; correct_por
000686  f0400001          ORR      r0,r0,#1
00068a  7160              STRB     r0,[r4,#5]
00068c  e005              B        |L3.1690|
                  |L3.1678|
;;;511    			}
;;;512    			else 
;;;513    			{
;;;514    				var32a = var32a - var32b;
00068e  1a08              SUBS     r0,r1,r0
;;;515    				REG_POWERV_Offset = var32a;
000690  6228              STR      r0,[r5,#0x20]  ; Correct_Strong
;;;516    				Polar5 &= ~0x01;					
000692  7960              LDRB     r0,[r4,#5]  ; correct_por
000694  f0200001          BIC      r0,r0,#1
000698  7160              STRB     r0,[r4,#5]
                  |L3.1690|
;;;517    			}
;;;518    	//---------------------------------------------------------------------------------//
;;;519    			var32c = Modify_B_ACT; //????У?
00069a  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;520    			var32c = var32c - Modify_A_ACT;
00069c  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00069e  1a40              SUBS     r0,r0,r1
;;;521    			var32c = var32c << 14;
0006a0  0381              LSLS     r1,r0,#14
;;;522    			var16a=Modify_D_READ-Modify_C_READ;
0006a2  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
0006a4  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
0006a6  1a80              SUBS     r0,r0,r2
;;;523    			var16a=var16a*2;
0006a8  0440              LSLS     r0,r0,#17
0006aa  0c00              LSRS     r0,r0,#16
;;;524    			var32c=var32c/var16a;
0006ac  fbb1f0f0          UDIV     r0,r1,r0
;;;525    			SET_POWERV = var32c;
0006b0  f8c80024          STR      r0,[r8,#0x24]  ; Correct_Parametet
;;;526    			var32c = Modify_B_ACT;
0006b4  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;527    			var32c = var32c << 14;
0006b6  0380              LSLS     r0,r0,#14
;;;528    			var32d = SET_POWERV;
0006b8  f8d81024          LDR      r1,[r8,#0x24]  ; Correct_Parametet
;;;529    			var32d = var32d * (Modify_D_READ*2);
0006bc  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
0006be  4351              MULS     r1,r2,r1
0006c0  0049              LSLS     r1,r1,#1
;;;530    			if (var32c < var32d)
0006c2  4288              CMP      r0,r1
0006c4  d206              BCS      |L3.1748|
;;;531    			{
;;;532    				var32d = var32d - var32c;
0006c6  1a08              SUBS     r0,r1,r0
;;;533    				SET_POWERV_Offset = var32d;
0006c8  6268              STR      r0,[r5,#0x24]  ; Correct_Strong
;;;534    				Polar5 |= 0x04;
0006ca  7960              LDRB     r0,[r4,#5]  ; correct_por
0006cc  f0400004          ORR      r0,r0,#4
0006d0  7160              STRB     r0,[r4,#5]
0006d2  e005              B        |L3.1760|
                  |L3.1748|
;;;535    			}
;;;536    			else 
;;;537    			{
;;;538    				var32c = var32c - var32d;
0006d4  1a40              SUBS     r0,r0,r1
;;;539    				SET_POWERV_Offset = var32c;
0006d6  6268              STR      r0,[r5,#0x24]  ; Correct_Strong
;;;540    				Polar5 &= ~0x04;
0006d8  7960              LDRB     r0,[r4,#5]  ; correct_por
0006da  f0200004          BIC      r0,r0,#4
0006de  7160              STRB     r0,[r4,#5]
                  |L3.1760|
;;;541    			}
;;;542    			Flash_Write_all ();	
0006e0  f7fffffe          BL       Flash_Write_all
;;;543    			Flag_DAC_OFF=0;
0006e4  6838              LDR      r0,[r7,#0]  ; flagB
0006e6  f0200008          BIC      r0,r0,#8
0006ea  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1772|
;;;544    		}
;;;545    /*******************************????????У?******************************************/	
;;;546    		if (g_tModS.RxBuf[1] == 0x22)			   //?・?У?
0006ec  494f              LDR      r1,|L3.2092|
0006ee  7848              LDRB     r0,[r1,#1]  ; g_tModS
0006f0  2822              CMP      r0,#0x22
0006f2  d10a              BNE      |L3.1802|
;;;547    		{
;;;548    			Modify_A_READ = Vmon_value;//??d
0006f4  f8bb2000          LDRH     r2,[r11,#0]  ; Vmon_value
0006f8  6072              STR      r2,[r6,#4]  ; Modify_A_READ
;;;549    			Modify_C_READ = Contr_Voltage;//???d
0006fa  f8b92000          LDRH     r2,[r9,#0]  ; Contr_Voltage
0006fe  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;550    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000700  790a              LDRB     r2,[r1,#4]  ; g_tModS
000702  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000704  eb022203          ADD      r2,r2,r3,LSL #8
000708  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.1802|
;;;551    		}
;;;552    
;;;553    		if (g_tModS.RxBuf[1] == 0x23)			   //?・?У???
00070a  2823              CMP      r0,#0x23
00070c  d155              BNE      |L3.1978|
;;;554    		{
;;;555    			vu16 var16;
;;;556    			vu32 var32a;
;;;557    			vu32 var32b;
;;;558    			
;;;559    			vu16 var16a;
;;;560    			vu32 var32c;
;;;561    			vu32 var32d;
;;;562    			
;;;563    			Modify_D_READ = Contr_Voltage;
00070e  f8b90000          LDRH     r0,[r9,#0]  ; Contr_Voltage
000712  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;564    			Modify_B_READ = Vmon_value;
000714  f8bb0000          LDRH     r0,[r11,#0]  ; Vmon_value
000718  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;565    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00071a  4844              LDR      r0,|L3.2092|
00071c  7901              LDRB     r1,[r0,#4]  ; g_tModS
00071e  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000720  eb012000          ADD      r0,r1,r0,LSL #8
000724  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;566    			var32a = Modify_B_ACT;
000726  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;567    			var32a = var32a - Modify_A_ACT;
000728  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00072a  1a40              SUBS     r0,r0,r1
;;;568    			var32a = var32a << 14;
00072c  0381              LSLS     r1,r0,#14
;;;569    			var16 = Modify_B_READ - Modify_A_READ;
00072e  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
000730  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
000732  1a80              SUBS     r0,r0,r2
000734  b280              UXTH     r0,r0
;;;570    			var32a = var32a / var16;
000736  fbb1f0f0          UDIV     r0,r1,r0
;;;571    			REG_POWERV1 = var32a;
00073a  f8c8003c          STR      r0,[r8,#0x3c]  ; Correct_Parametet
;;;572    			var32a = Modify_B_ACT;
00073e  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;573    			var32a = var32a << 14;
000740  0381              LSLS     r1,r0,#14
;;;574    			var32b = Modify_B_READ;
000742  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;575    			var32b = var32b * REG_POWERV1;
000744  f8d8003c          LDR      r0,[r8,#0x3c]  ; Correct_Parametet
000748  4350              MULS     r0,r2,r0
;;;576    			if (var32a < var32b)
00074a  4281              CMP      r1,r0
00074c  d206              BCS      |L3.1884|
;;;577    			{
;;;578    				var32b = var32b - var32a;
00074e  1a40              SUBS     r0,r0,r1
;;;579    				REG_POWERV_Offset1 = var32b;
000750  63e8              STR      r0,[r5,#0x3c]  ; Correct_Strong
;;;580    				Polar5 |= 0x01;
000752  7960              LDRB     r0,[r4,#5]  ; correct_por
000754  f0400001          ORR      r0,r0,#1
000758  7160              STRB     r0,[r4,#5]
00075a  e005              B        |L3.1896|
                  |L3.1884|
;;;581    			}
;;;582    			else 
;;;583    			{
;;;584    				var32a = var32a - var32b;
00075c  1a08              SUBS     r0,r1,r0
;;;585    				REG_POWERV_Offset1 = var32a;
00075e  63e8              STR      r0,[r5,#0x3c]  ; Correct_Strong
;;;586    				Polar5 &= ~0x01;					
000760  7960              LDRB     r0,[r4,#5]  ; correct_por
000762  f0200001          BIC      r0,r0,#1
000766  7160              STRB     r0,[r4,#5]
                  |L3.1896|
;;;587    			}
;;;588    	//---------------------------------------------------------------------------------//
;;;589    			var32c = Modify_B_ACT; //????У?
000768  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;590    			var32c = var32c - Modify_A_ACT;
00076a  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00076c  1a40              SUBS     r0,r0,r1
;;;591    			var32c = var32c << 14;
00076e  0381              LSLS     r1,r0,#14
;;;592    			var16a=Modify_D_READ-Modify_C_READ;
000770  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
000772  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
000774  1a80              SUBS     r0,r0,r2
;;;593    			var16a=var16a*2;
000776  0440              LSLS     r0,r0,#17
000778  0c00              LSRS     r0,r0,#16
;;;594    			var32c=var32c/var16a;
00077a  fbb1f0f0          UDIV     r0,r1,r0
;;;595    			SET_POWERV1 = var32c;
00077e  f8c8004c          STR      r0,[r8,#0x4c]  ; Correct_Parametet
;;;596    			var32c = Modify_B_ACT;
000782  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;597    			var32c = var32c << 14;
000784  0380              LSLS     r0,r0,#14
;;;598    			var32d = SET_POWERV1;
000786  f8d8104c          LDR      r1,[r8,#0x4c]  ; Correct_Parametet
;;;599    			var32d = var32d * (Modify_D_READ*2);
00078a  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
00078c  4351              MULS     r1,r2,r1
00078e  0049              LSLS     r1,r1,#1
;;;600    			if (var32c < var32d)
000790  4288              CMP      r0,r1
000792  d206              BCS      |L3.1954|
;;;601    			{
;;;602    				var32d = var32d - var32c;
000794  1a08              SUBS     r0,r1,r0
;;;603    				SET_POWERV_Offset1 = var32d;
000796  64e8              STR      r0,[r5,#0x4c]  ; Correct_Strong
;;;604    				Polar5 |= 0x04;
000798  7960              LDRB     r0,[r4,#5]  ; correct_por
00079a  f0400004          ORR      r0,r0,#4
00079e  7160              STRB     r0,[r4,#5]
0007a0  e005              B        |L3.1966|
                  |L3.1954|
;;;605    			}
;;;606    			else 
;;;607    			{
;;;608    				var32c = var32c - var32d;
0007a2  1a40              SUBS     r0,r0,r1
;;;609    				SET_POWERV_Offset1 = var32c;
0007a4  64e8              STR      r0,[r5,#0x4c]  ; Correct_Strong
;;;610    				Polar5 &= ~0x04;
0007a6  7960              LDRB     r0,[r4,#5]  ; correct_por
0007a8  f0200004          BIC      r0,r0,#4
0007ac  7160              STRB     r0,[r4,#5]
                  |L3.1966|
;;;611    			}
;;;612    			Flash_Write_all ();	
0007ae  f7fffffe          BL       Flash_Write_all
;;;613    			Flag_DAC_OFF=0;
0007b2  6838              LDR      r0,[r7,#0]  ; flagB
0007b4  f0200008          BIC      r0,r0,#8
0007b8  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1978|
;;;614    		}
;;;615    /*******************************????????У?******************************************/	
;;;616    		if (g_tModS.RxBuf[1] == 0x24)			   //?・?У?
0007ba  491c              LDR      r1,|L3.2092|
0007bc  7848              LDRB     r0,[r1,#1]  ; g_tModS
0007be  2824              CMP      r0,#0x24
0007c0  d10a              BNE      |L3.2008|
;;;617    		{
;;;618    			Modify_A_READ = Vmon_value;//??d
0007c2  f8bb2000          LDRH     r2,[r11,#0]  ; Vmon_value
0007c6  6072              STR      r2,[r6,#4]  ; Modify_A_READ
;;;619    			Modify_C_READ = Contr_Voltage;//???d
0007c8  f8b92000          LDRH     r2,[r9,#0]  ; Contr_Voltage
0007cc  60b2              STR      r2,[r6,#8]  ; Modify_C_READ
;;;620    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0007ce  790a              LDRB     r2,[r1,#4]  ; g_tModS
0007d0  78cb              LDRB     r3,[r1,#3]  ; g_tModS
0007d2  eb022203          ADD      r2,r2,r3,LSL #8
0007d6  60f2              STR      r2,[r6,#0xc]  ; Modify_A_ACT
                  |L3.2008|
;;;621    		}
;;;622    
;;;623    		if (g_tModS.RxBuf[1] == 0x25)			   //?・?У???
0007d8  2825              CMP      r0,#0x25
0007da  d166              BNE      |L3.2218|
;;;624    		{
;;;625    			vu16 var16;
;;;626    			vu32 var32a;
;;;627    			vu32 var32b;
;;;628    			
;;;629    			vu16 var16a;
;;;630    			vu32 var32c;
;;;631    			vu32 var32d;
;;;632    			
;;;633    			Modify_D_READ = Contr_Voltage;
0007dc  f8b90000          LDRH     r0,[r9,#0]  ; Contr_Voltage
0007e0  6170              STR      r0,[r6,#0x14]  ; Modify_D_READ
;;;634    			Modify_B_READ = Vmon_value;
0007e2  f8bb0000          LDRH     r0,[r11,#0]  ; Vmon_value
0007e6  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;635    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0007e8  4810              LDR      r0,|L3.2092|
0007ea  7901              LDRB     r1,[r0,#4]  ; g_tModS
0007ec  78c0              LDRB     r0,[r0,#3]  ; g_tModS
0007ee  eb012000          ADD      r0,r1,r0,LSL #8
0007f2  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;636    			var32a = Modify_B_ACT;
0007f4  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;637    			var32a = var32a - Modify_A_ACT;
0007f6  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0007f8  1a40              SUBS     r0,r0,r1
;;;638    			var32a = var32a << 14;
0007fa  0381              LSLS     r1,r0,#14
;;;639    			var16 = Modify_B_READ - Modify_A_READ;
0007fc  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0007fe  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
000800  1a80              SUBS     r0,r0,r2
000802  b280              UXTH     r0,r0
;;;640    			var32a = var32a / var16;
000804  fbb1f0f0          UDIV     r0,r1,r0
;;;641    			REG_POWERV2 = var32a;
000808  f8c80040          STR      r0,[r8,#0x40]  ; Correct_Parametet
;;;642    			var32a = Modify_B_ACT;
00080c  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;643    			var32a = var32a << 14;
00080e  0381              LSLS     r1,r0,#14
;;;644    			var32b = Modify_B_READ;
000810  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;645    			var32b = var32b * REG_POWERV2;
000812  f8d80040          LDR      r0,[r8,#0x40]  ; Correct_Parametet
000816  4350              MULS     r0,r2,r0
;;;646    			if (var32a < var32b)
000818  4281              CMP      r1,r0
00081a  d217              BCS      |L3.2124|
;;;647    			{
;;;648    				var32b = var32b - var32a;
00081c  1a40              SUBS     r0,r0,r1
;;;649    				REG_POWERV_Offset2 = var32b;
00081e  6428              STR      r0,[r5,#0x40]  ; Correct_Strong
;;;650    				Polar5 |= 0x01;
000820  7960              LDRB     r0,[r4,#5]  ; correct_por
000822  f0400001          ORR      r0,r0,#1
000826  7160              STRB     r0,[r4,#5]
000828  e016              B        |L3.2136|
00082a  0000              DCW      0x0000
                  |L3.2092|
                          DCD      g_tModS
                  |L3.2096|
                          DCD      Rmon_value
                  |L3.2100|
                          DCD      flagG
                  |L3.2104|
                          DCD      r_raly
                  |L3.2108|
                          DCD      Imon_value
                  |L3.2112|
                          DCD      Contr_Current
                  |L3.2116|
                          DCD      Vmon_value
                  |L3.2120|
                          DCD      Contr_Voltage
                  |L3.2124|
;;;651    			}
;;;652    			else 
;;;653    			{
;;;654    				var32a = var32a - var32b;
00084c  1a08              SUBS     r0,r1,r0
;;;655    				REG_POWERV_Offset2 = var32a;
00084e  6428              STR      r0,[r5,#0x40]  ; Correct_Strong
;;;656    				Polar5 &= ~0x01;					
000850  7960              LDRB     r0,[r4,#5]  ; correct_por
000852  f0200001          BIC      r0,r0,#1
000856  7160              STRB     r0,[r4,#5]
                  |L3.2136|
;;;657    			}
;;;658    	//---------------------------------------------------------------------------------//
;;;659    			var32c = Modify_B_ACT; //????У?
000858  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;660    			var32c = var32c - Modify_A_ACT;
00085a  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
00085c  1a40              SUBS     r0,r0,r1
;;;661    			var32c = var32c << 14;
00085e  0381              LSLS     r1,r0,#14
;;;662    			var16a=Modify_D_READ-Modify_C_READ;
000860  6970              LDR      r0,[r6,#0x14]  ; Modify_D_READ
000862  68b2              LDR      r2,[r6,#8]  ; Modify_C_READ
000864  1a80              SUBS     r0,r0,r2
;;;663    			var16a=var16a*2;
000866  0440              LSLS     r0,r0,#17
000868  0c00              LSRS     r0,r0,#16
;;;664    			var32c=var32c/var16a;
00086a  fbb1f0f0          UDIV     r0,r1,r0
;;;665    			SET_POWERV2 = var32c;
00086e  f8c80050          STR      r0,[r8,#0x50]  ; Correct_Parametet
;;;666    			var32c = Modify_B_ACT;
000872  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;667    			var32c = var32c << 14;
000874  0380              LSLS     r0,r0,#14
;;;668    			var32d = SET_POWERV2;
000876  f8d81050          LDR      r1,[r8,#0x50]  ; Correct_Parametet
;;;669    			var32d = var32d * (Modify_D_READ*2);
00087a  6972              LDR      r2,[r6,#0x14]  ; Modify_D_READ
00087c  4351              MULS     r1,r2,r1
00087e  0049              LSLS     r1,r1,#1
;;;670    			if (var32c < var32d)
000880  4288              CMP      r0,r1
000882  d206              BCS      |L3.2194|
;;;671    			{
;;;672    				var32d = var32d - var32c;
000884  1a08              SUBS     r0,r1,r0
;;;673    				SET_POWERV_Offset2 = var32d;
000886  6528              STR      r0,[r5,#0x50]  ; Correct_Strong
;;;674    				Polar5 |= 0x04;
000888  7960              LDRB     r0,[r4,#5]  ; correct_por
00088a  f0400004          ORR      r0,r0,#4
00088e  7160              STRB     r0,[r4,#5]
000890  e005              B        |L3.2206|
                  |L3.2194|
;;;675    			}
;;;676    			else 
;;;677    			{
;;;678    				var32c = var32c - var32d;
000892  1a40              SUBS     r0,r0,r1
;;;679    				SET_POWERV_Offset2 = var32c;
000894  6528              STR      r0,[r5,#0x50]  ; Correct_Strong
;;;680    				Polar5 &= ~0x04;
000896  7960              LDRB     r0,[r4,#5]  ; correct_por
000898  f0200004          BIC      r0,r0,#4
00089c  7160              STRB     r0,[r4,#5]
                  |L3.2206|
;;;681    			}
;;;682    			Flash_Write_all ();	
00089e  f7fffffe          BL       Flash_Write_all
;;;683    			Flag_DAC_OFF=0;
0008a2  6838              LDR      r0,[r7,#0]  ; flagB
0008a4  f0200008          BIC      r0,r0,#8
0008a8  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2218|
;;;684    		}
;;;685    /****************???・?У?**********************************/
;;;686    
;;;687    		if (g_tModS.RxBuf[1] == 0x0D)			  
0008aa  f8dfb0e0          LDR      r11,|L3.2444|
0008ae  f89b0001          LDRB     r0,[r11,#1]  ; g_tModS
0008b2  280d              CMP      r0,#0xd
0008b4  d109              BNE      |L3.2250|
;;;688    		{ 
;;;689    			Modify_A_READ = Imon_value;
0008b6  4936              LDR      r1,|L3.2448|
0008b8  8809              LDRH     r1,[r1,#0]  ; Imon_value
0008ba  6071              STR      r1,[r6,#4]  ; Modify_A_READ
;;;690    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0008bc  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
0008c0  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
0008c4  eb012102          ADD      r1,r1,r2,LSL #8
0008c8  60f1              STR      r1,[r6,#0xc]  ; Modify_A_ACT
                  |L3.2250|
;;;691    		}
;;;692    
;;;693    		if (g_tModS.RxBuf[1] == 0x0E)			   
0008ca  280e              CMP      r0,#0xe
0008cc  d130              BNE      |L3.2352|
;;;694    		{
;;;695    			vu16 var16;
;;;696    			vu32 var32a;
;;;697    			vu32 var32b;
;;;698    			
;;;699    			vu16 var16a;
;;;700    			vu32 var32c;
;;;701    			vu32 var32d;
;;;702    			
;;;703    			Modify_B_READ = Imon_value;
0008ce  4830              LDR      r0,|L3.2448|
0008d0  8800              LDRH     r0,[r0,#0]  ; Imon_value
0008d2  6130              STR      r0,[r6,#0x10]  ; Modify_B_READ
;;;704    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0008d4  f89b0004          LDRB     r0,[r11,#4]  ; g_tModS
0008d8  f89b1003          LDRB     r1,[r11,#3]  ; g_tModS
0008dc  eb002001          ADD      r0,r0,r1,LSL #8
0008e0  61b0              STR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;705    			var32a = Modify_B_ACT;
0008e2  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;706    			var32a = var32a - Modify_A_ACT;
0008e4  68f1              LDR      r1,[r6,#0xc]  ; Modify_A_ACT
0008e6  1a40              SUBS     r0,r0,r1
;;;707    			var32a = var32a << 14;
0008e8  0381              LSLS     r1,r0,#14
;;;708    			var16 = Modify_B_READ - Modify_A_READ;
0008ea  6930              LDR      r0,[r6,#0x10]  ; Modify_B_READ
0008ec  6872              LDR      r2,[r6,#4]  ; Modify_A_READ
0008ee  1a80              SUBS     r0,r0,r2
0008f0  b280              UXTH     r0,r0
;;;709    			var32a = var32a / var16;
0008f2  fbb1f0f0          UDIV     r0,r1,r0
;;;710    			CON_POWERA = var32a;
0008f6  f8c80028          STR      r0,[r8,#0x28]  ; Correct_Parametet
;;;711    			var32a = Modify_B_ACT;
0008fa  69b0              LDR      r0,[r6,#0x18]  ; Modify_B_ACT
;;;712    			var32a = var32a << 14;
0008fc  0381              LSLS     r1,r0,#14
;;;713    			var32b = Modify_B_READ;
0008fe  6932              LDR      r2,[r6,#0x10]  ; Modify_B_READ
;;;714    			var32b = var32b * CON_POWERA;
000900  f8d80028          LDR      r0,[r8,#0x28]  ; Correct_Parametet
000904  4350              MULS     r0,r2,r0
;;;715    			if (var32a < var32b)
000906  4281              CMP      r1,r0
000908  d206              BCS      |L3.2328|
;;;716    			{
;;;717    				var32b = var32b - var32a;
00090a  1a40              SUBS     r0,r0,r1
;;;718    				CON_POWERA_Offset = var32b;
00090c  62a8              STR      r0,[r5,#0x28]  ; Correct_Strong
;;;719    				Polar3 |= 0x04;
00090e  78e0              LDRB     r0,[r4,#3]  ; correct_por
000910  f0400004          ORR      r0,r0,#4
000914  70e0              STRB     r0,[r4,#3]
000916  e005              B        |L3.2340|
                  |L3.2328|
;;;720    			}
;;;721    			else 
;;;722    			{
;;;723    				var32a = var32a - var32b;
000918  1a08              SUBS     r0,r1,r0
;;;724    				CON_POWERA_Offset = var32a;
00091a  62a8              STR      r0,[r5,#0x28]  ; Correct_Strong
;;;725    				Polar3 &= ~0x04;					
00091c  78e0              LDRB     r0,[r4,#3]  ; correct_por
00091e  f0200004          BIC      r0,r0,#4
000922  70e0              STRB     r0,[r4,#3]
                  |L3.2340|
;;;726    			}
;;;727    			Flash_Write_all ();	
000924  f7fffffe          BL       Flash_Write_all
;;;728    			Flag_DAC_OFF=0;
000928  6838              LDR      r0,[r7,#0]  ; flagB
00092a  f0200008          BIC      r0,r0,#8
00092e  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2352|
;;;729    		}
;;;730    /***********??DAC*******************************************/
;;;731    		if (g_tModS.RxBuf[1] == 0x0F)			   
000930  f89b0001          LDRB     r0,[r11,#1]  ; g_tModS
000934  280f              CMP      r0,#0xf
000936  d10b              BNE      |L3.2384|
;;;732    		{
;;;733    			Contr_Laod = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000938  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
00093c  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
000940  eb012102          ADD      r1,r1,r2,LSL #8
000944  f8aa1000          STRH     r1,[r10,#0]
;;;734    			Flag_DAC_OFF=1;
000948  6839              LDR      r1,[r7,#0]  ; flagB
00094a  f0410108          ORR      r1,r1,#8
00094e  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.2384|
;;;735    		}
;;;736    		if (g_tModS.RxBuf[1] == 0x20)			   
000950  2820              CMP      r0,#0x20
000952  d10b              BNE      |L3.2412|
;;;737    		{
;;;738    			Contr_Voltage = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000954  f89b1004          LDRB     r1,[r11,#4]  ; g_tModS
000958  f89b2003          LDRB     r2,[r11,#3]  ; g_tModS
00095c  eb012102          ADD      r1,r1,r2,LSL #8
000960  f8a91000          STRH     r1,[r9,#0]
;;;739    			Flag_DAC_OFF=1;
000964  6839              LDR      r1,[r7,#0]  ; flagB
000966  f0410108          ORR      r1,r1,#8
00096a  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.2412|
;;;740    		}
;;;741    		if (g_tModS.RxBuf[1] == 0x21)			   
00096c  2821              CMP      r0,#0x21
00096e  d10b              BNE      |L3.2440|
;;;742    		{
;;;743    			Contr_Current = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000970  f89b0004          LDRB     r0,[r11,#4]  ; g_tModS
000974  f89b1003          LDRB     r1,[r11,#3]  ; g_tModS
000978  eb002101          ADD      r1,r0,r1,LSL #8
00097c  4805              LDR      r0,|L3.2452|
00097e  8001              STRH     r1,[r0,#0]
;;;744    			Flag_DAC_OFF=1;
000980  6838              LDR      r0,[r7,#0]  ; flagB
000982  f0400008          ORR      r0,r0,#8
000986  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2440|
;;;745    		}
;;;746    	}
;;;747    //===================================================================================
;;;748    }
000988  e8bd9ff0          POP      {r4-r12,pc}
;;;749    //===============================AD值转换成测量值============================================//
                          ENDP

                  |L3.2444|
                          DCD      g_tModS
                  |L3.2448|
                          DCD      Imon_value
                  |L3.2452|
                          DCD      Contr_Current

                          AREA ||.bss||, DATA, NOINIT, ALIGN=2

                  Correct_Parametet
                          %        84
                  Correct_Strong
                          %        84
                  Run_Control
                          %        168

                          AREA ||.data||, DATA, ALIGN=1

                  ADJ_Write
000000  0000              DCB      0x00,0x00

                          AREA ||area_number.8||, DATA, ALIGN=2

                          EXPORTAS ||area_number.8||, ||.data||
                  DAC_Flag
000000  00                DCB      0x00
                  ADDR
000001  000000            DCB      0x00,0x00,0x00
                  Modify_A_READ
                          DCD      0x00000000
                  Modify_C_READ
                          DCD      0x00000000
                  Modify_A_ACT
                          DCD      0x00000000
                  Modify_B_READ
                          DCD      0x00000000
                  Modify_D_READ
                          DCD      0x00000000
                  Modify_B_ACT
                          DCD      0x00000000
                  correct_por
                          DCD      0x00000000
000020  0000              DCB      0x00,0x00

;*** Start embedded assembler ***

#line 1 "..\\drive\\modbus.c"
	AREA ||.rev16_text||, CODE, READONLY
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REV16|
#line 114 "D:\\Keil\\ARM\\CMSIS\\Include\\core_cmInstr.h"
|__asm___8_modbus_c_bae18981____REV16| PROC
#line 115

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE, READONLY
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REVSH|
#line 128
|__asm___8_modbus_c_bae18981____REVSH| PROC
#line 129

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
