INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun  9 18:07:39 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.812ns  (required time - arrival time)
  Source:                 operator/qM10_c5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            operator/absq9D_c6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.389ns (36.270%)  route 2.441ns (63.730%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 3.340 - 2.000 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1135, unset)         1.440     1.440    operator/clk
    SLICE_X11Y128        FDRE                                         r  operator/qM10_c5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.269     1.709 r  operator/qM10_c5_reg[1]/Q
                         net (fo=27, routed)          0.739     2.448    operator/qM10_c5[1]
    SLICE_X11Y132        LUT3 (Prop_lut3_I2_O)        0.053     2.501 r  operator/betaw9_c6[17]_i_5/O
                         net (fo=1, routed)           0.000     2.501    operator/betaw9_c6[17]_i_5_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     2.814 r  operator/betaw9_c6_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.814    operator/betaw9_c6_reg[17]_i_1_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.872 r  operator/betaw9_c6_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.872    operator/betaw9_c6_reg[21]_i_1_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.092 r  operator/betaw9_c6_reg[24]_i_1/O[1]
                         net (fo=8, routed)           0.577     3.669    operator/SelFunctionTable9/out[2]
    SLICE_X10Y131        LUT6 (Prop_lut6_I0_O)        0.152     3.821 r  operator/SelFunctionTable9/qP_c14_reg[16]_srl9_i_5/O
                         net (fo=1, routed)           0.000     3.821    operator/SelFunctionTable9/qP_c14_reg[16]_srl9_i_5_n_0
    SLICE_X10Y131        MUXF7 (Prop_muxf7_I0_O)      0.121     3.942 r  operator/SelFunctionTable9/qP_c14_reg[16]_srl9_i_4/O
                         net (fo=1, routed)           0.436     4.378    operator/SelFunctionTable9/qP_c14_reg[16]_srl9_i_4_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I4_O)        0.150     4.528 r  operator/SelFunctionTable9/qP_c14_reg[16]_srl9_i_1/O
                         net (fo=26, routed)          0.688     5.217    operator/SelFunctionTable9_n_0
    SLICE_X12Y134        LUT5 (Prop_lut5_I2_O)        0.053     5.270 r  operator/absq9D_c6[22]_i_1/O
                         net (fo=1, routed)           0.000     5.270    operator/absq9D_c5[22]
    SLICE_X12Y134        FDRE                                         r  operator/absq9D_c6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=1135, unset)         1.340     3.340    operator/clk
    SLICE_X12Y134        FDRE                                         r  operator/absq9D_c6_reg[22]/C
                         clock pessimism              0.082     3.422    
                         clock uncertainty           -0.035     3.387    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)        0.071     3.458    operator/absq9D_c6_reg[22]
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                 -1.812    





Clock Frequency: 500 MHz
Clock Period: 2.00000000000000000000 ns
Worst Negative Slack (WNS): -1.812 ns
