// Seed: 3419765252
module module_0 (
    input uwire   id_0,
    input supply0 id_1,
    input supply0 id_2
);
  final $display(id_2);
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input wor id_2,
    input wor id_3
    , id_7,
    input supply0 id_4,
    output supply0 id_5
);
  module_0(
      id_3, id_2, id_7
  );
  assign id_5 = 1'b0;
  always @* id_0 = 1 || id_2;
  tri0 id_8 = id_7;
  wire id_9;
  assign id_1 = 1;
  wire id_10;
  assign id_0 = id_7;
  supply0 id_11 = id_2, id_12, id_13;
endmodule
