#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun May 27 21:29:25 2018
# Process ID: 6212
# Current directory: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7580 C:\Users\Kevin\Documents\COMP4601\WavletVHDL\imagecompression\imagecompression.xpr
# Log file: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/vivado.log
# Journal file: C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.xpr
open_bd_design {C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv user.org:user:axi_ip_demo:9.0 axi_ip_demo_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_ip_demo_1/S00_AXI]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run system_axi_ip_demo_1_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
reset_run system_axi_ip_demo_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
validate_bd_design -force
save_bd_design
reset_run system_axi_ip_demo_1_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_ip_demo_1]
startgroup
create_bd_cell -type ip -vlnv user.org:user:axi_ip_demo:9.0 axi_ip_demo_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_ip_demo_1/S00_AXI]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
