--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "count_clk/clkfx" derived from  NET 
"count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;  multiplied by 3.20 to 100 nS 
and duty cycle corrected to HIGH 50 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2083 paths analyzed, 353 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.483ns.
--------------------------------------------------------------------------------

Paths for end point p_count_data_1_10 (SLICE_X19Y39.A1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               preset_1_1 (FF)
  Destination:          p_count_data_1_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: preset_1_1 to p_count_data_1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CQ      Tcko                  0.525   preset_1_1
                                                       preset_1_1
    SLICE_X14Y40.B4      net (fanout=1)        0.794   preset_1_1
    SLICE_X14Y40.B       Tilo                  0.235   already_set_1_1
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT1101
    SLICE_X12Y39.D3      net (fanout=12)       0.881   Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT110
    SLICE_X12Y39.CMUX    Topdc                 0.456   bit_count_1_FSM_FFd1_2
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT31_SW2_F
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT31_SW2
    SLICE_X19Y39.A1      net (fanout=1)        1.063   N44
    SLICE_X19Y39.CLK     Tas                   0.373   p_count_data_1<13>
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT32
                                                       p_count_data_1_10
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (1.589ns logic, 2.738ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bit_count_1_FSM_FFd4_1 (FF)
  Destination:          p_count_data_1_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bit_count_1_FSM_FFd4_1 to p_count_data_1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.430   bit_count_1_FSM_FFd4_2
                                                       bit_count_1_FSM_FFd4_1
    SLICE_X12Y40.B1      net (fanout=12)       1.303   bit_count_1_FSM_FFd4_1
    SLICE_X12Y40.B       Tilo                  0.254   _n0528<3>1
                                                       _n0528<3>11
    SLICE_X12Y39.D6      net (fanout=5)        0.386   _n0528<3>1
    SLICE_X12Y39.CMUX    Topdc                 0.456   bit_count_1_FSM_FFd1_2
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT31_SW2_F
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT31_SW2
    SLICE_X19Y39.A1      net (fanout=1)        1.063   N44
    SLICE_X19Y39.CLK     Tas                   0.373   p_count_data_1<13>
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT32
                                                       p_count_data_1_10
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (1.513ns logic, 2.752ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bit_count_1_FSM_FFd3_1 (FF)
  Destination:          p_count_data_1_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.241ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bit_count_1_FSM_FFd3_1 to p_count_data_1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.476   bit_count_1_FSM_FFd3_1
                                                       bit_count_1_FSM_FFd3_1
    SLICE_X12Y40.B3      net (fanout=13)       1.233   bit_count_1_FSM_FFd3_1
    SLICE_X12Y40.B       Tilo                  0.254   _n0528<3>1
                                                       _n0528<3>11
    SLICE_X12Y39.D6      net (fanout=5)        0.386   _n0528<3>1
    SLICE_X12Y39.CMUX    Topdc                 0.456   bit_count_1_FSM_FFd1_2
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT31_SW2_F
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT31_SW2
    SLICE_X19Y39.A1      net (fanout=1)        1.063   N44
    SLICE_X19Y39.CLK     Tas                   0.373   p_count_data_1<13>
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT32
                                                       p_count_data_1_10
    -------------------------------------------------  ---------------------------
    Total                                      4.241ns (1.559ns logic, 2.682ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point trigger_1_1 (SLICE_X12Y41.AX), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_5 (FF)
  Destination:          trigger_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_5 to trigger_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.525   counter_1<7>
                                                       counter_1_5
    SLICE_X18Y38.B1      net (fanout=2)        1.158   counter_1<5>
    SLICE_X18Y38.COUT    Topcyb                0.448   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<1>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X18Y39.BMUX    Tcinb                 0.239   bit_count_1_FSM_FFd3_1
                                                       trigger_1_trigger_1_MUX_23_o1_cy
    SLICE_X12Y41.B5      net (fanout=18)       0.751   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X12Y41.B       Tilo                  0.254   trigger_1
                                                       trigger_1_rstpot
    SLICE_X12Y41.AX      net (fanout=1)        0.712   trigger_1_rstpot
    SLICE_X12Y41.CLK     Tdick                 0.085   trigger_1
                                                       trigger_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (1.551ns logic, 2.624ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_4 (FF)
  Destination:          trigger_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_4 to trigger_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.525   counter_1<7>
                                                       counter_1_4
    SLICE_X18Y38.B2      net (fanout=2)        1.031   counter_1<4>
    SLICE_X18Y38.COUT    Topcyb                0.448   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<1>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X18Y39.BMUX    Tcinb                 0.239   bit_count_1_FSM_FFd3_1
                                                       trigger_1_trigger_1_MUX_23_o1_cy
    SLICE_X12Y41.B5      net (fanout=18)       0.751   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X12Y41.B       Tilo                  0.254   trigger_1
                                                       trigger_1_rstpot
    SLICE_X12Y41.AX      net (fanout=1)        0.712   trigger_1_rstpot
    SLICE_X12Y41.CLK     Tdick                 0.085   trigger_1
                                                       trigger_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (1.551ns logic, 2.497ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               p_count_data_1_2 (FF)
  Destination:          trigger_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_count_data_1_2 to trigger_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.DQ      Tcko                  0.430   p_count_data_1<2>
                                                       p_count_data_1_2
    SLICE_X18Y38.A1      net (fanout=7)        1.067   p_count_data_1<2>
    SLICE_X18Y38.COUT    Topcya                0.472   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<0>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X18Y39.BMUX    Tcinb                 0.239   bit_count_1_FSM_FFd3_1
                                                       trigger_1_trigger_1_MUX_23_o1_cy
    SLICE_X12Y41.B5      net (fanout=18)       0.751   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X12Y41.B       Tilo                  0.254   trigger_1
                                                       trigger_1_rstpot
    SLICE_X12Y41.AX      net (fanout=1)        0.712   trigger_1_rstpot
    SLICE_X12Y41.CLK     Tdick                 0.085   trigger_1
                                                       trigger_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.480ns logic, 2.533ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point p_count_data_1_1 (SLICE_X13Y38.C3), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bit_count_1_FSM_FFd3_1 (FF)
  Destination:          p_count_data_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.139ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bit_count_1_FSM_FFd3_1 to p_count_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.DQ      Tcko                  0.476   bit_count_1_FSM_FFd3_1
                                                       bit_count_1_FSM_FFd3_1
    SLICE_X12Y37.B5      net (fanout=13)       0.991   bit_count_1_FSM_FFd3_1
    SLICE_X12Y37.B       Tilo                  0.254   _n0473_inv1
                                                       _n0473_inv11
    SLICE_X12Y41.C4      net (fanout=6)        0.817   _n0473_inv1
    SLICE_X12Y41.C       Tilo                  0.255   trigger_1
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT111_SW3
    SLICE_X13Y38.C3      net (fanout=1)        0.973   N55
    SLICE_X13Y38.CLK     Tas                   0.373   p_count_data_1<2>
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT112
                                                       p_count_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (1.358ns logic, 2.781ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bit_count_1_FSM_FFd2_1 (FF)
  Destination:          p_count_data_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bit_count_1_FSM_FFd2_1 to p_count_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.476   bit_count_1_FSM_FFd2_2
                                                       bit_count_1_FSM_FFd2_1
    SLICE_X12Y37.B4      net (fanout=13)       0.787   bit_count_1_FSM_FFd2_1
    SLICE_X12Y37.B       Tilo                  0.254   _n0473_inv1
                                                       _n0473_inv11
    SLICE_X12Y41.C4      net (fanout=6)        0.817   _n0473_inv1
    SLICE_X12Y41.C       Tilo                  0.255   trigger_1
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT111_SW3
    SLICE_X13Y38.C3      net (fanout=1)        0.973   N55
    SLICE_X13Y38.CLK     Tas                   0.373   p_count_data_1<2>
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT112
                                                       p_count_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (1.358ns logic, 2.577ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bit_count_1_FSM_FFd4_1 (FF)
  Destination:          p_count_data_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bit_count_1_FSM_FFd4_1 to p_count_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.430   bit_count_1_FSM_FFd4_2
                                                       bit_count_1_FSM_FFd4_1
    SLICE_X12Y37.B6      net (fanout=12)       0.660   bit_count_1_FSM_FFd4_1
    SLICE_X12Y37.B       Tilo                  0.254   _n0473_inv1
                                                       _n0473_inv11
    SLICE_X12Y41.C4      net (fanout=6)        0.817   _n0473_inv1
    SLICE_X12Y41.C       Tilo                  0.255   trigger_1
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT111_SW3
    SLICE_X13Y38.C3      net (fanout=1)        0.973   N55
    SLICE_X13Y38.CLK     Tas                   0.373   p_count_data_1<2>
                                                       Mmux_p_count_data_1[15]_p_count_data_1[15]_mux_78_OUT112
                                                       p_count_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.312ns logic, 2.450ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "count_clk/clkfx" derived from
 NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------

Paths for end point n_count_data_1_11 (SLICE_X14Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               n_count_data_1_11 (FF)
  Destination:          n_count_data_1_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: n_count_data_1_11 to n_count_data_1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.DQ      Tcko                  0.200   n_count_data_1<11>
                                                       n_count_data_1_11
    SLICE_X14Y37.D6      net (fanout=2)        0.023   n_count_data_1<11>
    SLICE_X14Y37.CLK     Tah         (-Th)    -0.190   n_count_data_1<11>
                                                       mux2111
                                                       n_count_data_1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point n_count_data_1_8 (SLICE_X14Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               n_count_data_1_8 (FF)
  Destination:          n_count_data_1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: n_count_data_1_8 to n_count_data_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.AQ      Tcko                  0.200   n_count_data_1<11>
                                                       n_count_data_1_8
    SLICE_X14Y37.A6      net (fanout=2)        0.024   n_count_data_1<8>
    SLICE_X14Y37.CLK     Tah         (-Th)    -0.190   n_count_data_1<11>
                                                       mux1411
                                                       n_count_data_1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point n_count_data_1_12 (SLICE_X17Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               n_count_data_1_12 (FF)
  Destination:          n_count_data_1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: n_count_data_1_12 to n_count_data_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.198   n_count_data_1<15>
                                                       n_count_data_1_12
    SLICE_X17Y40.A6      net (fanout=2)        0.024   n_count_data_1<12>
    SLICE_X17Y40.CLK     Tah         (-Th)    -0.215   n_count_data_1<15>
                                                       mux3111
                                                       n_count_data_1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "count_clk/clkfx" derived from
 NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------
Slack: 97.000ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: count_clk/dcm_sp_inst/CLKFX
  Logical resource: count_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: count_clk/clkfx
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: count_clk/clkout1_buf/I0
  Logical resource: count_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: count_clk/clkfx
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_1<3>/CLK
  Logical resource: counter_1_0/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_10M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for count_clk/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|count_clk/clkin1               |     31.250ns|     16.000ns|      1.713ns|            0|            0|            0|         2083|
| count_clk/clkfx               |    100.000ns|      5.483ns|          N/A|            0|            0|         2083|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.483|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2083 paths, 0 nets, and 639 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed WED 2 DEC 15:30:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



