module top_module(
	output reg one);

	always @(0)
	begin
		one = 1'b1;
	end

endmodule
