--JB22_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_14_S3
--operation mode is arithmetic

JB22_sload_path[7]_lut_out = JB22_sload_path[7] $ JB22L51;
JB22_sload_path[7] = DFFE(JB22_sload_path[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , !JB22L81);

--JB22_cout is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_14_S3
--operation mode is arithmetic

JB22_cout = CARRY(!JB22L51 # !JB22_sload_path[7]);


--JB22_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_S3
--operation mode is arithmetic

JB22_sload_path[6]_lut_out = JB22_sload_path[6] $ !JB22L31;
JB22_sload_path[6] = DFFE(JB22_sload_path[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , !JB22L81);

--JB22L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_14_S3
--operation mode is arithmetic

JB22L51 = CARRY(JB22_sload_path[6] & !JB22L31);


--JB22_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_S3
--operation mode is arithmetic

JB22_sload_path[5]_lut_out = JB22_sload_path[5] $ JB22L11;
JB22_sload_path[5] = DFFE(JB22_sload_path[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , !JB22L81);

--JB22L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_S3
--operation mode is arithmetic

JB22L31 = CARRY(!JB22L11 # !JB22_sload_path[5]);


--JB22_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_S3
--operation mode is arithmetic

JB22_sload_path[4]_lut_out = JB22_sload_path[4] $ !JB22L9;
JB22_sload_path[4] = DFFE(JB22_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , !JB22L81);

--JB22L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_S3
--operation mode is arithmetic

JB22L11 = CARRY(JB22_sload_path[4] & !JB22L9);


--JB22_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_S3
--operation mode is arithmetic

JB22_sload_path[3]_lut_out = JB22_sload_path[3] $ JB22L7;
JB22_sload_path[3] = DFFE(JB22_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , !JB22L81);

--JB22L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_S3
--operation mode is arithmetic

JB22L9 = CARRY(!JB22L7 # !JB22_sload_path[3]);


--JB22_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_S3
--operation mode is arithmetic

JB22_sload_path[2]_lut_out = JB22_sload_path[2] $ !JB22L5;
JB22_sload_path[2] = DFFE(JB22_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , !JB22L81);

--JB22L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_S3
--operation mode is arithmetic

JB22L7 = CARRY(JB22_sload_path[2] & !JB22L5);


--JB22_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_S3
--operation mode is arithmetic

JB22_sload_path[1]_lut_out = JB22_sload_path[1] $ JB22L3;
JB22_sload_path[1] = DFFE(JB22_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , !JB22L81);

--JB22L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_S3
--operation mode is arithmetic

JB22L5 = CARRY(!JB22L3 # !JB22_sload_path[1]);


--JB22_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_S3
--operation mode is qfbk_counter

JB22_sload_path[0]_lut_out = !JB22_sload_path[0];
JB22_sload_path[0] = DFFE(JB22_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , !JB22L81);

--JB22L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_S3
--operation mode is qfbk_counter

JB22L3 = CARRY(JB22_sload_path[0]);


--JB32_sload_path[14] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_8_O3
--operation mode is normal

JB32_sload_path[14]_lut_out = JB32_sload_path[14] $ !JB32L92;
JB32_sload_path[14]_reg_input = !PC91_aeb_out & JB32_sload_path[14]_lut_out;
JB32_sload_path[14] = DFFE(JB32_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );


--JB32_sload_path[13] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_8_O3
--operation mode is counter

JB32_sload_path[13]_lut_out = JB32_sload_path[13] $ JB32L72;
JB32_sload_path[13]_reg_input = !PC91_aeb_out & JB32_sload_path[13]_lut_out;
JB32_sload_path[13] = DFFE(JB32_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L92 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_O3
--operation mode is counter

JB32L92 = CARRY(!JB32L72 # !JB32_sload_path[13]);


--JB32_sload_path[12] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_8_O3
--operation mode is counter

JB32_sload_path[12]_lut_out = JB32_sload_path[12] $ !JB32L52;
JB32_sload_path[12]_reg_input = !PC91_aeb_out & JB32_sload_path[12]_lut_out;
JB32_sload_path[12] = DFFE(JB32_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L72 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_O3
--operation mode is counter

JB32L72 = CARRY(JB32_sload_path[12] & !JB32L52);


--JB32_sload_path[11] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_8_O3
--operation mode is counter

JB32_sload_path[11]_lut_out = JB32_sload_path[11] $ JB32L32;
JB32_sload_path[11]_reg_input = !PC91_aeb_out & JB32_sload_path[11]_lut_out;
JB32_sload_path[11] = DFFE(JB32_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L52 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_O3
--operation mode is counter

JB32L52 = CARRY(!JB32L32 # !JB32_sload_path[11]);


--JB32_sload_path[10] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_8_O3
--operation mode is counter

JB32_sload_path[10]_lut_out = JB32_sload_path[10] $ !JB32L12;
JB32_sload_path[10]_reg_input = !PC91_aeb_out & JB32_sload_path[10]_lut_out;
JB32_sload_path[10] = DFFE(JB32_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L32 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_O3
--operation mode is counter

JB32L32 = CARRY(JB32_sload_path[10] & !JB32L12);


--JB32_sload_path[9] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_6_O3
--operation mode is counter

JB32_sload_path[9]_lut_out = JB32_sload_path[9] $ JB32L91;
JB32_sload_path[9]_reg_input = !PC91_aeb_out & JB32_sload_path[9]_lut_out;
JB32_sload_path[9] = DFFE(JB32_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L12 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_O3
--operation mode is counter

JB32L12 = CARRY(!JB32L91 # !JB32_sload_path[9]);


--JB32_sload_path[8] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_6_O3
--operation mode is counter

JB32_sload_path[8]_lut_out = JB32_sload_path[8] $ !JB32L71;
JB32_sload_path[8]_reg_input = !PC91_aeb_out & JB32_sload_path[8]_lut_out;
JB32_sload_path[8] = DFFE(JB32_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L91 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_O3
--operation mode is counter

JB32L91 = CARRY(JB32_sload_path[8] & !JB32L71);


--JB32_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_6_O3
--operation mode is counter

JB32_sload_path[7]_lut_out = JB32_sload_path[7] $ JB32L51;
JB32_sload_path[7]_reg_input = !PC91_aeb_out & JB32_sload_path[7]_lut_out;
JB32_sload_path[7] = DFFE(JB32_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_O3
--operation mode is counter

JB32L71 = CARRY(!JB32L51 # !JB32_sload_path[7]);


--JB32_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_6_O3
--operation mode is counter

JB32_sload_path[6]_lut_out = JB32_sload_path[6] $ !JB32L31;
JB32_sload_path[6]_reg_input = !PC91_aeb_out & JB32_sload_path[6]_lut_out;
JB32_sload_path[6] = DFFE(JB32_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_O3
--operation mode is counter

JB32L51 = CARRY(JB32_sload_path[6] & !JB32L31);


--JB32_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_6_O3
--operation mode is counter

JB32_sload_path[5]_lut_out = JB32_sload_path[5] $ JB32L11;
JB32_sload_path[5]_reg_input = !PC91_aeb_out & JB32_sload_path[5]_lut_out;
JB32_sload_path[5] = DFFE(JB32_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_O3
--operation mode is counter

JB32L31 = CARRY(!JB32L11 # !JB32_sload_path[5]);


--JB32_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_O3
--operation mode is counter

JB32_sload_path[4]_lut_out = JB32_sload_path[4] $ !JB32L9;
JB32_sload_path[4]_reg_input = !PC91_aeb_out & JB32_sload_path[4]_lut_out;
JB32_sload_path[4] = DFFE(JB32_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_O3
--operation mode is counter

JB32L11 = CARRY(JB32_sload_path[4] & !JB32L9);


--JB32_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_O3
--operation mode is counter

JB32_sload_path[3]_lut_out = JB32_sload_path[3] $ JB32L7;
JB32_sload_path[3]_reg_input = !PC91_aeb_out & JB32_sload_path[3]_lut_out;
JB32_sload_path[3] = DFFE(JB32_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_O3
--operation mode is counter

JB32L9 = CARRY(!JB32L7 # !JB32_sload_path[3]);


--JB32_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_O3
--operation mode is counter

JB32_sload_path[2]_lut_out = JB32_sload_path[2] $ !JB32L5;
JB32_sload_path[2]_reg_input = !PC91_aeb_out & JB32_sload_path[2]_lut_out;
JB32_sload_path[2] = DFFE(JB32_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_O3
--operation mode is counter

JB32L7 = CARRY(JB32_sload_path[2] & !JB32L5);


--JB32_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_O3
--operation mode is counter

JB32_sload_path[1]_lut_out = JB32_sload_path[1] $ JB32L3;
JB32_sload_path[1]_reg_input = !PC91_aeb_out & JB32_sload_path[1]_lut_out;
JB32_sload_path[1] = DFFE(JB32_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_O3
--operation mode is counter

JB32L5 = CARRY(!JB32L3 # !JB32_sload_path[1]);


--JB32_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_O3
--operation mode is qfbk_counter

JB32_sload_path[0]_lut_out = !JB32_sload_path[0];
JB32_sload_path[0]_reg_input = !PC91_aeb_out & JB32_sload_path[0]_lut_out;
JB32_sload_path[0] = DFFE(JB32_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), !KB1L25, , );

--JB32L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_O3
--operation mode is qfbk_counter

JB32L3 = CARRY(JB32_sload_path[0]);


--JB4_sload_path[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15] at LC6_16_B3
--operation mode is arithmetic

JB4_sload_path[15]_lut_out = JB4_sload_path[15] $ JB4L13;
JB4_sload_path[15] = DFFE(JB4_sload_path[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_16_B3
--operation mode is arithmetic

JB4_cout = CARRY(!JB4L13 # !JB4_sload_path[15]);


--JB4_sload_path[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_16_B3
--operation mode is arithmetic

JB4_sload_path[14]_lut_out = JB4_sload_path[14] $ !JB4L92;
JB4_sload_path[14] = DFFE(JB4_sload_path[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_16_B3
--operation mode is arithmetic

JB4L13 = CARRY(JB4_sload_path[14] & !JB4L92);


--JB4_sload_path[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_16_B3
--operation mode is arithmetic

JB4_sload_path[13]_lut_out = JB4_sload_path[13] $ JB4L72;
JB4_sload_path[13] = DFFE(JB4_sload_path[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_16_B3
--operation mode is arithmetic

JB4L92 = CARRY(!JB4L72 # !JB4_sload_path[13]);


--JB4_sload_path[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_16_B3
--operation mode is arithmetic

JB4_sload_path[12]_lut_out = JB4_sload_path[12] $ !JB4L52;
JB4_sload_path[12] = DFFE(JB4_sload_path[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_16_B3
--operation mode is arithmetic

JB4L72 = CARRY(JB4_sload_path[12] & !JB4L52);


--JB4_sload_path[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_16_B3
--operation mode is arithmetic

JB4_sload_path[11]_lut_out = JB4_sload_path[11] $ JB4L32;
JB4_sload_path[11] = DFFE(JB4_sload_path[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_16_B3
--operation mode is arithmetic

JB4L52 = CARRY(!JB4L32 # !JB4_sload_path[11]);


--JB4_sload_path[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_16_B3
--operation mode is arithmetic

JB4_sload_path[10]_lut_out = JB4_sload_path[10] $ !JB4L12;
JB4_sload_path[10] = DFFE(JB4_sload_path[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_16_B3
--operation mode is arithmetic

JB4L32 = CARRY(JB4_sload_path[10] & !JB4L12);


--JB4_sload_path[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_14_B3
--operation mode is arithmetic

JB4_sload_path[9]_lut_out = JB4_sload_path[9] $ JB4L91;
JB4_sload_path[9] = DFFE(JB4_sload_path[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_14_B3
--operation mode is arithmetic

JB4L12 = CARRY(!JB4L91 # !JB4_sload_path[9]);


--JB4_sload_path[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_14_B3
--operation mode is arithmetic

JB4_sload_path[8]_lut_out = JB4_sload_path[8] $ !JB4L71;
JB4_sload_path[8] = DFFE(JB4_sload_path[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_14_B3
--operation mode is arithmetic

JB4L91 = CARRY(JB4_sload_path[8] & !JB4L71);


--JB4_sload_path[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_14_B3
--operation mode is arithmetic

JB4_sload_path[7]_lut_out = JB4_sload_path[7] $ JB4L51;
JB4_sload_path[7] = DFFE(JB4_sload_path[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_14_B3
--operation mode is arithmetic

JB4L71 = CARRY(!JB4L51 # !JB4_sload_path[7]);


--JB4_sload_path[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_B3
--operation mode is arithmetic

JB4_sload_path[6]_lut_out = JB4_sload_path[6] $ !JB4L31;
JB4_sload_path[6] = DFFE(JB4_sload_path[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_14_B3
--operation mode is arithmetic

JB4L51 = CARRY(JB4_sload_path[6] & !JB4L31);


--JB4_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_B3
--operation mode is arithmetic

JB4_sload_path[5]_lut_out = JB4_sload_path[5] $ JB4L11;
JB4_sload_path[5] = DFFE(JB4_sload_path[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_B3
--operation mode is arithmetic

JB4L31 = CARRY(!JB4L11 # !JB4_sload_path[5]);


--JB4_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_B3
--operation mode is arithmetic

JB4_sload_path[4]_lut_out = JB4_sload_path[4] $ !JB4L9;
JB4_sload_path[4] = DFFE(JB4_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_B3
--operation mode is arithmetic

JB4L11 = CARRY(JB4_sload_path[4] & !JB4L9);


--JB4_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_B3
--operation mode is arithmetic

JB4_sload_path[3]_lut_out = JB4_sload_path[3] $ JB4L7;
JB4_sload_path[3] = DFFE(JB4_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_B3
--operation mode is arithmetic

JB4L9 = CARRY(!JB4L7 # !JB4_sload_path[3]);


--JB4_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_B3
--operation mode is arithmetic

JB4_sload_path[2]_lut_out = JB4_sload_path[2] $ !JB4L5;
JB4_sload_path[2] = DFFE(JB4_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_B3
--operation mode is arithmetic

JB4L7 = CARRY(JB4_sload_path[2] & !JB4L5);


--JB4_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_B3
--operation mode is arithmetic

JB4_sload_path[1]_lut_out = JB4_sload_path[1] $ JB4L3;
JB4_sload_path[1] = DFFE(JB4_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_B3
--operation mode is arithmetic

JB4L5 = CARRY(!JB4L3 # !JB4_sload_path[1]);


--JB4_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_B3
--operation mode is qfbk_counter

JB4_sload_path[0]_lut_out = !JB4_sload_path[0];
JB4_sload_path[0] = DFFE(JB4_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst39);

--JB4L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_B3
--operation mode is qfbk_counter

JB4L3 = CARRY(JB4_sload_path[0]);


--JB6_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_U1
--operation mode is qfbk_counter

JB6_sload_path[0]_lut_out = !JB6_sload_path[0];
JB6_sload_path[0] = DFFE(JB6_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_7_U1
--operation mode is qfbk_counter

JB6_the_carries[1] = CARRY(LB1L3 $ !JB6_sload_path[0]);


--JB6_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_7_U1
--operation mode is arithmetic

JB6_pre_out[1]_lut_out = JB6_pre_out[1] $ JB6_the_carries[1];
JB6_pre_out[1] = DFFE(JB6_pre_out[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_7_U1
--operation mode is arithmetic

JB6_the_carries[2] = CARRY(JB6_pre_out[1] $ LB1L3 # !JB6_the_carries[1]);


--JB6_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_7_U1
--operation mode is arithmetic

JB6_pre_out[2]_lut_out = JB6_pre_out[2] $ !JB6_the_carries[2];
JB6_pre_out[2] = DFFE(JB6_pre_out[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_7_U1
--operation mode is arithmetic

JB6_the_carries[3] = CARRY(!JB6_the_carries[2] & (JB6_pre_out[2] $ !LB1L3));


--JB6_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_7_U1
--operation mode is arithmetic

JB6_pre_out[3]_lut_out = JB6_pre_out[3] $ JB6_the_carries[3];
JB6_pre_out[3] = DFFE(JB6_pre_out[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_7_U1
--operation mode is arithmetic

JB6_the_carries[4] = CARRY(JB6_pre_out[3] $ LB1L3 # !JB6_the_carries[3]);


--JB6_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_7_U1
--operation mode is arithmetic

JB6_pre_out[4]_lut_out = JB6_pre_out[4] $ !JB6_the_carries[4];
JB6_pre_out[4] = DFFE(JB6_pre_out[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_7_U1
--operation mode is arithmetic

JB6_the_carries[5] = CARRY(!JB6_the_carries[4] & (JB6_pre_out[4] $ !LB1L3));


--JB6_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_7_U1
--operation mode is arithmetic

JB6_pre_out[5]_lut_out = JB6_pre_out[5] $ JB6_the_carries[5];
JB6_pre_out[5] = DFFE(JB6_pre_out[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_7_U1
--operation mode is arithmetic

JB6_the_carries[6] = CARRY(JB6_pre_out[5] $ LB1L3 # !JB6_the_carries[5]);


--JB6_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_7_U1
--operation mode is arithmetic

JB6_pre_out[6]_lut_out = JB6_pre_out[6] $ !JB6_the_carries[6];
JB6_pre_out[6] = DFFE(JB6_pre_out[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_7_U1
--operation mode is arithmetic

JB6_the_carries[7] = CARRY(!JB6_the_carries[6] & (JB6_pre_out[6] $ !LB1L3));


--JB6_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_7_U1
--operation mode is arithmetic

JB6_pre_out[7]_lut_out = JB6_pre_out[7] $ JB6_the_carries[7];
JB6_pre_out[7] = DFFE(JB6_pre_out[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_7_U1
--operation mode is arithmetic

JB6_the_carries[8] = CARRY(JB6_pre_out[7] $ LB1L3 # !JB6_the_carries[7]);


--JB6_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_7_U1
--operation mode is arithmetic

JB6_pre_out[8]_lut_out = JB6_pre_out[8] $ !JB6_the_carries[8];
JB6_pre_out[8] = DFFE(JB6_pre_out[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_7_U1
--operation mode is arithmetic

JB6_the_carries[9] = CARRY(!JB6_the_carries[8] & (JB6_pre_out[8] $ !LB1L3));


--JB6_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_7_U1
--operation mode is arithmetic

JB6_pre_out[9]_lut_out = JB6_pre_out[9] $ JB6_the_carries[9];
JB6_pre_out[9] = DFFE(JB6_pre_out[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_7_U1
--operation mode is arithmetic

JB6_the_carries[10] = CARRY(JB6_pre_out[9] $ LB1L3 # !JB6_the_carries[9]);


--JB6_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_9_U1
--operation mode is arithmetic

JB6_pre_out[10]_lut_out = JB6_pre_out[10] $ !JB6_the_carries[10];
JB6_pre_out[10] = DFFE(JB6_pre_out[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_9_U1
--operation mode is arithmetic

JB6_the_carries[11] = CARRY(!JB6_the_carries[10] & (LB1L3 $ !JB6_pre_out[10]));


--JB6_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_9_U1
--operation mode is arithmetic

JB6_pre_out[11]_lut_out = JB6_pre_out[11] $ JB6_the_carries[11];
JB6_pre_out[11] = DFFE(JB6_pre_out[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_9_U1
--operation mode is arithmetic

JB6_the_carries[12] = CARRY(LB1L3 $ JB6_pre_out[11] # !JB6_the_carries[11]);


--JB6_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_9_U1
--operation mode is arithmetic

JB6_pre_out[12]_lut_out = JB6_pre_out[12] $ !JB6_the_carries[12];
JB6_pre_out[12] = DFFE(JB6_pre_out[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_9_U1
--operation mode is arithmetic

JB6_the_carries[13] = CARRY(!JB6_the_carries[12] & (LB1L3 $ !JB6_pre_out[12]));


--JB6_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_9_U1
--operation mode is arithmetic

JB6_pre_out[13]_lut_out = JB6_pre_out[13] $ JB6_the_carries[13];
JB6_pre_out[13] = DFFE(JB6_pre_out[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_9_U1
--operation mode is arithmetic

JB6_the_carries[14] = CARRY(LB1L3 $ JB6_pre_out[13] # !JB6_the_carries[13]);


--JB6_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_9_U1
--operation mode is arithmetic

JB6_pre_out[14]_lut_out = JB6_pre_out[14] $ !JB6_the_carries[14];
JB6_pre_out[14] = DFFE(JB6_pre_out[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);

--JB6_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_9_U1
--operation mode is arithmetic

JB6_the_carries[15] = CARRY(!JB6_the_carries[14] & (LB1L3 $ !JB6_pre_out[14]));


--JB6_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_9_U1
--operation mode is normal

JB6_pre_out[15]_lut_out = JB6_pre_out[15] $ JB6_the_carries[15];
JB6_pre_out[15] = DFFE(JB6_pre_out[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst22);


--JB7_q[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_15_C4
--operation mode is normal

JB7_q[15]_lut_out = JB7L13 $ JB7_q[15];
JB7_q[15]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[15]) # (!VB1_CRC_ERR & JB7_q[15]_lut_out);
JB7_q[15] = DFFE(JB7_q[15]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);


--JB7_q[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_15_C4
--operation mode is counter

JB7_q[14]_lut_out = JB7_q[14] $ !JB7L92;
JB7_q[14]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[14]) # (!VB1_CRC_ERR & JB7_q[14]_lut_out);
JB7_q[14] = DFFE(JB7_q[14]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_15_C4
--operation mode is counter

JB7L13 = CARRY(JB7_q[14] & !JB7L92);


--JB7_q[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_15_C4
--operation mode is counter

JB7_q[13]_lut_out = JB7_q[13] $ JB7L72;
JB7_q[13]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[13]) # (!VB1_CRC_ERR & JB7_q[13]_lut_out);
JB7_q[13] = DFFE(JB7_q[13]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_15_C4
--operation mode is counter

JB7L92 = CARRY(!JB7L72 # !JB7_q[13]);


--JB7_q[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_15_C4
--operation mode is counter

JB7_q[12]_lut_out = JB7_q[12] $ !JB7L52;
JB7_q[12]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[12]) # (!VB1_CRC_ERR & JB7_q[12]_lut_out);
JB7_q[12] = DFFE(JB7_q[12]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_15_C4
--operation mode is counter

JB7L72 = CARRY(JB7_q[12] & !JB7L52);


--JB7_q[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_15_C4
--operation mode is counter

JB7_q[11]_lut_out = JB7_q[11] $ JB7L32;
JB7_q[11]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[11]) # (!VB1_CRC_ERR & JB7_q[11]_lut_out);
JB7_q[11] = DFFE(JB7_q[11]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_15_C4
--operation mode is counter

JB7L52 = CARRY(!JB7L32 # !JB7_q[11]);


--JB7_q[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_15_C4
--operation mode is counter

JB7_q[10]_lut_out = JB7_q[10] $ !JB7L12;
JB7_q[10]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[10]) # (!VB1_CRC_ERR & JB7_q[10]_lut_out);
JB7_q[10] = DFFE(JB7_q[10]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_15_C4
--operation mode is counter

JB7L32 = CARRY(JB7_q[10] & !JB7L12);


--JB7_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_13_C4
--operation mode is counter

JB7_q[9]_lut_out = JB7_q[9] $ JB7L91;
JB7_q[9]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[9]) # (!VB1_CRC_ERR & JB7_q[9]_lut_out);
JB7_q[9] = DFFE(JB7_q[9]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_13_C4
--operation mode is counter

JB7L12 = CARRY(!JB7L91 # !JB7_q[9]);


--JB7_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_13_C4
--operation mode is counter

JB7_q[8]_lut_out = JB7_q[8] $ !JB7L71;
JB7_q[8]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[8]) # (!VB1_CRC_ERR & JB7_q[8]_lut_out);
JB7_q[8] = DFFE(JB7_q[8]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_13_C4
--operation mode is counter

JB7L91 = CARRY(JB7_q[8] & !JB7L71);


--JB7_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_13_C4
--operation mode is counter

JB7_q[7]_lut_out = JB7_q[7] $ JB7L51;
JB7_q[7]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[7]) # (!VB1_CRC_ERR & JB7_q[7]_lut_out);
JB7_q[7] = DFFE(JB7_q[7]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_13_C4
--operation mode is counter

JB7L71 = CARRY(!JB7L51 # !JB7_q[7]);


--JB7_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_13_C4
--operation mode is counter

JB7_q[6]_lut_out = JB7_q[6] $ !JB7L31;
JB7_q[6]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[6]) # (!VB1_CRC_ERR & JB7_q[6]_lut_out);
JB7_q[6] = DFFE(JB7_q[6]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_13_C4
--operation mode is counter

JB7L51 = CARRY(JB7_q[6] & !JB7L31);


--JB7_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_13_C4
--operation mode is counter

JB7_q[5]_lut_out = JB7_q[5] $ JB7L11;
JB7_q[5]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[5]) # (!VB1_CRC_ERR & JB7_q[5]_lut_out);
JB7_q[5] = DFFE(JB7_q[5]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_13_C4
--operation mode is counter

JB7L31 = CARRY(!JB7L11 # !JB7_q[5]);


--JB7_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_13_C4
--operation mode is counter

JB7_q[4]_lut_out = JB7_q[4] $ !JB7L9;
JB7_q[4]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[4]) # (!VB1_CRC_ERR & JB7_q[4]_lut_out);
JB7_q[4] = DFFE(JB7_q[4]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_13_C4
--operation mode is counter

JB7L11 = CARRY(JB7_q[4] & !JB7L9);


--JB7_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_13_C4
--operation mode is counter

JB7_q[3]_lut_out = JB7_q[3] $ JB7L7;
JB7_q[3]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[3]) # (!VB1_CRC_ERR & JB7_q[3]_lut_out);
JB7_q[3] = DFFE(JB7_q[3]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_C4
--operation mode is counter

JB7L9 = CARRY(!JB7L7 # !JB7_q[3]);


--JB7_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_13_C4
--operation mode is counter

JB7_q[2]_lut_out = JB7_q[2] $ !JB7L5;
JB7_q[2]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[2]) # (!VB1_CRC_ERR & JB7_q[2]_lut_out);
JB7_q[2] = DFFE(JB7_q[2]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_C4
--operation mode is counter

JB7L7 = CARRY(JB7_q[2] & !JB7L5);


--JB7_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_13_C4
--operation mode is counter

JB7_q[1]_lut_out = JB7_q[1] $ JB7L3;
JB7_q[1]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[1]) # (!VB1_CRC_ERR & JB7_q[1]_lut_out);
JB7_q[1] = DFFE(JB7_q[1]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_C4
--operation mode is counter

JB7L5 = CARRY(!JB7L3 # !JB7_q[1]);


--JB7_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_13_C4
--operation mode is qfbk_counter

JB7_q[0]_lut_out = !JB7_q[0];
JB7_q[0]_sload_eqn = (VB1_CRC_ERR & LB1_inst40[0]) # (!VB1_CRC_ERR & JB7_q[0]_lut_out);
JB7_q[0] = DFFE(JB7_q[0]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , LB1_inst5);

--JB7L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_C4
--operation mode is qfbk_counter

JB7L3 = CARRY(JB7_q[0]);


--JB11_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_E1
--operation mode is normal

JB11_sload_path[5]_lut_out = JB11_sload_path[5] $ (JB11L11 & CD1_valid_wreq);
JB11_sload_path[5] = DFFE(JB11_sload_path[5]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );


--JB11_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_E1
--operation mode is arithmetic

JB11_sload_path[4]_lut_out = JB11_sload_path[4] $ (CD1_valid_wreq & !JB11L9);
JB11_sload_path[4] = DFFE(JB11_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB11L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_E1
--operation mode is arithmetic

JB11L11 = CARRY(JB11_sload_path[4] & !JB11L9);


--JB11_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_E1
--operation mode is arithmetic

JB11_sload_path[3]_lut_out = JB11_sload_path[3] $ (CD1_valid_wreq & JB11L7);
JB11_sload_path[3] = DFFE(JB11_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB11L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_E1
--operation mode is arithmetic

JB11L9 = CARRY(!JB11L7 # !JB11_sload_path[3]);


--JB11_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_E1
--operation mode is arithmetic

JB11_sload_path[2]_lut_out = JB11_sload_path[2] $ (CD1_valid_wreq & !JB11L5);
JB11_sload_path[2] = DFFE(JB11_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB11L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_E1
--operation mode is arithmetic

JB11L7 = CARRY(JB11_sload_path[2] & !JB11L5);


--JB11_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_E1
--operation mode is arithmetic

JB11_sload_path[1]_lut_out = JB11_sload_path[1] $ (CD1_valid_wreq & JB11L3);
JB11_sload_path[1] = DFFE(JB11_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB11L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_E1
--operation mode is arithmetic

JB11L5 = CARRY(!JB11L3 # !JB11_sload_path[1]);


--JB11_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_E1
--operation mode is qfbk_counter

JB11_sload_path[0]_lut_out = CD1_valid_wreq $ JB11_sload_path[0];
JB11_sload_path[0] = DFFE(JB11_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB11L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_E1
--operation mode is qfbk_counter

JB11L3 = CARRY(JB11_sload_path[0]);


--JB01_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_E1
--operation mode is normal

JB01_sload_path[4]_lut_out = JB01_sload_path[4] $ (CD1L1 & !JB01L9);
JB01_sload_path[4] = DFFE(JB01_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );


--JB01_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_E1
--operation mode is arithmetic

JB01_sload_path[3]_lut_out = JB01_sload_path[3] $ (CD1L1 & JB01L7);
JB01_sload_path[3] = DFFE(JB01_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB01L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_E1
--operation mode is arithmetic

JB01L9 = CARRY(!JB01L7 # !JB01_sload_path[3]);


--JB01_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_E1
--operation mode is arithmetic

JB01_sload_path[2]_lut_out = JB01_sload_path[2] $ (CD1L1 & !JB01L5);
JB01_sload_path[2] = DFFE(JB01_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB01L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_E1
--operation mode is arithmetic

JB01L7 = CARRY(JB01_sload_path[2] & !JB01L5);


--JB01_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_E1
--operation mode is arithmetic

JB01_sload_path[1]_lut_out = JB01_sload_path[1] $ (CD1L1 & JB01L3);
JB01_sload_path[1] = DFFE(JB01_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB01L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_E1
--operation mode is arithmetic

JB01L5 = CARRY(!JB01L3 # !JB01_sload_path[1]);


--JB01_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_E1
--operation mode is qfbk_counter

JB01_sload_path[0]_lut_out = CD1L1 $ JB01_sload_path[0];
JB01_sload_path[0] = DFFE(JB01_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB01L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_E1
--operation mode is qfbk_counter

JB01L3 = CARRY(JB01_sload_path[0]);


--JB9_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_E1
--operation mode is qfbk_counter

JB9_sload_path[0]_lut_out = !JB9_sload_path[0];
JB9_sload_path[0]_sload_eqn = (DD1L1 & JB9_sload_path[0]) # (!DD1L1 & JB9_sload_path[0]_lut_out);
JB9_sload_path[0] = DFFE(JB9_sload_path[0]_sload_eqn, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB9_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_8_E1
--operation mode is qfbk_counter

JB9_the_carries[1] = CARRY(CD1_valid_wreq $ !JB9_sload_path[0]);


--JB9_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_8_E1
--operation mode is counter

JB9_pre_out[1]_lut_out = JB9_pre_out[1] $ JB9_the_carries[1];
JB9_pre_out[1]_sload_eqn = (DD1L1 & JB9_pre_out[1]) # (!DD1L1 & JB9_pre_out[1]_lut_out);
JB9_pre_out[1] = DFFE(JB9_pre_out[1]_sload_eqn, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB9_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_8_E1
--operation mode is counter

JB9_the_carries[2] = CARRY(JB9_pre_out[1] $ CD1_valid_wreq # !JB9_the_carries[1]);


--JB9_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_8_E1
--operation mode is counter

JB9_pre_out[2]_lut_out = JB9_pre_out[2] $ !JB9_the_carries[2];
JB9_pre_out[2]_sload_eqn = (DD1L1 & JB9_pre_out[2]) # (!DD1L1 & JB9_pre_out[2]_lut_out);
JB9_pre_out[2] = DFFE(JB9_pre_out[2]_sload_eqn, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB9_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_8_E1
--operation mode is counter

JB9_the_carries[3] = CARRY(!JB9_the_carries[2] & (JB9_pre_out[2] $ !CD1_valid_wreq));


--JB9_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_8_E1
--operation mode is counter

JB9_pre_out[3]_lut_out = JB9_pre_out[3] $ JB9_the_carries[3];
JB9_pre_out[3]_sload_eqn = (DD1L1 & JB9_pre_out[3]) # (!DD1L1 & JB9_pre_out[3]_lut_out);
JB9_pre_out[3] = DFFE(JB9_pre_out[3]_sload_eqn, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB9_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_8_E1
--operation mode is counter

JB9_the_carries[4] = CARRY(JB9_pre_out[3] $ CD1_valid_wreq # !JB9_the_carries[3]);


--JB9_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_8_E1
--operation mode is counter

JB9_pre_out[4]_lut_out = JB9_pre_out[4] $ !JB9_the_carries[4];
JB9_pre_out[4]_sload_eqn = (DD1L1 & JB9_pre_out[4]) # (!DD1L1 & JB9_pre_out[4]_lut_out);
JB9_pre_out[4] = DFFE(JB9_pre_out[4]_sload_eqn, GLOBAL(FE1_outclock0), WC1L41Q, , );

--JB9_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_8_E1
--operation mode is counter

JB9_the_carries[5] = CARRY(!JB9_the_carries[4] & (JB9_pre_out[4] $ !CD1_valid_wreq));


--JB9_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_8_E1
--operation mode is normal

JB9_pre_out[5]_lut_out = JB9_the_carries[5] $ JB9_pre_out[5];
JB9_pre_out[5]_sload_eqn = (DD1L1 & JB9_pre_out[5]) # (!DD1L1 & JB9_pre_out[5]_lut_out);
JB9_pre_out[5] = DFFE(JB9_pre_out[5]_sload_eqn, GLOBAL(FE1_outclock0), WC1L41Q, , );


--JB8_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_5_E1
--operation mode is counter

JB8_q[5]_lut_out = JB8_q[5] $ JB8L11;
JB8_q[5]_sload_eqn = (WC1L02Q & VCC) # (!WC1L02Q & JB8_q[5]_lut_out);
JB8_q[5] = DFFE(JB8_q[5]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1L91Q);

--JB8_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_5_E1
--operation mode is counter

JB8_cout = CARRY(JB8_q[5] # !JB8L11);


--JB8_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_5_E1
--operation mode is counter

JB8_q[4]_lut_out = JB8_q[4] $ !JB8L9;
JB8_q[4]_sload_eqn = (WC1L02Q & VCC) # (!WC1L02Q & JB8_q[4]_lut_out);
JB8_q[4] = DFFE(JB8_q[4]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1L91Q);

--JB8L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_E1
--operation mode is counter

JB8L11 = CARRY(!JB8_q[4] & !JB8L9);


--JB8_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_5_E1
--operation mode is counter

JB8_q[3]_lut_out = JB8_q[3] $ JB8L7;
JB8_q[3]_sload_eqn = (WC1L02Q & ~GND) # (!WC1L02Q & JB8_q[3]_lut_out);
JB8_q[3] = DFFE(JB8_q[3]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1L91Q);

--JB8L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_E1
--operation mode is counter

JB8L9 = CARRY(JB8_q[3] # !JB8L7);


--JB8_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_5_E1
--operation mode is counter

JB8_q[2]_lut_out = JB8_q[2] $ !JB8L5;
JB8_q[2]_sload_eqn = (WC1L02Q & ~GND) # (!WC1L02Q & JB8_q[2]_lut_out);
JB8_q[2] = DFFE(JB8_q[2]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1L91Q);

--JB8L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_E1
--operation mode is counter

JB8L7 = CARRY(!JB8_q[2] & !JB8L5);


--JB8_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_5_E1
--operation mode is counter

JB8_q[1]_lut_out = JB8_q[1] $ JB8L3;
JB8_q[1]_sload_eqn = (WC1L02Q & ~GND) # (!WC1L02Q & JB8_q[1]_lut_out);
JB8_q[1] = DFFE(JB8_q[1]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1L91Q);

--JB8L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_E1
--operation mode is counter

JB8L5 = CARRY(JB8_q[1] # !JB8L3);


--JB8_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_5_E1
--operation mode is qfbk_counter

JB8_q[0]_lut_out = !JB8_q[0];
JB8_q[0]_sload_eqn = (WC1L02Q & ~GND) # (!WC1L02Q & JB8_q[0]_lut_out);
JB8_q[0] = DFFE(JB8_q[0]_sload_eqn, GLOBAL(FE1_outclock0), , , WC1L91Q);

--JB8L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_E1
--operation mode is qfbk_counter

JB8L3 = CARRY(!JB8_q[0]);


--JB21_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_9_F2
--operation mode is counter

JB21_q[7]_lut_out = JB21_q[7] $ JB21L51;
JB21_q[7]_sload_eqn = (DC1L1 & PB1L24Q) # (!DC1L1 & JB21_q[7]_lut_out);
JB21_q[7] = DFFE(JB21_q[7]_sload_eqn, GLOBAL(FE1_outclock0), !NB1L22Q, , DC1L2);

--JB21_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_9_F2
--operation mode is counter

JB21_cout = CARRY(JB21_q[7] # !JB21L51);


--JB21_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_9_F2
--operation mode is counter

JB21_q[6]_lut_out = JB21_q[6] $ !JB21L31;
JB21_q[6]_sload_eqn = (DC1L1 & PB1L14Q) # (!DC1L1 & JB21_q[6]_lut_out);
JB21_q[6] = DFFE(JB21_q[6]_sload_eqn, GLOBAL(FE1_outclock0), !NB1L22Q, , DC1L2);

--JB21L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_F2
--operation mode is counter

JB21L51 = CARRY(!JB21_q[6] & !JB21L31);


--JB21_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_9_F2
--operation mode is counter

JB21_q[5]_lut_out = JB21_q[5] $ JB21L11;
JB21_q[5]_sload_eqn = (DC1L1 & PB1L04Q) # (!DC1L1 & JB21_q[5]_lut_out);
JB21_q[5] = DFFE(JB21_q[5]_sload_eqn, GLOBAL(FE1_outclock0), !NB1L22Q, , DC1L2);

--JB21L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_F2
--operation mode is counter

JB21L31 = CARRY(JB21_q[5] # !JB21L11);


--JB21_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_9_F2
--operation mode is counter

JB21_q[4]_lut_out = JB21_q[4] $ !JB21L9;
JB21_q[4]_sload_eqn = (DC1L1 & PB1L93Q) # (!DC1L1 & JB21_q[4]_lut_out);
JB21_q[4] = DFFE(JB21_q[4]_sload_eqn, GLOBAL(FE1_outclock0), !NB1L22Q, , DC1L2);

--JB21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_F2
--operation mode is counter

JB21L11 = CARRY(!JB21_q[4] & !JB21L9);


--JB21_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_9_F2
--operation mode is counter

JB21_q[3]_lut_out = JB21_q[3] $ JB21L7;
JB21_q[3]_sload_eqn = (DC1L1 & PB1L73) # (!DC1L1 & JB21_q[3]_lut_out);
JB21_q[3] = DFFE(JB21_q[3]_sload_eqn, GLOBAL(FE1_outclock0), !NB1L22Q, , DC1L2);

--JB21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_F2
--operation mode is counter

JB21L9 = CARRY(JB21_q[3] # !JB21L7);


--JB21_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_9_F2
--operation mode is counter

JB21_q[2]_lut_out = JB21_q[2] $ !JB21L5;
JB21_q[2]_sload_eqn = (DC1L1 & PB1L63Q) # (!DC1L1 & JB21_q[2]_lut_out);
JB21_q[2] = DFFE(JB21_q[2]_sload_eqn, GLOBAL(FE1_outclock0), !NB1L22Q, , DC1L2);

--JB21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_F2
--operation mode is counter

JB21L7 = CARRY(!JB21_q[2] & !JB21L5);


--JB21_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_9_F2
--operation mode is counter

JB21_q[1]_lut_out = JB21_q[1] $ JB21L3;
JB21_q[1]_sload_eqn = (DC1L1 & PB1L43) # (!DC1L1 & JB21_q[1]_lut_out);
JB21_q[1] = DFFE(JB21_q[1]_sload_eqn, GLOBAL(FE1_outclock0), !NB1L22Q, , DC1L2);

--JB21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_F2
--operation mode is counter

JB21L5 = CARRY(JB21_q[1] # !JB21L3);


--JB21_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_9_F2
--operation mode is qfbk_counter

JB21_q[0]_lut_out = !JB21_q[0];
JB21_q[0]_sload_eqn = (DC1L1 & PB1L33Q) # (!DC1L1 & JB21_q[0]_lut_out);
JB21_q[0] = DFFE(JB21_q[0]_sload_eqn, GLOBAL(FE1_outclock0), !NB1L22Q, , DC1L2);

--JB21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_F2
--operation mode is qfbk_counter

JB21L3 = CARRY(!JB21_q[0]);


--JB5_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_P1
--operation mode is normal

JB5_sload_path[4]_lut_out = JB5_sload_path[4] $ !JB5L9;
JB5_sload_path[4] = DFFE(JB5_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), SC1L6Q, , );


--JB5_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_P1
--operation mode is arithmetic

JB5_sload_path[3]_lut_out = JB5_sload_path[3] $ JB5L7;
JB5_sload_path[3] = DFFE(JB5_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), SC1L6Q, , );

--JB5L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_P1
--operation mode is arithmetic

JB5L9 = CARRY(!JB5L7 # !JB5_sload_path[3]);


--JB5_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_P1
--operation mode is arithmetic

JB5_sload_path[2]_lut_out = JB5_sload_path[2] $ !JB5L5;
JB5_sload_path[2] = DFFE(JB5_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), SC1L6Q, , );

--JB5L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_P1
--operation mode is arithmetic

JB5L7 = CARRY(JB5_sload_path[2] & !JB5L5);


--JB5_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_P1
--operation mode is arithmetic

JB5_sload_path[1]_lut_out = JB5_sload_path[1] $ JB5L3;
JB5_sload_path[1] = DFFE(JB5_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), SC1L6Q, , );

--JB5L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_P1
--operation mode is arithmetic

JB5L5 = CARRY(!JB5L3 # !JB5_sload_path[1]);


--JB5_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_P1
--operation mode is qfbk_counter

JB5_sload_path[0]_lut_out = !JB5_sload_path[0];
JB5_sload_path[0] = DFFE(JB5_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), SC1L6Q, , );

--JB5L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_P1
--operation mode is qfbk_counter

JB5L3 = CARRY(JB5_sload_path[0]);


--JB2_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_2_N4
--operation mode is counter

JB2_sload_path[4]_lut_out = JB2_sload_path[4] $ !JB2L9;
JB2_sload_path[4]_reg_input = !PC5_aeb_out & JB2_sload_path[4]_lut_out;
JB2_sload_path[4] = DFFE(JB2_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), EC1L9Q, , );

--JB2L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_N4
--operation mode is counter

JB2L11 = CARRY(JB2_sload_path[4] & !JB2L9);


--JB2_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_2_N4
--operation mode is counter

JB2_sload_path[3]_lut_out = JB2_sload_path[3] $ JB2L7;
JB2_sload_path[3]_reg_input = !PC5_aeb_out & JB2_sload_path[3]_lut_out;
JB2_sload_path[3] = DFFE(JB2_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), EC1L9Q, , );

--JB2L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_N4
--operation mode is counter

JB2L9 = CARRY(!JB2L7 # !JB2_sload_path[3]);


--JB2_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_2_N4
--operation mode is counter

JB2_sload_path[2]_lut_out = JB2_sload_path[2] $ !JB2L5;
JB2_sload_path[2]_reg_input = !PC5_aeb_out & JB2_sload_path[2]_lut_out;
JB2_sload_path[2] = DFFE(JB2_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), EC1L9Q, , );

--JB2L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_N4
--operation mode is counter

JB2L7 = CARRY(JB2_sload_path[2] & !JB2L5);


--JB2_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_2_N4
--operation mode is counter

JB2_sload_path[1]_lut_out = JB2_sload_path[1] $ JB2L3;
JB2_sload_path[1]_reg_input = !PC5_aeb_out & JB2_sload_path[1]_lut_out;
JB2_sload_path[1] = DFFE(JB2_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), EC1L9Q, , );

--JB2L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_N4
--operation mode is counter

JB2L5 = CARRY(!JB2L3 # !JB2_sload_path[1]);


--JB2_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_N4
--operation mode is qfbk_counter

JB2_sload_path[0]_lut_out = !JB2_sload_path[0];
JB2_sload_path[0]_reg_input = !PC5_aeb_out & JB2_sload_path[0]_lut_out;
JB2_sload_path[0] = DFFE(JB2_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), EC1L9Q, , );

--JB2L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_N4
--operation mode is qfbk_counter

JB2L3 = CARRY(JB2_sload_path[0]);


--JB2L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_2_N4
--operation mode is arithmetic

JB2L12 = PC5_aeb_out # JB2L11;

--JB2_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_2_N4
--operation mode is arithmetic

JB2_cout = CARRY(!PC5_aeb_out & !JB2L11);


--JB3_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_N4
--operation mode is normal

JB3_sload_path[3]_lut_out = JB3L7 $ JB3_sload_path[3];
JB3_sload_path[3] = DFFE(JB3_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , JB2L31);


--JB3_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_N4
--operation mode is arithmetic

JB3_sload_path[2]_lut_out = JB3_sload_path[2] $ !JB3L5;
JB3_sload_path[2] = DFFE(JB3_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , JB2L31);

--JB3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_N4
--operation mode is arithmetic

JB3L7 = CARRY(JB3_sload_path[2] & !JB3L5);


--JB3_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_N4
--operation mode is arithmetic

JB3_sload_path[1]_lut_out = JB3_sload_path[1] $ JB3L3;
JB3_sload_path[1] = DFFE(JB3_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , JB2L31);

--JB3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_N4
--operation mode is arithmetic

JB3L5 = CARRY(!JB3L3 # !JB3_sload_path[1]);


--JB3_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_N4
--operation mode is qfbk_counter

JB3_sload_path[0]_lut_out = !JB3_sload_path[0];
JB3_sload_path[0] = DFFE(JB3_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , JB2L31);

--JB3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_N4
--operation mode is qfbk_counter

JB3L3 = CARRY(JB3_sload_path[0]);


--JB71_q[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_8_K3
--operation mode is normal

JB71_q[15]_lut_out = JB71L13 $ JB71_q[15];
JB71_q[15] = DFFE(JB71_q[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);


--JB71_q[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_8_K3
--operation mode is arithmetic

JB71_q[14]_lut_out = JB71_q[14] $ !JB71L92;
JB71_q[14] = DFFE(JB71_q[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_8_K3
--operation mode is arithmetic

JB71L13 = CARRY(JB71_q[14] & !JB71L92);


--JB71_q[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_8_K3
--operation mode is arithmetic

JB71_q[13]_lut_out = JB71_q[13] $ JB71L72;
JB71_q[13] = DFFE(JB71_q[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_K3
--operation mode is arithmetic

JB71L92 = CARRY(!JB71L72 # !JB71_q[13]);


--JB71_q[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_8_K3
--operation mode is arithmetic

JB71_q[12]_lut_out = JB71_q[12] $ !JB71L52;
JB71_q[12] = DFFE(JB71_q[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_K3
--operation mode is arithmetic

JB71L72 = CARRY(JB71_q[12] & !JB71L52);


--JB71_q[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_8_K3
--operation mode is arithmetic

JB71_q[11]_lut_out = JB71_q[11] $ JB71L32;
JB71_q[11] = DFFE(JB71_q[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_K3
--operation mode is arithmetic

JB71L52 = CARRY(!JB71L32 # !JB71_q[11]);


--JB71_q[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_8_K3
--operation mode is arithmetic

JB71_q[10]_lut_out = JB71_q[10] $ !JB71L12;
JB71_q[10] = DFFE(JB71_q[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_K3
--operation mode is arithmetic

JB71L32 = CARRY(JB71_q[10] & !JB71L12);


--JB71_q[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_6_K3
--operation mode is arithmetic

JB71_q[9]_lut_out = JB71_q[9] $ JB71L91;
JB71_q[9] = DFFE(JB71_q[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_K3
--operation mode is arithmetic

JB71L12 = CARRY(!JB71L91 # !JB71_q[9]);


--JB71_q[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_6_K3
--operation mode is arithmetic

JB71_q[8]_lut_out = JB71_q[8] $ !JB71L71;
JB71_q[8] = DFFE(JB71_q[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_K3
--operation mode is arithmetic

JB71L91 = CARRY(JB71_q[8] & !JB71L71);


--JB71_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_6_K3
--operation mode is arithmetic

JB71_q[7]_lut_out = JB71_q[7] $ JB71L51;
JB71_q[7] = DFFE(JB71_q[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_K3
--operation mode is arithmetic

JB71L71 = CARRY(!JB71L51 # !JB71_q[7]);


--JB71_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_6_K3
--operation mode is arithmetic

JB71_q[6]_lut_out = JB71_q[6] $ !JB71L31;
JB71_q[6] = DFFE(JB71_q[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_K3
--operation mode is arithmetic

JB71L51 = CARRY(JB71_q[6] & !JB71L31);


--JB71_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_6_K3
--operation mode is arithmetic

JB71_q[5]_lut_out = JB71_q[5] $ JB71L11;
JB71_q[5] = DFFE(JB71_q[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_K3
--operation mode is arithmetic

JB71L31 = CARRY(!JB71L11 # !JB71_q[5]);


--JB71_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_6_K3
--operation mode is arithmetic

JB71_q[4]_lut_out = JB71_q[4] $ !JB71L9;
JB71_q[4] = DFFE(JB71_q[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_K3
--operation mode is arithmetic

JB71L11 = CARRY(JB71_q[4] & !JB71L9);


--JB71_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_6_K3
--operation mode is arithmetic

JB71_q[3]_lut_out = JB71_q[3] $ JB71L7;
JB71_q[3] = DFFE(JB71_q[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_K3
--operation mode is arithmetic

JB71L9 = CARRY(!JB71L7 # !JB71_q[3]);


--JB71_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_6_K3
--operation mode is arithmetic

JB71_q[2]_lut_out = JB71_q[2] $ !JB71L5;
JB71_q[2] = DFFE(JB71_q[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_K3
--operation mode is arithmetic

JB71L7 = CARRY(JB71_q[2] & !JB71L5);


--JB71_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_6_K3
--operation mode is arithmetic

JB71_q[1]_lut_out = JB71_q[1] $ JB71L3;
JB71_q[1] = DFFE(JB71_q[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_K3
--operation mode is arithmetic

JB71L5 = CARRY(!JB71L3 # !JB71_q[1]);


--JB71_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_6_K3
--operation mode is qfbk_counter

JB71_q[0]_lut_out = !JB71_q[0];
JB71_q[0] = DFFE(JB71_q[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , ND1L55Q);

--JB71L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_K3
--operation mode is qfbk_counter

JB71L3 = CARRY(JB71_q[0]);


--JB12_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_K4
--operation mode is qfbk_counter

JB12_sload_path[0]_lut_out = !JB12_sload_path[0];
JB12_sload_path[0] = DFFE(JB12_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_14_K4
--operation mode is qfbk_counter

JB12_the_carries[1] = CARRY(MB1_inst46 $ !JB12_sload_path[0]);


--JB12_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_14_K4
--operation mode is arithmetic

JB12_pre_out[1]_lut_out = JB12_pre_out[1] $ JB12_the_carries[1];
JB12_pre_out[1] = DFFE(JB12_pre_out[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_14_K4
--operation mode is arithmetic

JB12_the_carries[2] = CARRY(JB12_pre_out[1] $ MB1_inst46 # !JB12_the_carries[1]);


--JB12_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_14_K4
--operation mode is arithmetic

JB12_pre_out[2]_lut_out = JB12_pre_out[2] $ !JB12_the_carries[2];
JB12_pre_out[2] = DFFE(JB12_pre_out[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_14_K4
--operation mode is arithmetic

JB12_the_carries[3] = CARRY(!JB12_the_carries[2] & (MB1_inst46 $ !JB12_pre_out[2]));


--JB12_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_14_K4
--operation mode is arithmetic

JB12_pre_out[3]_lut_out = JB12_pre_out[3] $ JB12_the_carries[3];
JB12_pre_out[3] = DFFE(JB12_pre_out[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_14_K4
--operation mode is arithmetic

JB12_the_carries[4] = CARRY(JB12_pre_out[3] $ MB1_inst46 # !JB12_the_carries[3]);


--JB12_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_14_K4
--operation mode is arithmetic

JB12_pre_out[4]_lut_out = JB12_pre_out[4] $ !JB12_the_carries[4];
JB12_pre_out[4] = DFFE(JB12_pre_out[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_14_K4
--operation mode is arithmetic

JB12_the_carries[5] = CARRY(!JB12_the_carries[4] & (MB1_inst46 $ !JB12_pre_out[4]));


--JB12_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_14_K4
--operation mode is arithmetic

JB12_pre_out[5]_lut_out = JB12_pre_out[5] $ JB12_the_carries[5];
JB12_pre_out[5] = DFFE(JB12_pre_out[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_14_K4
--operation mode is arithmetic

JB12_the_carries[6] = CARRY(JB12_pre_out[5] $ MB1_inst46 # !JB12_the_carries[5]);


--JB12_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_14_K4
--operation mode is arithmetic

JB12_pre_out[6]_lut_out = JB12_pre_out[6] $ !JB12_the_carries[6];
JB12_pre_out[6] = DFFE(JB12_pre_out[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_14_K4
--operation mode is arithmetic

JB12_the_carries[7] = CARRY(!JB12_the_carries[6] & (MB1_inst46 $ !JB12_pre_out[6]));


--JB12_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_14_K4
--operation mode is arithmetic

JB12_pre_out[7]_lut_out = JB12_pre_out[7] $ JB12_the_carries[7];
JB12_pre_out[7] = DFFE(JB12_pre_out[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_14_K4
--operation mode is arithmetic

JB12_the_carries[8] = CARRY(JB12_pre_out[7] $ MB1_inst46 # !JB12_the_carries[7]);


--JB12_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_14_K4
--operation mode is arithmetic

JB12_pre_out[8]_lut_out = JB12_pre_out[8] $ !JB12_the_carries[8];
JB12_pre_out[8] = DFFE(JB12_pre_out[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_14_K4
--operation mode is arithmetic

JB12_the_carries[9] = CARRY(!JB12_the_carries[8] & (MB1_inst46 $ !JB12_pre_out[8]));


--JB12_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_14_K4
--operation mode is arithmetic

JB12_pre_out[9]_lut_out = JB12_pre_out[9] $ JB12_the_carries[9];
JB12_pre_out[9] = DFFE(JB12_pre_out[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_14_K4
--operation mode is arithmetic

JB12_the_carries[10] = CARRY(JB12_pre_out[9] $ MB1_inst46 # !JB12_the_carries[9]);


--JB12_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_16_K4
--operation mode is arithmetic

JB12_pre_out[10]_lut_out = JB12_pre_out[10] $ !JB12_the_carries[10];
JB12_pre_out[10] = DFFE(JB12_pre_out[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_16_K4
--operation mode is arithmetic

JB12_the_carries[11] = CARRY(!JB12_the_carries[10] & (JB12_pre_out[10] $ !MB1_inst46));


--JB12_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_16_K4
--operation mode is arithmetic

JB12_pre_out[11]_lut_out = JB12_pre_out[11] $ JB12_the_carries[11];
JB12_pre_out[11] = DFFE(JB12_pre_out[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_16_K4
--operation mode is arithmetic

JB12_the_carries[12] = CARRY(JB12_pre_out[11] $ MB1_inst46 # !JB12_the_carries[11]);


--JB12_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_16_K4
--operation mode is arithmetic

JB12_pre_out[12]_lut_out = JB12_pre_out[12] $ !JB12_the_carries[12];
JB12_pre_out[12] = DFFE(JB12_pre_out[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_16_K4
--operation mode is arithmetic

JB12_the_carries[13] = CARRY(!JB12_the_carries[12] & (JB12_pre_out[12] $ !MB1_inst46));


--JB12_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_16_K4
--operation mode is arithmetic

JB12_pre_out[13]_lut_out = JB12_pre_out[13] $ JB12_the_carries[13];
JB12_pre_out[13] = DFFE(JB12_pre_out[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_16_K4
--operation mode is arithmetic

JB12_the_carries[14] = CARRY(JB12_pre_out[13] $ MB1_inst46 # !JB12_the_carries[13]);


--JB12_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_16_K4
--operation mode is arithmetic

JB12_pre_out[14]_lut_out = JB12_pre_out[14] $ !JB12_the_carries[14];
JB12_pre_out[14] = DFFE(JB12_pre_out[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);

--JB12_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_16_K4
--operation mode is arithmetic

JB12_the_carries[15] = CARRY(!JB12_the_carries[14] & (JB12_pre_out[14] $ !MB1_inst46));


--JB12_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_16_K4
--operation mode is normal

JB12_pre_out[15]_lut_out = JB12_the_carries[15] $ JB12_pre_out[15];
JB12_pre_out[15] = DFFE(JB12_pre_out[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst48);


--JB91_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_Y3
--operation mode is arithmetic

JB91_sload_path[2]_lut_out = JB91_sload_path[2] $ !JB91L5;
JB91_sload_path[2] = DFFE(JB91_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !ND1_STF, , ND1L701Q);

--JB91_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC3_9_Y3
--operation mode is arithmetic

JB91_cout = CARRY(JB91_sload_path[2] & !JB91L5);


--JB91_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_Y3
--operation mode is arithmetic

JB91_sload_path[1]_lut_out = JB91_sload_path[1] $ JB91L3;
JB91_sload_path[1] = DFFE(JB91_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !ND1_STF, , ND1L701Q);

--JB91L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_Y3
--operation mode is arithmetic

JB91L5 = CARRY(!JB91L3 # !JB91_sload_path[1]);


--JB91_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_Y3
--operation mode is arithmetic

JB91_sload_path[0]_lut_out = !JB91_sload_path[0];
JB91_sload_path[0] = DFFE(JB91_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !ND1_STF, , ND1L701Q);

--JB91L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_Y3
--operation mode is arithmetic

JB91L3 = CARRY(JB91_sload_path[0]);


--JB02_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC7_10_Y3
--operation mode is arithmetic

JB02_sload_path[2]_lut_out = JB02_sload_path[2] $ JB02L6;
JB02_sload_path[2] = DFFE(JB02_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !ND1_STF, , ND1L701Q);

--JB02_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC7_10_Y3
--operation mode is arithmetic

JB02_cout = CARRY(!JB02L6 # !JB02_sload_path[2]);


--JB02_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC6_10_Y3
--operation mode is arithmetic

JB02_sload_path[1]_lut_out = JB02_sload_path[1] $ !JB02L4;
JB02_sload_path[1] = DFFE(JB02_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !ND1_STF, , ND1L701Q);

--JB02L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC6_10_Y3
--operation mode is arithmetic

JB02L6 = CARRY(JB02_sload_path[1] & !JB02L4);


--JB02_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC5_10_Y3
--operation mode is arithmetic

JB02_sload_path[0]_lut_out = JB02_sload_path[0] $ JB02L3;
JB02_sload_path[0] = DFFE(JB02_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !ND1_STF, , ND1L701Q);

--JB02L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC5_10_Y3
--operation mode is arithmetic

JB02L4 = CARRY(!JB02L3 # !JB02_sload_path[0]);


--JB61_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_8_Y3
--operation mode is qfbk_counter

JB61_q[0]_lut_out = !JB61_q[0];
JB61_q[0]_sload_eqn = (ND1_STF & ME1_portadataout[2]) # (!ND1_STF & JB61_q[0]_lut_out);
JB61_q[0] = DFFE(JB61_q[0]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_8_Y3
--operation mode is qfbk_counter

JB61_the_carries[1] = CARRY(ND1_PL_INC $ !JB61_q[0]);


--JB61_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_8_Y3
--operation mode is counter

JB61_pre_out[1]_lut_out = JB61_pre_out[1] $ JB61_the_carries[1];
JB61_pre_out[1]_sload_eqn = (ND1_STF & ME1_portadataout[3]) # (!ND1_STF & JB61_pre_out[1]_lut_out);
JB61_pre_out[1] = DFFE(JB61_pre_out[1]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_8_Y3
--operation mode is counter

JB61_the_carries[2] = CARRY(JB61_pre_out[1] $ ND1_PL_INC # !JB61_the_carries[1]);


--JB61_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_8_Y3
--operation mode is counter

JB61_pre_out[2]_lut_out = JB61_pre_out[2] $ !JB61_the_carries[2];
JB61_pre_out[2]_sload_eqn = (ND1_STF & ME1_portadataout[4]) # (!ND1_STF & JB61_pre_out[2]_lut_out);
JB61_pre_out[2] = DFFE(JB61_pre_out[2]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_8_Y3
--operation mode is counter

JB61_the_carries[3] = CARRY(!JB61_the_carries[2] & (JB61_pre_out[2] $ !ND1_PL_INC));


--JB61_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_8_Y3
--operation mode is counter

JB61_pre_out[3]_lut_out = JB61_pre_out[3] $ JB61_the_carries[3];
JB61_pre_out[3]_sload_eqn = (ND1_STF & ME1_portadataout[5]) # (!ND1_STF & JB61_pre_out[3]_lut_out);
JB61_pre_out[3] = DFFE(JB61_pre_out[3]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_8_Y3
--operation mode is counter

JB61_the_carries[4] = CARRY(JB61_pre_out[3] $ ND1_PL_INC # !JB61_the_carries[3]);


--JB61_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_8_Y3
--operation mode is counter

JB61_pre_out[4]_lut_out = JB61_pre_out[4] $ !JB61_the_carries[4];
JB61_pre_out[4]_sload_eqn = (ND1_STF & ME1_portadataout[6]) # (!ND1_STF & JB61_pre_out[4]_lut_out);
JB61_pre_out[4] = DFFE(JB61_pre_out[4]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_8_Y3
--operation mode is counter

JB61_the_carries[5] = CARRY(!JB61_the_carries[4] & (JB61_pre_out[4] $ !ND1_PL_INC));


--JB61_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_8_Y3
--operation mode is counter

JB61_pre_out[5]_lut_out = JB61_pre_out[5] $ JB61_the_carries[5];
JB61_pre_out[5]_sload_eqn = (ND1_STF & ME1_portadataout[7]) # (!ND1_STF & JB61_pre_out[5]_lut_out);
JB61_pre_out[5] = DFFE(JB61_pre_out[5]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_8_Y3
--operation mode is counter

JB61_the_carries[6] = CARRY(JB61_pre_out[5] $ ND1_PL_INC # !JB61_the_carries[5]);


--JB61_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_8_Y3
--operation mode is counter

JB61_pre_out[6]_lut_out = JB61_pre_out[6] $ !JB61_the_carries[6];
JB61_pre_out[6]_sload_eqn = (ND1_STF & ME1_portadataout[8]) # (!ND1_STF & JB61_pre_out[6]_lut_out);
JB61_pre_out[6] = DFFE(JB61_pre_out[6]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_8_Y3
--operation mode is counter

JB61_the_carries[7] = CARRY(!JB61_the_carries[6] & (JB61_pre_out[6] $ !ND1_PL_INC));


--JB61_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_8_Y3
--operation mode is counter

JB61_pre_out[7]_lut_out = JB61_pre_out[7] $ JB61_the_carries[7];
JB61_pre_out[7]_sload_eqn = (ND1_STF & ME1_portadataout[9]) # (!ND1_STF & JB61_pre_out[7]_lut_out);
JB61_pre_out[7] = DFFE(JB61_pre_out[7]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_8_Y3
--operation mode is counter

JB61_the_carries[8] = CARRY(JB61_pre_out[7] $ ND1_PL_INC # !JB61_the_carries[7]);


--JB61_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_8_Y3
--operation mode is counter

JB61_pre_out[8]_lut_out = JB61_pre_out[8] $ !JB61_the_carries[8];
JB61_pre_out[8]_sload_eqn = (ND1_STF & ME1_portadataout[10]) # (!ND1_STF & JB61_pre_out[8]_lut_out);
JB61_pre_out[8] = DFFE(JB61_pre_out[8]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_8_Y3
--operation mode is counter

JB61_the_carries[9] = CARRY(!JB61_the_carries[8] & (JB61_pre_out[8] $ !ND1_PL_INC));


--JB61_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_8_Y3
--operation mode is counter

JB61_pre_out[9]_lut_out = JB61_pre_out[9] $ JB61_the_carries[9];
JB61_pre_out[9]_sload_eqn = (ND1_STF & ME1_portadataout[11]) # (!ND1_STF & JB61_pre_out[9]_lut_out);
JB61_pre_out[9] = DFFE(JB61_pre_out[9]_sload_eqn, GLOBAL(FE1_outclock0), , , ND1L101Q);

--JB61_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_8_Y3
--operation mode is counter

JB61_the_carries[10] = CARRY(JB61_pre_out[9] $ ND1_PL_INC # !JB61_the_carries[9]);


--JB31_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_14_T1
--operation mode is qfbk_counter

JB31_q[0]_lut_out = !JB31_q[0];
JB31_q[0]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & JB31_q[0]_lut_out);
JB31_q[0] = DFFE(JB31_q[0]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--JB31_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_14_T1
--operation mode is qfbk_counter

JB31_the_carries[1] = CARRY(GD1L61 $ !JB31_q[0]);


--JB31_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_14_T1
--operation mode is counter

JB31_pre_out[1]_lut_out = JB31_pre_out[1] $ JB31_the_carries[1];
JB31_pre_out[1]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & JB31_pre_out[1]_lut_out);
JB31_pre_out[1] = DFFE(JB31_pre_out[1]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--JB31_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_14_T1
--operation mode is counter

JB31_the_carries[2] = CARRY(JB31_pre_out[1] $ GD1L61 # !JB31_the_carries[1]);


--JB31_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_14_T1
--operation mode is counter

JB31_pre_out[2]_lut_out = JB31_pre_out[2] $ !JB31_the_carries[2];
JB31_pre_out[2]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & JB31_pre_out[2]_lut_out);
JB31_pre_out[2] = DFFE(JB31_pre_out[2]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--JB31_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_14_T1
--operation mode is counter

JB31_the_carries[3] = CARRY(!JB31_the_carries[2] & (JB31_pre_out[2] $ !GD1L61));


--JB31_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_14_T1
--operation mode is counter

JB31_pre_out[3]_lut_out = JB31_pre_out[3] $ JB31_the_carries[3];
JB31_pre_out[3]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & JB31_pre_out[3]_lut_out);
JB31_pre_out[3] = DFFE(JB31_pre_out[3]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--JB31_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_14_T1
--operation mode is counter

JB31_the_carries[4] = CARRY(JB31_pre_out[3] $ GD1L61 # !JB31_the_carries[3]);


--JB31_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_14_T1
--operation mode is counter

JB31_pre_out[4]_lut_out = JB31_pre_out[4] $ !JB31_the_carries[4];
JB31_pre_out[4]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & JB31_pre_out[4]_lut_out);
JB31_pre_out[4] = DFFE(JB31_pre_out[4]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--JB31_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_14_T1
--operation mode is counter

JB31_the_carries[5] = CARRY(!JB31_the_carries[4] & (JB31_pre_out[4] $ !GD1L61));


--JB31_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_14_T1
--operation mode is counter

JB31_pre_out[5]_lut_out = JB31_pre_out[5] $ JB31_the_carries[5];
JB31_pre_out[5]_sload_eqn = (GD1L4 & PB1L92) # (!GD1L4 & JB31_pre_out[5]_lut_out);
JB31_pre_out[5] = DFFE(JB31_pre_out[5]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--JB31_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_14_T1
--operation mode is counter

JB31_the_carries[6] = CARRY(JB31_pre_out[5] $ GD1L61 # !JB31_the_carries[5]);


--JB31_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_14_T1
--operation mode is counter

JB31_pre_out[6]_lut_out = JB31_pre_out[6] $ !JB31_the_carries[6];
JB31_pre_out[6]_sload_eqn = (GD1L4 & PB1L13) # (!GD1L4 & JB31_pre_out[6]_lut_out);
JB31_pre_out[6] = DFFE(JB31_pre_out[6]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);

--JB31_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_14_T1
--operation mode is counter

JB31_the_carries[7] = CARRY(!JB31_the_carries[6] & (JB31_pre_out[6] $ !GD1L61));


--JB31_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_14_T1
--operation mode is normal

JB31_pre_out[7]_lut_out = JB31_the_carries[7] $ JB31_pre_out[7];
JB31_pre_out[7]_sload_eqn = (GD1L4 & VCC) # (!GD1L4 & JB31_pre_out[7]_lut_out);
JB31_pre_out[7] = DFFE(JB31_pre_out[7]_sload_eqn, GLOBAL(FE1_outclock0), , , GD1L3);


--JB81_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_5_G1
--operation mode is counter

JB81_q[7]_lut_out = JB81_q[7] $ JB81L51;
JB81_q[7]_sload_eqn = (QD1L1 & PB1L75) # (!QD1L1 & JB81_q[7]_lut_out);
JB81_q[7] = DFFE(JB81_q[7]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , QD1L2);

--JB81_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_5_G1
--operation mode is counter

JB81_cout = CARRY(JB81_q[7] # !JB81L51);


--JB81_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_5_G1
--operation mode is counter

JB81_q[6]_lut_out = JB81_q[6] $ !JB81L31;
JB81_q[6]_sload_eqn = (QD1L1 & PB1L55) # (!QD1L1 & JB81_q[6]_lut_out);
JB81_q[6] = DFFE(JB81_q[6]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , QD1L2);

--JB81L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_G1
--operation mode is counter

JB81L51 = CARRY(!JB81_q[6] & !JB81L31);


--JB81_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_5_G1
--operation mode is counter

JB81_q[5]_lut_out = JB81_q[5] $ JB81L11;
JB81_q[5]_sload_eqn = (QD1L1 & PB1L35) # (!QD1L1 & JB81_q[5]_lut_out);
JB81_q[5] = DFFE(JB81_q[5]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , QD1L2);

--JB81L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_G1
--operation mode is counter

JB81L31 = CARRY(JB81_q[5] # !JB81L11);


--JB81_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_5_G1
--operation mode is counter

JB81_q[4]_lut_out = JB81_q[4] $ !JB81L9;
JB81_q[4]_sload_eqn = (QD1L1 & PB1L15) # (!QD1L1 & JB81_q[4]_lut_out);
JB81_q[4] = DFFE(JB81_q[4]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , QD1L2);

--JB81L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_G1
--operation mode is counter

JB81L11 = CARRY(!JB81_q[4] & !JB81L9);


--JB81_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_5_G1
--operation mode is counter

JB81_q[3]_lut_out = JB81_q[3] $ JB81L7;
JB81_q[3]_sload_eqn = (QD1L1 & PB1L94) # (!QD1L1 & JB81_q[3]_lut_out);
JB81_q[3] = DFFE(JB81_q[3]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , QD1L2);

--JB81L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_G1
--operation mode is counter

JB81L9 = CARRY(JB81_q[3] # !JB81L7);


--JB81_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_5_G1
--operation mode is counter

JB81_q[2]_lut_out = JB81_q[2] $ !JB81L5;
JB81_q[2]_sload_eqn = (QD1L1 & PB1L74) # (!QD1L1 & JB81_q[2]_lut_out);
JB81_q[2] = DFFE(JB81_q[2]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , QD1L2);

--JB81L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_G1
--operation mode is counter

JB81L7 = CARRY(!JB81_q[2] & !JB81L5);


--JB81_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_5_G1
--operation mode is counter

JB81_q[1]_lut_out = JB81_q[1] $ JB81L3;
JB81_q[1]_sload_eqn = (QD1L1 & PB1L54) # (!QD1L1 & JB81_q[1]_lut_out);
JB81_q[1] = DFFE(JB81_q[1]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , QD1L2);

--JB81L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_G1
--operation mode is counter

JB81L5 = CARRY(JB81_q[1] # !JB81L3);


--JB81_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_5_G1
--operation mode is qfbk_counter

JB81_q[0]_lut_out = !JB81_q[0];
JB81_q[0]_sload_eqn = (QD1L1 & PB1L34) # (!QD1L1 & JB81_q[0]_lut_out);
JB81_q[0] = DFFE(JB81_q[0]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , QD1L2);

--JB81L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_G1
--operation mode is qfbk_counter

JB81L3 = CARRY(!JB81_q[0]);


--JB41_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_O4
--operation mode is counter

JB41_sload_path[4]_lut_out = JB41_sload_path[4] $ !JB41L9;
JB41_sload_path[4]_reg_input = !JB41_pre_sclr & JB41_sload_path[4]_lut_out;
JB41_sload_path[4] = DFFE(JB41_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !XD1L4Q);

--JB41L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_O4
--operation mode is counter

JB41L11 = CARRY(JB41_sload_path[4] & !JB41L9);


--JB41_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_O4
--operation mode is counter

JB41_sload_path[3]_lut_out = JB41_sload_path[3] $ JB41L7;
JB41_sload_path[3]_reg_input = !JB41_pre_sclr & JB41_sload_path[3]_lut_out;
JB41_sload_path[3] = DFFE(JB41_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !XD1L4Q);

--JB41L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_O4
--operation mode is counter

JB41L9 = CARRY(!JB41L7 # !JB41_sload_path[3]);


--JB41_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_O4
--operation mode is counter

JB41_sload_path[2]_lut_out = JB41_sload_path[2] $ !JB41L5;
JB41_sload_path[2]_reg_input = !JB41_pre_sclr & JB41_sload_path[2]_lut_out;
JB41_sload_path[2] = DFFE(JB41_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !XD1L4Q);

--JB41L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_O4
--operation mode is counter

JB41L7 = CARRY(JB41_sload_path[2] & !JB41L5);


--JB41_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_O4
--operation mode is counter

JB41_sload_path[1]_lut_out = JB41_sload_path[1] $ JB41L3;
JB41_sload_path[1]_reg_input = !JB41_pre_sclr & JB41_sload_path[1]_lut_out;
JB41_sload_path[1] = DFFE(JB41_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !XD1L4Q);

--JB41L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_O4
--operation mode is counter

JB41L5 = CARRY(!JB41L3 # !JB41_sload_path[1]);


--JB41_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_O4
--operation mode is qfbk_counter

JB41_sload_path[0]_lut_out = !JB41_sload_path[0];
JB41_sload_path[0]_reg_input = !JB41_pre_sclr & JB41_sload_path[0]_lut_out;
JB41_sload_path[0] = DFFE(JB41_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !XD1L4Q);

--JB41L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_O4
--operation mode is qfbk_counter

JB41L3 = CARRY(JB41_sload_path[0]);


--JB41L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_10_O4
--operation mode is arithmetic

JB41L22 = PC11_aeb_out # JB41L11;

--JB41_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_10_O4
--operation mode is arithmetic

JB41_cout = CARRY(!PC11_aeb_out & !JB41L11);


--JB51_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_O4
--operation mode is counter

JB51_sload_path[3]_lut_out = JB51_sload_path[3] $ JB51L7;
JB51_sload_path[3]_reg_input = !PC21_aeb_out & JB51_sload_path[3]_lut_out;
JB51_sload_path[3] = DFFE(JB51_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), XD1L7Q, , JB41L31);

--JB51L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_O4
--operation mode is counter

JB51L9 = CARRY(!JB51L7 # !JB51_sload_path[3]);


--JB51_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_O4
--operation mode is counter

JB51_sload_path[2]_lut_out = JB51_sload_path[2] $ !JB51L5;
JB51_sload_path[2]_reg_input = !PC21_aeb_out & JB51_sload_path[2]_lut_out;
JB51_sload_path[2] = DFFE(JB51_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), XD1L7Q, , JB41L31);

--JB51L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_O4
--operation mode is counter

JB51L7 = CARRY(JB51_sload_path[2] & !JB51L5);


--JB51_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_O4
--operation mode is counter

JB51_sload_path[1]_lut_out = JB51_sload_path[1] $ JB51L3;
JB51_sload_path[1]_reg_input = !PC21_aeb_out & JB51_sload_path[1]_lut_out;
JB51_sload_path[1] = DFFE(JB51_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), XD1L7Q, , JB41L31);

--JB51L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_O4
--operation mode is counter

JB51L5 = CARRY(!JB51L3 # !JB51_sload_path[1]);


--JB51_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_O4
--operation mode is qfbk_counter

JB51_sload_path[0]_lut_out = !JB51_sload_path[0];
JB51_sload_path[0]_reg_input = !PC21_aeb_out & JB51_sload_path[0]_lut_out;
JB51_sload_path[0] = DFFE(JB51_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), XD1L7Q, , JB41L31);

--JB51L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_O4
--operation mode is qfbk_counter

JB51L3 = CARRY(JB51_sload_path[0]);


--JB51L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_9_O4
--operation mode is arithmetic

JB51L81 = PC21_aeb_out # !JB51L9;

--JB51_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_9_O4
--operation mode is arithmetic

JB51_cout = CARRY(PC21_aeb_out # !JB51L9);


--KE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC5_7_A1
--operation mode is normal

KE1_lcell_hgrant = GND;


--KE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC3_9_A1
--operation mode is normal

KE1_lcell_hresp0 = !B1L43Q;


--KE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC3_7_A1
--operation mode is normal

KE1_lcell_hresp1 = VCC;


--FE2_outclock0 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock0 at PLL_3
FE2_outclock0 = PLL(CLK1p, , );

--FE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_3
FE2_outclock1 = PLL(CLK1p, , );


--FE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
FE1_outclock0 = PLL(CLK2p, , );


--WB1L23 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0COMBOUT at LC1_3_R1
--operation mode is arithmetic

WB1L23 = WB1_ind[0] & !WB1_ina[0];

--WB1L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0 at LC1_3_R1
--operation mode is arithmetic

WB1L13 = CARRY(WB1_ind[0] & !WB1_ina[0]);


--WB1L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1COMBOUT at LC2_3_R1
--operation mode is arithmetic

WB1L43 = WB1_ind[1] & (WB1L13 # !WB1_ina[1]) # !WB1_ind[1] & !WB1_ina[1] & WB1L13;

--WB1L33 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1 at LC2_3_R1
--operation mode is arithmetic

WB1L33 = CARRY(WB1_ind[1] & WB1_ina[1] & !WB1L13 # !WB1_ind[1] & (WB1_ina[1] # !WB1L13));


--WB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2COMBOUT at LC3_3_R1
--operation mode is arithmetic

WB1L63 = WB1_ind[2] & (!WB1L33 # !WB1_ina[2]) # !WB1_ind[2] & !WB1_ina[2] & !WB1L33;

--WB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2 at LC3_3_R1
--operation mode is arithmetic

WB1L53 = CARRY(WB1_ind[2] & (!WB1L33 # !WB1_ina[2]) # !WB1_ind[2] & !WB1_ina[2] & !WB1L33);


--WB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3COMBOUT at LC4_3_R1
--operation mode is arithmetic

WB1L83 = WB1_ind[3] & (WB1L53 # !WB1_ina[3]) # !WB1_ind[3] & !WB1_ina[3] & WB1L53;

--WB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3 at LC4_3_R1
--operation mode is arithmetic

WB1L73 = CARRY(WB1_ind[3] & WB1_ina[3] & !WB1L53 # !WB1_ind[3] & (WB1_ina[3] # !WB1L53));


--WB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4COMBOUT at LC5_3_R1
--operation mode is arithmetic

WB1L04 = WB1_ind[4] & (!WB1L73 # !WB1_ina[4]) # !WB1_ind[4] & !WB1_ina[4] & !WB1L73;

--WB1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4 at LC5_3_R1
--operation mode is arithmetic

WB1L93 = CARRY(WB1_ind[4] & (!WB1L73 # !WB1_ina[4]) # !WB1_ind[4] & !WB1_ina[4] & !WB1L73);


--WB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5COMBOUT at LC6_3_R1
--operation mode is arithmetic

WB1L24 = WB1_ind[5] & (WB1L93 # !WB1_ina[5]) # !WB1_ind[5] & !WB1_ina[5] & WB1L93;

--WB1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5 at LC6_3_R1
--operation mode is arithmetic

WB1L14 = CARRY(WB1_ind[5] & WB1_ina[5] & !WB1L93 # !WB1_ind[5] & (WB1_ina[5] # !WB1L93));


--WB1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6COMBOUT at LC7_3_R1
--operation mode is arithmetic

WB1L44 = WB1_ind[6] & (!WB1L14 # !WB1_ina[6]) # !WB1_ind[6] & !WB1_ina[6] & !WB1L14;

--WB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6 at LC7_3_R1
--operation mode is arithmetic

WB1L34 = CARRY(WB1_ind[6] & (!WB1L14 # !WB1_ina[6]) # !WB1_ind[6] & !WB1_ina[6] & !WB1L14);


--WB1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7COMBOUT at LC8_3_R1
--operation mode is arithmetic

WB1L64 = WB1_ind[7] & (WB1L34 # !WB1_ina[7]) # !WB1_ind[7] & !WB1_ina[7] & WB1L34;

--WB1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7 at LC8_3_R1
--operation mode is arithmetic

WB1L54 = CARRY(WB1_ind[7] & WB1_ina[7] & !WB1L34 # !WB1_ind[7] & (WB1_ina[7] # !WB1L34));


--WB1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8COMBOUT at LC9_3_R1
--operation mode is arithmetic

WB1L84 = WB1_ind[8] & (!WB1L54 # !WB1_ina[8]) # !WB1_ind[8] & !WB1_ina[8] & !WB1L54;

--WB1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8 at LC9_3_R1
--operation mode is arithmetic

WB1L74 = CARRY(WB1_ind[8] & (!WB1L54 # !WB1_ina[8]) # !WB1_ind[8] & !WB1_ina[8] & !WB1L54);


--WB1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~9 at LC10_3_R1
--operation mode is normal

WB1L94 = WB1_ind[9] & (WB1L74 # !WB1_ina[9]) # !WB1_ind[9] & WB1L74 & !WB1_ina[9];


--WB1L181 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~6COMBOUT at LC2_11_R1
--operation mode is arithmetic

WB1L181 = WB1L161 & !WB1_dudt[0];

--WB1L081 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~6 at LC2_11_R1
--operation mode is arithmetic

WB1L081 = CARRY(WB1L161 & !WB1_dudt[0]);


--WB1L381 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~7COMBOUT at LC3_11_R1
--operation mode is arithmetic

WB1L381 = WB1L361 & (WB1L081 # !WB1_dudt[1]) # !WB1L361 & !WB1_dudt[1] & WB1L081;

--WB1L281 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~7 at LC3_11_R1
--operation mode is arithmetic

WB1L281 = CARRY(WB1L361 & WB1_dudt[1] & !WB1L081 # !WB1L361 & (WB1_dudt[1] # !WB1L081));


--WB1L581 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~8COMBOUT at LC4_11_R1
--operation mode is arithmetic

WB1L581 = WB1L561 & (!WB1L281 # !WB1_dudt[2]) # !WB1L561 & !WB1_dudt[2] & !WB1L281;

--WB1L481 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~8 at LC4_11_R1
--operation mode is arithmetic

WB1L481 = CARRY(WB1L561 & (!WB1L281 # !WB1_dudt[2]) # !WB1L561 & !WB1_dudt[2] & !WB1L281);


--WB1L781 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~9COMBOUT at LC5_11_R1
--operation mode is arithmetic

WB1L781 = WB1L761 & (WB1L481 # !WB1_dudt[3]) # !WB1L761 & !WB1_dudt[3] & WB1L481;

--WB1L681 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~9 at LC5_11_R1
--operation mode is arithmetic

WB1L681 = CARRY(WB1L761 & WB1_dudt[3] & !WB1L481 # !WB1L761 & (WB1_dudt[3] # !WB1L481));


--WB1L981 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~10COMBOUT at LC6_11_R1
--operation mode is arithmetic

WB1L981 = WB1L961 & (!WB1L681 # !WB1_dudt[4]) # !WB1L961 & !WB1_dudt[4] & !WB1L681;

--WB1L881 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~10 at LC6_11_R1
--operation mode is arithmetic

WB1L881 = CARRY(WB1L961 & (!WB1L681 # !WB1_dudt[4]) # !WB1L961 & !WB1_dudt[4] & !WB1L681);


--WB1L191 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~11COMBOUT at LC7_11_R1
--operation mode is arithmetic

WB1L191 = WB1L171 & (WB1L881 # !WB1_dudt[5]) # !WB1L171 & !WB1_dudt[5] & WB1L881;

--WB1L091 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~11 at LC7_11_R1
--operation mode is arithmetic

WB1L091 = CARRY(WB1L171 & WB1_dudt[5] & !WB1L881 # !WB1L171 & (WB1_dudt[5] # !WB1L881));


--WB1L391 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~12COMBOUT at LC8_11_R1
--operation mode is arithmetic

WB1L391 = WB1L371 & (!WB1L091 # !WB1_dudt[6]) # !WB1L371 & !WB1_dudt[6] & !WB1L091;

--WB1L291 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~12 at LC8_11_R1
--operation mode is arithmetic

WB1L291 = CARRY(WB1L371 & (!WB1L091 # !WB1_dudt[6]) # !WB1L371 & !WB1_dudt[6] & !WB1L091);


--WB1L591 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~13COMBOUT at LC9_11_R1
--operation mode is arithmetic

WB1L591 = WB1L571 & (WB1L291 # !WB1_dudt[7]) # !WB1L571 & !WB1_dudt[7] & WB1L291;

--WB1L491 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~13 at LC9_11_R1
--operation mode is arithmetic

WB1L491 = CARRY(WB1L571 & WB1_dudt[7] & !WB1L291 # !WB1L571 & (WB1_dudt[7] # !WB1L291));


--WB1L691 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~14 at LC10_11_R1
--operation mode is normal

WB1L691 = WB1L771 & (!WB1_dudt[8] # !WB1L491) # !WB1L771 & !WB1L491 & !WB1_dudt[8];


--WB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0COMBOUT at LC1_2_R1
--operation mode is arithmetic

WB1L2 = WB1_ina[0] & !WB1_ind[0];

--WB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0 at LC1_2_R1
--operation mode is arithmetic

WB1L1 = CARRY(WB1_ina[0] & !WB1_ind[0]);


--WB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1COMBOUT at LC2_2_R1
--operation mode is arithmetic

WB1L4 = WB1_ina[1] & (WB1L1 # !WB1_ind[1]) # !WB1_ina[1] & !WB1_ind[1] & WB1L1;

--WB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1 at LC2_2_R1
--operation mode is arithmetic

WB1L3 = CARRY(WB1_ina[1] & WB1_ind[1] & !WB1L1 # !WB1_ina[1] & (WB1_ind[1] # !WB1L1));


--WB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2COMBOUT at LC3_2_R1
--operation mode is arithmetic

WB1L6 = WB1_ina[2] & (!WB1L3 # !WB1_ind[2]) # !WB1_ina[2] & !WB1_ind[2] & !WB1L3;

--WB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2 at LC3_2_R1
--operation mode is arithmetic

WB1L5 = CARRY(WB1_ina[2] & (!WB1L3 # !WB1_ind[2]) # !WB1_ina[2] & !WB1_ind[2] & !WB1L3);


--WB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3COMBOUT at LC4_2_R1
--operation mode is arithmetic

WB1L8 = WB1_ina[3] & (WB1L5 # !WB1_ind[3]) # !WB1_ina[3] & !WB1_ind[3] & WB1L5;

--WB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3 at LC4_2_R1
--operation mode is arithmetic

WB1L7 = CARRY(WB1_ina[3] & WB1_ind[3] & !WB1L5 # !WB1_ina[3] & (WB1_ind[3] # !WB1L5));


--WB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4COMBOUT at LC5_2_R1
--operation mode is arithmetic

WB1L01 = WB1_ina[4] & (!WB1L7 # !WB1_ind[4]) # !WB1_ina[4] & !WB1_ind[4] & !WB1L7;

--WB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4 at LC5_2_R1
--operation mode is arithmetic

WB1L9 = CARRY(WB1_ina[4] & (!WB1L7 # !WB1_ind[4]) # !WB1_ina[4] & !WB1_ind[4] & !WB1L7);


--WB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5COMBOUT at LC6_2_R1
--operation mode is arithmetic

WB1L21 = WB1_ina[5] & (WB1L9 # !WB1_ind[5]) # !WB1_ina[5] & !WB1_ind[5] & WB1L9;

--WB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5 at LC6_2_R1
--operation mode is arithmetic

WB1L11 = CARRY(WB1_ina[5] & WB1_ind[5] & !WB1L9 # !WB1_ina[5] & (WB1_ind[5] # !WB1L9));


--WB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6COMBOUT at LC7_2_R1
--operation mode is arithmetic

WB1L41 = WB1_ina[6] & (!WB1L11 # !WB1_ind[6]) # !WB1_ina[6] & !WB1_ind[6] & !WB1L11;

--WB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6 at LC7_2_R1
--operation mode is arithmetic

WB1L31 = CARRY(WB1_ina[6] & (!WB1L11 # !WB1_ind[6]) # !WB1_ina[6] & !WB1_ind[6] & !WB1L11);


--WB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7COMBOUT at LC8_2_R1
--operation mode is arithmetic

WB1L61 = WB1_ina[7] & (WB1L31 # !WB1_ind[7]) # !WB1_ina[7] & !WB1_ind[7] & WB1L31;

--WB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7 at LC8_2_R1
--operation mode is arithmetic

WB1L51 = CARRY(WB1_ina[7] & WB1_ind[7] & !WB1L31 # !WB1_ina[7] & (WB1_ind[7] # !WB1L31));


--WB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8COMBOUT at LC9_2_R1
--operation mode is arithmetic

WB1L81 = WB1_ina[8] & (!WB1L51 # !WB1_ind[8]) # !WB1_ina[8] & !WB1_ind[8] & !WB1L51;

--WB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8 at LC9_2_R1
--operation mode is arithmetic

WB1L71 = CARRY(WB1_ina[8] & (!WB1L51 # !WB1_ind[8]) # !WB1_ina[8] & !WB1_ind[8] & !WB1L51);


--WB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~9 at LC10_2_R1
--operation mode is normal

WB1L91 = WB1_ina[9] & (WB1L71 # !WB1_ind[9]) # !WB1_ina[9] & WB1L71 & !WB1_ind[9];


--WB1L641 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~10COMBOUT at LC3_13_R1
--operation mode is arithmetic

WB1L641 = PB1L12Q & WB1L411 & WB1L061 # !PB1L12Q & (WB1L411 # WB1L061);

--WB1L541 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~10 at LC3_13_R1
--operation mode is arithmetic

WB1L541 = CARRY(PB1L12Q & (!WB1L061 # !WB1L411) # !PB1L12Q & !WB1L411 & !WB1L061);


--WB1L841 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~11COMBOUT at LC4_13_R1
--operation mode is arithmetic

WB1L841 = WB1L611 & (!WB1L541 # !PB1L22Q) # !WB1L611 & !PB1L22Q & !WB1L541;

--WB1L741 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~11 at LC4_13_R1
--operation mode is arithmetic

WB1L741 = CARRY(WB1L611 & (!WB1L541 # !PB1L22Q) # !WB1L611 & !PB1L22Q & !WB1L541);


--WB1L051 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~12COMBOUT at LC5_13_R1
--operation mode is arithmetic

WB1L051 = PB1L32Q & WB1L811 & WB1L741 # !PB1L32Q & (WB1L811 # WB1L741);

--WB1L941 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~12 at LC5_13_R1
--operation mode is arithmetic

WB1L941 = CARRY(PB1L32Q & (!WB1L741 # !WB1L811) # !PB1L32Q & !WB1L811 & !WB1L741);


--WB1L251 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~13COMBOUT at LC6_13_R1
--operation mode is arithmetic

WB1L251 = PB1L42Q & WB1L021 & !WB1L941 # !PB1L42Q & (WB1L021 # !WB1L941);

--WB1L151 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~13 at LC6_13_R1
--operation mode is arithmetic

WB1L151 = CARRY(PB1L42Q & WB1L021 & !WB1L941 # !PB1L42Q & (WB1L021 # !WB1L941));


--WB1L451 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~14COMBOUT at LC7_13_R1
--operation mode is arithmetic

WB1L451 = PB1L52Q & WB1L221 & WB1L151 # !PB1L52Q & (WB1L221 # WB1L151);

--WB1L351 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~14 at LC7_13_R1
--operation mode is arithmetic

WB1L351 = CARRY(PB1L52Q & (!WB1L151 # !WB1L221) # !PB1L52Q & !WB1L221 & !WB1L151);


--WB1L651 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~15COMBOUT at LC8_13_R1
--operation mode is arithmetic

WB1L651 = PB1L62Q & WB1L421 & !WB1L351 # !PB1L62Q & (WB1L421 # !WB1L351);

--WB1L551 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~15 at LC8_13_R1
--operation mode is arithmetic

WB1L551 = CARRY(PB1L62Q & WB1L421 & !WB1L351 # !PB1L62Q & (WB1L421 # !WB1L351));


--WB1L851 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~16COMBOUT at LC9_13_R1
--operation mode is arithmetic

WB1L851 = PB1L72Q & (WB1L621 # WB1L551) # !PB1L72Q & WB1L621 & WB1L551;

--WB1L751 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~16 at LC9_13_R1
--operation mode is arithmetic

WB1L751 = CARRY(PB1L72Q & !WB1L621 & !WB1L551 # !PB1L72Q & (!WB1L551 # !WB1L621));


--WB1L951 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~17 at LC10_13_R1
--operation mode is normal

WB1L951 = PB1L82Q & !WB1L751 & WB1L821 # !PB1L82Q & (WB1L821 # !WB1L751);


--WB1L031 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~10COMBOUT at LC2_8_R1
--operation mode is arithmetic

WB1L031 = !PB1L12Q & WB1L011;

--WB1L921 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~10 at LC2_8_R1
--operation mode is arithmetic

WB1L921 = CARRY(!PB1L12Q & WB1L011);


--WB1L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~11COMBOUT at LC3_8_R1
--operation mode is arithmetic

WB1L231 = PB1L22Q & WB1L211 & WB1L921 # !PB1L22Q & (WB1L211 # WB1L921);

--WB1L131 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~11 at LC3_8_R1
--operation mode is arithmetic

WB1L131 = CARRY(PB1L22Q & (!WB1L921 # !WB1L211) # !PB1L22Q & !WB1L211 & !WB1L921);


--WB1L431 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~12COMBOUT at LC4_8_R1
--operation mode is arithmetic

WB1L431 = PB1L32Q & WB1L411 & !WB1L131 # !PB1L32Q & (WB1L411 # !WB1L131);

--WB1L331 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~12 at LC4_8_R1
--operation mode is arithmetic

WB1L331 = CARRY(PB1L32Q & WB1L411 & !WB1L131 # !PB1L32Q & (WB1L411 # !WB1L131));


--WB1L631 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~13COMBOUT at LC5_8_R1
--operation mode is arithmetic

WB1L631 = WB1L611 & (WB1L331 # !PB1L42Q) # !WB1L611 & !PB1L42Q & WB1L331;

--WB1L531 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~13 at LC5_8_R1
--operation mode is arithmetic

WB1L531 = CARRY(WB1L611 & PB1L42Q & !WB1L331 # !WB1L611 & (PB1L42Q # !WB1L331));


--WB1L831 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~14COMBOUT at LC6_8_R1
--operation mode is arithmetic

WB1L831 = WB1L811 & (!WB1L531 # !PB1L52Q) # !WB1L811 & !PB1L52Q & !WB1L531;

--WB1L731 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~14 at LC6_8_R1
--operation mode is arithmetic

WB1L731 = CARRY(WB1L811 & (!WB1L531 # !PB1L52Q) # !WB1L811 & !PB1L52Q & !WB1L531);


--WB1L041 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~15COMBOUT at LC7_8_R1
--operation mode is arithmetic

WB1L041 = WB1L021 & (WB1L731 # !PB1L62Q) # !WB1L021 & !PB1L62Q & WB1L731;

--WB1L931 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~15 at LC7_8_R1
--operation mode is arithmetic

WB1L931 = CARRY(WB1L021 & PB1L62Q & !WB1L731 # !WB1L021 & (PB1L62Q # !WB1L731));


--WB1L241 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~16COMBOUT at LC8_8_R1
--operation mode is arithmetic

WB1L241 = PB1L72Q & (WB1L221 # !WB1L931) # !PB1L72Q & WB1L221 & !WB1L931;

--WB1L141 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~16 at LC8_8_R1
--operation mode is arithmetic

WB1L141 = CARRY(PB1L72Q & (WB1L221 # !WB1L931) # !PB1L72Q & WB1L221 & !WB1L931);


--WB1L341 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~17 at LC9_8_R1
--operation mode is normal

WB1L341 = WB1L421 & (WB1L141 # !PB1L82Q) # !WB1L421 & WB1L141 & !PB1L82Q;


--K1L731 is coinc:inst_coinc|i~605COMBOUT at LC5_8_J2
--operation mode is arithmetic

K1L731 = Y1_command_5_local[16] & !K1L701;

--K1L631 is coinc:inst_coinc|i~605 at LC5_8_J2
--operation mode is arithmetic

K1L631 = CARRY(Y1_command_5_local[16] & !K1L701);


--K1L931 is coinc:inst_coinc|i~606COMBOUT at LC6_8_J2
--operation mode is arithmetic

K1L931 = Y1_command_5_local[17] & (K1L631 # !K1L601) # !Y1_command_5_local[17] & !K1L601 & K1L631;

--K1L831 is coinc:inst_coinc|i~606 at LC6_8_J2
--operation mode is arithmetic

K1L831 = CARRY(Y1_command_5_local[17] & K1L601 & !K1L631 # !Y1_command_5_local[17] & (K1L601 # !K1L631));


--K1L141 is coinc:inst_coinc|i~607COMBOUT at LC7_8_J2
--operation mode is arithmetic

K1L141 = K1L501 & Y1_command_5_local[18] & !K1L831 # !K1L501 & (Y1_command_5_local[18] # !K1L831);

--K1L041 is coinc:inst_coinc|i~607 at LC7_8_J2
--operation mode is arithmetic

K1L041 = CARRY(K1L501 & Y1_command_5_local[18] & !K1L831 # !K1L501 & (Y1_command_5_local[18] # !K1L831));


--K1L341 is coinc:inst_coinc|i~608COMBOUT at LC8_8_J2
--operation mode is arithmetic

K1L341 = K1L401 & Y1_command_5_local[19] & K1L041 # !K1L401 & (Y1_command_5_local[19] # K1L041);

--K1L241 is coinc:inst_coinc|i~608 at LC8_8_J2
--operation mode is arithmetic

K1L241 = CARRY(K1L401 & (!K1L041 # !Y1_command_5_local[19]) # !K1L401 & !Y1_command_5_local[19] & !K1L041);


--K1L541 is coinc:inst_coinc|i~609COMBOUT at LC9_8_J2
--operation mode is arithmetic

K1L541 = Y1_command_5_local[20] & (!K1L241 # !K1L301) # !Y1_command_5_local[20] & !K1L301 & !K1L241;

--K1L441 is coinc:inst_coinc|i~609 at LC9_8_J2
--operation mode is arithmetic

K1L441 = CARRY(Y1_command_5_local[20] & (!K1L241 # !K1L301) # !Y1_command_5_local[20] & !K1L301 & !K1L241);


--K1L641 is coinc:inst_coinc|i~610 at LC10_8_J2
--operation mode is normal

K1L641 = Y1_command_5_local[21] & (K1L441 # !K1L201) # !Y1_command_5_local[21] & K1L441 & !K1L201;


--K1L841 is coinc:inst_coinc|i~611COMBOUT at LC4_8_R2
--operation mode is arithmetic

K1L841 = Y1_command_5_local[0] & !K1L101;

--K1L741 is coinc:inst_coinc|i~611 at LC4_8_R2
--operation mode is arithmetic

K1L741 = CARRY(Y1_command_5_local[0] & !K1L101);


--K1L051 is coinc:inst_coinc|i~612COMBOUT at LC5_8_R2
--operation mode is arithmetic

K1L051 = Y1_command_5_local[1] & (K1L741 # !K1L001) # !Y1_command_5_local[1] & !K1L001 & K1L741;

--K1L941 is coinc:inst_coinc|i~612 at LC5_8_R2
--operation mode is arithmetic

K1L941 = CARRY(Y1_command_5_local[1] & K1L001 & !K1L741 # !Y1_command_5_local[1] & (K1L001 # !K1L741));


--K1L251 is coinc:inst_coinc|i~613COMBOUT at LC6_8_R2
--operation mode is arithmetic

K1L251 = Y1_command_5_local[2] & (!K1L941 # !K1L99) # !Y1_command_5_local[2] & !K1L99 & !K1L941;

--K1L151 is coinc:inst_coinc|i~613 at LC6_8_R2
--operation mode is arithmetic

K1L151 = CARRY(Y1_command_5_local[2] & (!K1L941 # !K1L99) # !Y1_command_5_local[2] & !K1L99 & !K1L941);


--K1L451 is coinc:inst_coinc|i~614COMBOUT at LC7_8_R2
--operation mode is arithmetic

K1L451 = Y1_command_5_local[3] & (K1L151 # !K1L89) # !Y1_command_5_local[3] & !K1L89 & K1L151;

--K1L351 is coinc:inst_coinc|i~614 at LC7_8_R2
--operation mode is arithmetic

K1L351 = CARRY(Y1_command_5_local[3] & K1L89 & !K1L151 # !Y1_command_5_local[3] & (K1L89 # !K1L151));


--K1L651 is coinc:inst_coinc|i~615COMBOUT at LC8_8_R2
--operation mode is arithmetic

K1L651 = Y1_command_5_local[4] & (!K1L351 # !K1L79) # !Y1_command_5_local[4] & !K1L79 & !K1L351;

--K1L551 is coinc:inst_coinc|i~615 at LC8_8_R2
--operation mode is arithmetic

K1L551 = CARRY(Y1_command_5_local[4] & (!K1L351 # !K1L79) # !Y1_command_5_local[4] & !K1L79 & !K1L351);


--K1L751 is coinc:inst_coinc|i~616 at LC9_8_R2
--operation mode is normal

K1L751 = Y1_command_5_local[5] & (K1L551 # !K1L69) # !Y1_command_5_local[5] & K1L551 & !K1L69;


--K1L951 is coinc:inst_coinc|i~617COMBOUT at LC3_4_N2
--operation mode is arithmetic

K1L951 = K1_LCATWD_ATWD_B_down_post_cnt[0] & Y1_command_5_local[24];

--K1L851 is coinc:inst_coinc|i~617 at LC3_4_N2
--operation mode is arithmetic

K1L851 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[0] & Y1_command_5_local[24]);


--K1L161 is coinc:inst_coinc|i~618COMBOUT at LC4_4_N2
--operation mode is arithmetic

K1L161 = Y1_command_5_local[25] & (K1_LCATWD_ATWD_B_down_post_cnt[1] # K1L851) # !Y1_command_5_local[25] & K1_LCATWD_ATWD_B_down_post_cnt[1] & K1L851;

--K1L061 is coinc:inst_coinc|i~618 at LC4_4_N2
--operation mode is arithmetic

K1L061 = CARRY(Y1_command_5_local[25] & !K1_LCATWD_ATWD_B_down_post_cnt[1] & !K1L851 # !Y1_command_5_local[25] & (!K1L851 # !K1_LCATWD_ATWD_B_down_post_cnt[1]));


--K1L361 is coinc:inst_coinc|i~619COMBOUT at LC5_4_N2
--operation mode is arithmetic

K1L361 = K1_LCATWD_ATWD_B_down_post_cnt[2] & (Y1_command_5_local[26] # !K1L061) # !K1_LCATWD_ATWD_B_down_post_cnt[2] & Y1_command_5_local[26] & !K1L061;

--K1L261 is coinc:inst_coinc|i~619 at LC5_4_N2
--operation mode is arithmetic

K1L261 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[2] & (Y1_command_5_local[26] # !K1L061) # !K1_LCATWD_ATWD_B_down_post_cnt[2] & Y1_command_5_local[26] & !K1L061);


--K1L561 is coinc:inst_coinc|i~620COMBOUT at LC6_4_N2
--operation mode is arithmetic

K1L561 = Y1_command_5_local[27] & (K1_LCATWD_ATWD_B_down_post_cnt[3] # K1L261) # !Y1_command_5_local[27] & K1_LCATWD_ATWD_B_down_post_cnt[3] & K1L261;

--K1L461 is coinc:inst_coinc|i~620 at LC6_4_N2
--operation mode is arithmetic

K1L461 = CARRY(Y1_command_5_local[27] & !K1_LCATWD_ATWD_B_down_post_cnt[3] & !K1L261 # !Y1_command_5_local[27] & (!K1L261 # !K1_LCATWD_ATWD_B_down_post_cnt[3]));


--K1L761 is coinc:inst_coinc|i~621COMBOUT at LC7_4_N2
--operation mode is arithmetic

K1L761 = K1_LCATWD_ATWD_B_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L461) # !K1_LCATWD_ATWD_B_down_post_cnt[4] & Y1_command_5_local[28] & !K1L461;

--K1L661 is coinc:inst_coinc|i~621 at LC7_4_N2
--operation mode is arithmetic

K1L661 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L461) # !K1_LCATWD_ATWD_B_down_post_cnt[4] & Y1_command_5_local[28] & !K1L461);


--K1L861 is coinc:inst_coinc|i~622 at LC8_4_N2
--operation mode is normal

K1L861 = Y1_command_5_local[29] & (K1L661 # K1_LCATWD_ATWD_B_down_post_cnt[5]) # !Y1_command_5_local[29] & K1L661 & K1_LCATWD_ATWD_B_down_post_cnt[5];


--K1L071 is coinc:inst_coinc|i~623COMBOUT at LC4_6_X2
--operation mode is arithmetic

K1L071 = Y1_command_5_local[8] & K1_LCATWD_ATWD_B_up_post_cnt[0];

--K1L961 is coinc:inst_coinc|i~623 at LC4_6_X2
--operation mode is arithmetic

K1L961 = CARRY(Y1_command_5_local[8] & K1_LCATWD_ATWD_B_up_post_cnt[0]);


--K1L271 is coinc:inst_coinc|i~624COMBOUT at LC5_6_X2
--operation mode is arithmetic

K1L271 = Y1_command_5_local[9] & (K1_LCATWD_ATWD_B_up_post_cnt[1] # K1L961) # !Y1_command_5_local[9] & K1_LCATWD_ATWD_B_up_post_cnt[1] & K1L961;

--K1L171 is coinc:inst_coinc|i~624 at LC5_6_X2
--operation mode is arithmetic

K1L171 = CARRY(Y1_command_5_local[9] & !K1_LCATWD_ATWD_B_up_post_cnt[1] & !K1L961 # !Y1_command_5_local[9] & (!K1L961 # !K1_LCATWD_ATWD_B_up_post_cnt[1]));


--K1L471 is coinc:inst_coinc|i~625COMBOUT at LC6_6_X2
--operation mode is arithmetic

K1L471 = K1_LCATWD_ATWD_B_up_post_cnt[2] & (Y1_command_5_local[10] # !K1L171) # !K1_LCATWD_ATWD_B_up_post_cnt[2] & Y1_command_5_local[10] & !K1L171;

--K1L371 is coinc:inst_coinc|i~625 at LC6_6_X2
--operation mode is arithmetic

K1L371 = CARRY(K1_LCATWD_ATWD_B_up_post_cnt[2] & (Y1_command_5_local[10] # !K1L171) # !K1_LCATWD_ATWD_B_up_post_cnt[2] & Y1_command_5_local[10] & !K1L171);


--K1L671 is coinc:inst_coinc|i~626COMBOUT at LC7_6_X2
--operation mode is arithmetic

K1L671 = Y1_command_5_local[11] & (K1_LCATWD_ATWD_B_up_post_cnt[3] # K1L371) # !Y1_command_5_local[11] & K1_LCATWD_ATWD_B_up_post_cnt[3] & K1L371;

--K1L571 is coinc:inst_coinc|i~626 at LC7_6_X2
--operation mode is arithmetic

K1L571 = CARRY(Y1_command_5_local[11] & !K1_LCATWD_ATWD_B_up_post_cnt[3] & !K1L371 # !Y1_command_5_local[11] & (!K1L371 # !K1_LCATWD_ATWD_B_up_post_cnt[3]));


--K1L871 is coinc:inst_coinc|i~627COMBOUT at LC8_6_X2
--operation mode is arithmetic

K1L871 = Y1_command_5_local[12] & (K1_LCATWD_ATWD_B_up_post_cnt[4] # !K1L571) # !Y1_command_5_local[12] & K1_LCATWD_ATWD_B_up_post_cnt[4] & !K1L571;

--K1L771 is coinc:inst_coinc|i~627 at LC8_6_X2
--operation mode is arithmetic

K1L771 = CARRY(Y1_command_5_local[12] & (K1_LCATWD_ATWD_B_up_post_cnt[4] # !K1L571) # !Y1_command_5_local[12] & K1_LCATWD_ATWD_B_up_post_cnt[4] & !K1L571);


--K1L971 is coinc:inst_coinc|i~628 at LC9_6_X2
--operation mode is normal

K1L971 = Y1_command_5_local[13] & (K1L771 # K1_LCATWD_ATWD_B_up_post_cnt[5]) # !Y1_command_5_local[13] & K1L771 & K1_LCATWD_ATWD_B_up_post_cnt[5];


--K1L181 is coinc:inst_coinc|i~629COMBOUT at LC2_6_J2
--operation mode is arithmetic

K1L181 = Y1_command_5_local[16] & !K1L88;

--K1L081 is coinc:inst_coinc|i~629 at LC2_6_J2
--operation mode is arithmetic

K1L081 = CARRY(Y1_command_5_local[16] & !K1L88);


--K1L381 is coinc:inst_coinc|i~630COMBOUT at LC3_6_J2
--operation mode is arithmetic

K1L381 = Y1_command_5_local[17] & (K1L081 # !K1L78) # !Y1_command_5_local[17] & !K1L78 & K1L081;

--K1L281 is coinc:inst_coinc|i~630 at LC3_6_J2
--operation mode is arithmetic

K1L281 = CARRY(Y1_command_5_local[17] & K1L78 & !K1L081 # !Y1_command_5_local[17] & (K1L78 # !K1L081));


--K1L581 is coinc:inst_coinc|i~631COMBOUT at LC4_6_J2
--operation mode is arithmetic

K1L581 = K1L68 & Y1_command_5_local[18] & !K1L281 # !K1L68 & (Y1_command_5_local[18] # !K1L281);

--K1L481 is coinc:inst_coinc|i~631 at LC4_6_J2
--operation mode is arithmetic

K1L481 = CARRY(K1L68 & Y1_command_5_local[18] & !K1L281 # !K1L68 & (Y1_command_5_local[18] # !K1L281));


--K1L781 is coinc:inst_coinc|i~632COMBOUT at LC5_6_J2
--operation mode is arithmetic

K1L781 = K1L58 & Y1_command_5_local[19] & K1L481 # !K1L58 & (Y1_command_5_local[19] # K1L481);

--K1L681 is coinc:inst_coinc|i~632 at LC5_6_J2
--operation mode is arithmetic

K1L681 = CARRY(K1L58 & (!K1L481 # !Y1_command_5_local[19]) # !K1L58 & !Y1_command_5_local[19] & !K1L481);


--K1L981 is coinc:inst_coinc|i~633COMBOUT at LC6_6_J2
--operation mode is arithmetic

K1L981 = K1L48 & Y1_command_5_local[20] & !K1L681 # !K1L48 & (Y1_command_5_local[20] # !K1L681);

--K1L881 is coinc:inst_coinc|i~633 at LC6_6_J2
--operation mode is arithmetic

K1L881 = CARRY(K1L48 & Y1_command_5_local[20] & !K1L681 # !K1L48 & (Y1_command_5_local[20] # !K1L681));


--K1L091 is coinc:inst_coinc|i~634 at LC7_6_J2
--operation mode is normal

K1L091 = K1L38 & K1L881 & Y1_command_5_local[21] # !K1L38 & (K1L881 # Y1_command_5_local[21]);


--K1L291 is coinc:inst_coinc|i~635COMBOUT at LC4_14_R2
--operation mode is arithmetic

K1L291 = !K1L28 & Y1_command_5_local[0];

--K1L191 is coinc:inst_coinc|i~635 at LC4_14_R2
--operation mode is arithmetic

K1L191 = CARRY(!K1L28 & Y1_command_5_local[0]);


--K1L491 is coinc:inst_coinc|i~636COMBOUT at LC5_14_R2
--operation mode is arithmetic

K1L491 = K1L18 & Y1_command_5_local[1] & K1L191 # !K1L18 & (Y1_command_5_local[1] # K1L191);

--K1L391 is coinc:inst_coinc|i~636 at LC5_14_R2
--operation mode is arithmetic

K1L391 = CARRY(K1L18 & (!K1L191 # !Y1_command_5_local[1]) # !K1L18 & !Y1_command_5_local[1] & !K1L191);


--K1L691 is coinc:inst_coinc|i~637COMBOUT at LC6_14_R2
--operation mode is arithmetic

K1L691 = K1L08 & Y1_command_5_local[2] & !K1L391 # !K1L08 & (Y1_command_5_local[2] # !K1L391);

--K1L591 is coinc:inst_coinc|i~637 at LC6_14_R2
--operation mode is arithmetic

K1L591 = CARRY(K1L08 & Y1_command_5_local[2] & !K1L391 # !K1L08 & (Y1_command_5_local[2] # !K1L391));


--K1L891 is coinc:inst_coinc|i~638COMBOUT at LC7_14_R2
--operation mode is arithmetic

K1L891 = K1L97 & Y1_command_5_local[3] & K1L591 # !K1L97 & (Y1_command_5_local[3] # K1L591);

--K1L791 is coinc:inst_coinc|i~638 at LC7_14_R2
--operation mode is arithmetic

K1L791 = CARRY(K1L97 & (!K1L591 # !Y1_command_5_local[3]) # !K1L97 & !Y1_command_5_local[3] & !K1L591);


--K1L002 is coinc:inst_coinc|i~639COMBOUT at LC8_14_R2
--operation mode is arithmetic

K1L002 = K1L87 & Y1_command_5_local[4] & !K1L791 # !K1L87 & (Y1_command_5_local[4] # !K1L791);

--K1L991 is coinc:inst_coinc|i~639 at LC8_14_R2
--operation mode is arithmetic

K1L991 = CARRY(K1L87 & Y1_command_5_local[4] & !K1L791 # !K1L87 & (Y1_command_5_local[4] # !K1L791));


--K1L102 is coinc:inst_coinc|i~640 at LC9_14_R2
--operation mode is normal

K1L102 = K1L77 & K1L991 & Y1_command_5_local[5] # !K1L77 & (K1L991 # Y1_command_5_local[5]);


--K1L302 is coinc:inst_coinc|i~641COMBOUT at LC2_7_S2
--operation mode is arithmetic

K1L302 = Y1_command_5_local[24] & K1_LCATWD_ATWD_A_down_post_cnt[0];

--K1L202 is coinc:inst_coinc|i~641 at LC2_7_S2
--operation mode is arithmetic

K1L202 = CARRY(Y1_command_5_local[24] & K1_LCATWD_ATWD_A_down_post_cnt[0]);


--K1L502 is coinc:inst_coinc|i~642COMBOUT at LC3_7_S2
--operation mode is arithmetic

K1L502 = Y1_command_5_local[25] & (K1_LCATWD_ATWD_A_down_post_cnt[1] # K1L202) # !Y1_command_5_local[25] & K1_LCATWD_ATWD_A_down_post_cnt[1] & K1L202;

--K1L402 is coinc:inst_coinc|i~642 at LC3_7_S2
--operation mode is arithmetic

K1L402 = CARRY(Y1_command_5_local[25] & !K1_LCATWD_ATWD_A_down_post_cnt[1] & !K1L202 # !Y1_command_5_local[25] & (!K1L202 # !K1_LCATWD_ATWD_A_down_post_cnt[1]));


--K1L702 is coinc:inst_coinc|i~643COMBOUT at LC4_7_S2
--operation mode is arithmetic

K1L702 = Y1_command_5_local[26] & (K1_LCATWD_ATWD_A_down_post_cnt[2] # !K1L402) # !Y1_command_5_local[26] & K1_LCATWD_ATWD_A_down_post_cnt[2] & !K1L402;

--K1L602 is coinc:inst_coinc|i~643 at LC4_7_S2
--operation mode is arithmetic

K1L602 = CARRY(Y1_command_5_local[26] & (K1_LCATWD_ATWD_A_down_post_cnt[2] # !K1L402) # !Y1_command_5_local[26] & K1_LCATWD_ATWD_A_down_post_cnt[2] & !K1L402);


--K1L902 is coinc:inst_coinc|i~644COMBOUT at LC5_7_S2
--operation mode is arithmetic

K1L902 = K1_LCATWD_ATWD_A_down_post_cnt[3] & (Y1_command_5_local[27] # K1L602) # !K1_LCATWD_ATWD_A_down_post_cnt[3] & Y1_command_5_local[27] & K1L602;

--K1L802 is coinc:inst_coinc|i~644 at LC5_7_S2
--operation mode is arithmetic

K1L802 = CARRY(K1_LCATWD_ATWD_A_down_post_cnt[3] & !Y1_command_5_local[27] & !K1L602 # !K1_LCATWD_ATWD_A_down_post_cnt[3] & (!K1L602 # !Y1_command_5_local[27]));


--K1L112 is coinc:inst_coinc|i~645COMBOUT at LC6_7_S2
--operation mode is arithmetic

K1L112 = K1_LCATWD_ATWD_A_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L802) # !K1_LCATWD_ATWD_A_down_post_cnt[4] & Y1_command_5_local[28] & !K1L802;

--K1L012 is coinc:inst_coinc|i~645 at LC6_7_S2
--operation mode is arithmetic

K1L012 = CARRY(K1_LCATWD_ATWD_A_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L802) # !K1_LCATWD_ATWD_A_down_post_cnt[4] & Y1_command_5_local[28] & !K1L802);


--K1L212 is coinc:inst_coinc|i~646 at LC7_7_S2
--operation mode is normal

K1L212 = Y1_command_5_local[29] & (K1L012 # K1_LCATWD_ATWD_A_down_post_cnt[5]) # !Y1_command_5_local[29] & K1L012 & K1_LCATWD_ATWD_A_down_post_cnt[5];


--K1L412 is coinc:inst_coinc|i~647COMBOUT at LC1_16_U2
--operation mode is arithmetic

K1L412 = K1_LCATWD_ATWD_A_up_post_cnt[0] & Y1_command_5_local[8];

--K1L312 is coinc:inst_coinc|i~647 at LC1_16_U2
--operation mode is arithmetic

K1L312 = CARRY(K1_LCATWD_ATWD_A_up_post_cnt[0] & Y1_command_5_local[8]);


--K1L612 is coinc:inst_coinc|i~648COMBOUT at LC2_16_U2
--operation mode is arithmetic

K1L612 = Y1_command_5_local[9] & (K1_LCATWD_ATWD_A_up_post_cnt[1] # K1L312) # !Y1_command_5_local[9] & K1_LCATWD_ATWD_A_up_post_cnt[1] & K1L312;

--K1L512 is coinc:inst_coinc|i~648 at LC2_16_U2
--operation mode is arithmetic

K1L512 = CARRY(Y1_command_5_local[9] & !K1_LCATWD_ATWD_A_up_post_cnt[1] & !K1L312 # !Y1_command_5_local[9] & (!K1L312 # !K1_LCATWD_ATWD_A_up_post_cnt[1]));


--K1L812 is coinc:inst_coinc|i~649COMBOUT at LC3_16_U2
--operation mode is arithmetic

K1L812 = Y1_command_5_local[10] & (K1_LCATWD_ATWD_A_up_post_cnt[2] # !K1L512) # !Y1_command_5_local[10] & K1_LCATWD_ATWD_A_up_post_cnt[2] & !K1L512;

--K1L712 is coinc:inst_coinc|i~649 at LC3_16_U2
--operation mode is arithmetic

K1L712 = CARRY(Y1_command_5_local[10] & (K1_LCATWD_ATWD_A_up_post_cnt[2] # !K1L512) # !Y1_command_5_local[10] & K1_LCATWD_ATWD_A_up_post_cnt[2] & !K1L512);


--K1L022 is coinc:inst_coinc|i~650COMBOUT at LC4_16_U2
--operation mode is arithmetic

K1L022 = K1_LCATWD_ATWD_A_up_post_cnt[3] & (Y1_command_5_local[11] # K1L712) # !K1_LCATWD_ATWD_A_up_post_cnt[3] & Y1_command_5_local[11] & K1L712;

--K1L912 is coinc:inst_coinc|i~650 at LC4_16_U2
--operation mode is arithmetic

K1L912 = CARRY(K1_LCATWD_ATWD_A_up_post_cnt[3] & !Y1_command_5_local[11] & !K1L712 # !K1_LCATWD_ATWD_A_up_post_cnt[3] & (!K1L712 # !Y1_command_5_local[11]));


--K1L222 is coinc:inst_coinc|i~651COMBOUT at LC5_16_U2
--operation mode is arithmetic

K1L222 = Y1_command_5_local[12] & (K1_LCATWD_ATWD_A_up_post_cnt[4] # !K1L912) # !Y1_command_5_local[12] & K1_LCATWD_ATWD_A_up_post_cnt[4] & !K1L912;

--K1L122 is coinc:inst_coinc|i~651 at LC5_16_U2
--operation mode is arithmetic

K1L122 = CARRY(Y1_command_5_local[12] & (K1_LCATWD_ATWD_A_up_post_cnt[4] # !K1L912) # !Y1_command_5_local[12] & K1_LCATWD_ATWD_A_up_post_cnt[4] & !K1L912);


--K1L322 is coinc:inst_coinc|i~652 at LC6_16_U2
--operation mode is normal

K1L322 = K1_LCATWD_ATWD_A_up_post_cnt[5] & (K1L122 # Y1_command_5_local[13]) # !K1_LCATWD_ATWD_A_up_post_cnt[5] & K1L122 & Y1_command_5_local[13];


--WB1L632 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~0COMBOUT at LC1_10_D1
--operation mode is arithmetic

WB1L632 = WB1_adcmax[0] & !PB1L1Q;

--WB1L532 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~0 at LC1_10_D1
--operation mode is arithmetic

WB1L532 = CARRY(WB1_adcmax[0] & !PB1L1Q);


--WB1L832 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~1COMBOUT at LC2_10_D1
--operation mode is arithmetic

WB1L832 = PB1L2Q & (WB1_adcmax[1] # WB1L532) # !PB1L2Q & WB1_adcmax[1] & WB1L532;

--WB1L732 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~1 at LC2_10_D1
--operation mode is arithmetic

WB1L732 = CARRY(PB1L2Q & !WB1_adcmax[1] & !WB1L532 # !PB1L2Q & (!WB1L532 # !WB1_adcmax[1]));


--WB1L042 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~2COMBOUT at LC3_10_D1
--operation mode is arithmetic

WB1L042 = WB1_adcmax[2] & (!WB1L732 # !PB1L3Q) # !WB1_adcmax[2] & !PB1L3Q & !WB1L732;

--WB1L932 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~2 at LC3_10_D1
--operation mode is arithmetic

WB1L932 = CARRY(WB1_adcmax[2] & (!WB1L732 # !PB1L3Q) # !WB1_adcmax[2] & !PB1L3Q & !WB1L732);


--WB1L242 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~3COMBOUT at LC4_10_D1
--operation mode is arithmetic

WB1L242 = WB1_adcmax[3] & (PB1L4Q # WB1L932) # !WB1_adcmax[3] & PB1L4Q & WB1L932;

--WB1L142 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~3 at LC4_10_D1
--operation mode is arithmetic

WB1L142 = CARRY(WB1_adcmax[3] & !PB1L4Q & !WB1L932 # !WB1_adcmax[3] & (!WB1L932 # !PB1L4Q));


--WB1L442 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~4COMBOUT at LC5_10_D1
--operation mode is arithmetic

WB1L442 = WB1_adcmax[4] & (!WB1L142 # !PB1L5Q) # !WB1_adcmax[4] & !PB1L5Q & !WB1L142;

--WB1L342 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~4 at LC5_10_D1
--operation mode is arithmetic

WB1L342 = CARRY(WB1_adcmax[4] & (!WB1L142 # !PB1L5Q) # !WB1_adcmax[4] & !PB1L5Q & !WB1L142);


--WB1L642 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~5COMBOUT at LC6_10_D1
--operation mode is arithmetic

WB1L642 = WB1_adcmax[5] & (WB1L342 # !PB1L6Q) # !WB1_adcmax[5] & !PB1L6Q & WB1L342;

--WB1L542 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~5 at LC6_10_D1
--operation mode is arithmetic

WB1L542 = CARRY(WB1_adcmax[5] & PB1L6Q & !WB1L342 # !WB1_adcmax[5] & (PB1L6Q # !WB1L342));


--WB1L842 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~6COMBOUT at LC7_10_D1
--operation mode is arithmetic

WB1L842 = WB1_adcmax[6] & (PB1L7Q # !WB1L542) # !WB1_adcmax[6] & PB1L7Q & !WB1L542;

--WB1L742 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~6 at LC7_10_D1
--operation mode is arithmetic

WB1L742 = CARRY(WB1_adcmax[6] & (PB1L7Q # !WB1L542) # !WB1_adcmax[6] & PB1L7Q & !WB1L542);


--WB1L052 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~7COMBOUT at LC8_10_D1
--operation mode is arithmetic

WB1L052 = WB1_adcmax[7] & (PB1L8Q # WB1L742) # !WB1_adcmax[7] & PB1L8Q & WB1L742;

--WB1L942 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~7 at LC8_10_D1
--operation mode is arithmetic

WB1L942 = CARRY(WB1_adcmax[7] & !PB1L8Q & !WB1L742 # !WB1_adcmax[7] & (!WB1L742 # !PB1L8Q));


--WB1L252 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~8COMBOUT at LC9_10_D1
--operation mode is arithmetic

WB1L252 = WB1_adcmax[8] & (PB1L9Q # !WB1L942) # !WB1_adcmax[8] & PB1L9Q & !WB1L942;

--WB1L152 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~8 at LC9_10_D1
--operation mode is arithmetic

WB1L152 = CARRY(WB1_adcmax[8] & (PB1L9Q # !WB1L942) # !WB1_adcmax[8] & PB1L9Q & !WB1L942);


--WB1L352 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~9 at LC10_10_D1
--operation mode is normal

WB1L352 = WB1_adcmax[9] & (WB1L152 # PB1L01Q) # !WB1_adcmax[9] & WB1L152 & PB1L01Q;


--WB1L712 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~0COMBOUT at LC1_2_D1
--operation mode is arithmetic

WB1L712 = !WB1_adcmax[0] & PB1L11Q;

--WB1L612 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~0 at LC1_2_D1
--operation mode is arithmetic

WB1L612 = CARRY(!WB1_adcmax[0] & PB1L11Q);


--WB1L912 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~1COMBOUT at LC2_2_D1
--operation mode is arithmetic

WB1L912 = WB1_adcmax[1] & PB1L21Q & WB1L612 # !WB1_adcmax[1] & (PB1L21Q # WB1L612);

--WB1L812 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~1 at LC2_2_D1
--operation mode is arithmetic

WB1L812 = CARRY(WB1_adcmax[1] & (!WB1L612 # !PB1L21Q) # !WB1_adcmax[1] & !PB1L21Q & !WB1L612);


--WB1L122 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~2COMBOUT at LC3_2_D1
--operation mode is arithmetic

WB1L122 = WB1_adcmax[2] & PB1L31Q & !WB1L812 # !WB1_adcmax[2] & (PB1L31Q # !WB1L812);

--WB1L022 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~2 at LC3_2_D1
--operation mode is arithmetic

WB1L022 = CARRY(WB1_adcmax[2] & PB1L31Q & !WB1L812 # !WB1_adcmax[2] & (PB1L31Q # !WB1L812));


--WB1L322 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~3COMBOUT at LC4_2_D1
--operation mode is arithmetic

WB1L322 = WB1_adcmax[3] & PB1L41Q & WB1L022 # !WB1_adcmax[3] & (PB1L41Q # WB1L022);

--WB1L222 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~3 at LC4_2_D1
--operation mode is arithmetic

WB1L222 = CARRY(WB1_adcmax[3] & (!WB1L022 # !PB1L41Q) # !WB1_adcmax[3] & !PB1L41Q & !WB1L022);


--WB1L522 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~4COMBOUT at LC5_2_D1
--operation mode is arithmetic

WB1L522 = WB1_adcmax[4] & PB1L51Q & !WB1L222 # !WB1_adcmax[4] & (PB1L51Q # !WB1L222);

--WB1L422 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~4 at LC5_2_D1
--operation mode is arithmetic

WB1L422 = CARRY(WB1_adcmax[4] & PB1L51Q & !WB1L222 # !WB1_adcmax[4] & (PB1L51Q # !WB1L222));


--WB1L722 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~5COMBOUT at LC6_2_D1
--operation mode is arithmetic

WB1L722 = WB1_adcmax[5] & PB1L61Q & WB1L422 # !WB1_adcmax[5] & (PB1L61Q # WB1L422);

--WB1L622 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~5 at LC6_2_D1
--operation mode is arithmetic

WB1L622 = CARRY(WB1_adcmax[5] & (!WB1L422 # !PB1L61Q) # !WB1_adcmax[5] & !PB1L61Q & !WB1L422);


--WB1L922 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~6COMBOUT at LC7_2_D1
--operation mode is arithmetic

WB1L922 = PB1L71Q & !WB1_adcmax[6] & !WB1L622 # !PB1L71Q & (!WB1L622 # !WB1_adcmax[6]);

--WB1L822 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~6 at LC7_2_D1
--operation mode is arithmetic

WB1L822 = CARRY(PB1L71Q & !WB1_adcmax[6] & !WB1L622 # !PB1L71Q & (!WB1L622 # !WB1_adcmax[6]));


--WB1L132 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~7COMBOUT at LC8_2_D1
--operation mode is arithmetic

WB1L132 = WB1_adcmax[7] & !PB1L81Q & WB1L822 # !WB1_adcmax[7] & (WB1L822 # !PB1L81Q);

--WB1L032 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~7 at LC8_2_D1
--operation mode is arithmetic

WB1L032 = CARRY(WB1_adcmax[7] & (PB1L81Q # !WB1L822) # !WB1_adcmax[7] & PB1L81Q & !WB1L822);


--WB1L332 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~8COMBOUT at LC9_2_D1
--operation mode is arithmetic

WB1L332 = PB1L91Q & !WB1_adcmax[8] & !WB1L032 # !PB1L91Q & (!WB1L032 # !WB1_adcmax[8]);

--WB1L232 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~8 at LC9_2_D1
--operation mode is arithmetic

WB1L232 = CARRY(PB1L91Q & !WB1_adcmax[8] & !WB1L032 # !PB1L91Q & (!WB1L032 # !WB1_adcmax[8]));


--WB1L432 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_10~9 at LC10_2_D1
--operation mode is normal

WB1L432 = PB1L02Q & WB1L232 & !WB1_adcmax[9] # !PB1L02Q & (WB1L232 # !WB1_adcmax[9]);


--WB1L891 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0COMBOUT at LC1_5_R1
--operation mode is arithmetic

WB1L891 = WB1_ina[0] & !WB1_adcmax[0];

--WB1L791 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0 at LC1_5_R1
--operation mode is arithmetic

WB1L791 = CARRY(WB1_ina[0] & !WB1_adcmax[0]);


--WB1L002 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1COMBOUT at LC2_5_R1
--operation mode is arithmetic

WB1L002 = WB1_ina[1] & (WB1L791 # !WB1_adcmax[1]) # !WB1_ina[1] & !WB1_adcmax[1] & WB1L791;

--WB1L991 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1 at LC2_5_R1
--operation mode is arithmetic

WB1L991 = CARRY(WB1_ina[1] & WB1_adcmax[1] & !WB1L791 # !WB1_ina[1] & (WB1_adcmax[1] # !WB1L791));


--WB1L202 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2COMBOUT at LC3_5_R1
--operation mode is arithmetic

WB1L202 = WB1_ina[2] & (!WB1L991 # !WB1_adcmax[2]) # !WB1_ina[2] & !WB1_adcmax[2] & !WB1L991;

--WB1L102 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2 at LC3_5_R1
--operation mode is arithmetic

WB1L102 = CARRY(WB1_ina[2] & (!WB1L991 # !WB1_adcmax[2]) # !WB1_ina[2] & !WB1_adcmax[2] & !WB1L991);


--WB1L402 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3COMBOUT at LC4_5_R1
--operation mode is arithmetic

WB1L402 = WB1_adcmax[3] & WB1_ina[3] & WB1L102 # !WB1_adcmax[3] & (WB1_ina[3] # WB1L102);

--WB1L302 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3 at LC4_5_R1
--operation mode is arithmetic

WB1L302 = CARRY(WB1_adcmax[3] & (!WB1L102 # !WB1_ina[3]) # !WB1_adcmax[3] & !WB1_ina[3] & !WB1L102);


--WB1L602 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4COMBOUT at LC5_5_R1
--operation mode is arithmetic

WB1L602 = WB1_ina[4] & (!WB1L302 # !WB1_adcmax[4]) # !WB1_ina[4] & !WB1_adcmax[4] & !WB1L302;

--WB1L502 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4 at LC5_5_R1
--operation mode is arithmetic

WB1L502 = CARRY(WB1_ina[4] & (!WB1L302 # !WB1_adcmax[4]) # !WB1_ina[4] & !WB1_adcmax[4] & !WB1L302);


--WB1L802 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5COMBOUT at LC6_5_R1
--operation mode is arithmetic

WB1L802 = WB1_adcmax[5] & WB1_ina[5] & WB1L502 # !WB1_adcmax[5] & (WB1_ina[5] # WB1L502);

--WB1L702 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5 at LC6_5_R1
--operation mode is arithmetic

WB1L702 = CARRY(WB1_adcmax[5] & (!WB1L502 # !WB1_ina[5]) # !WB1_adcmax[5] & !WB1_ina[5] & !WB1L502);


--WB1L012 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6COMBOUT at LC7_5_R1
--operation mode is arithmetic

WB1L012 = WB1_ina[6] & (!WB1L702 # !WB1_adcmax[6]) # !WB1_ina[6] & !WB1_adcmax[6] & !WB1L702;

--WB1L902 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6 at LC7_5_R1
--operation mode is arithmetic

WB1L902 = CARRY(WB1_ina[6] & (!WB1L702 # !WB1_adcmax[6]) # !WB1_ina[6] & !WB1_adcmax[6] & !WB1L702);


--WB1L212 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7COMBOUT at LC8_5_R1
--operation mode is arithmetic

WB1L212 = WB1_ina[7] & (WB1L902 # !WB1_adcmax[7]) # !WB1_ina[7] & !WB1_adcmax[7] & WB1L902;

--WB1L112 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7 at LC8_5_R1
--operation mode is arithmetic

WB1L112 = CARRY(WB1_ina[7] & WB1_adcmax[7] & !WB1L902 # !WB1_ina[7] & (WB1_adcmax[7] # !WB1L902));


--WB1L412 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8COMBOUT at LC9_5_R1
--operation mode is arithmetic

WB1L412 = WB1_adcmax[8] & WB1_ina[8] & !WB1L112 # !WB1_adcmax[8] & (WB1_ina[8] # !WB1L112);

--WB1L312 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8 at LC9_5_R1
--operation mode is arithmetic

WB1L312 = CARRY(WB1_adcmax[8] & WB1_ina[8] & !WB1L112 # !WB1_adcmax[8] & (WB1_ina[8] # !WB1L112));


--WB1L512 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~9 at LC10_5_R1
--operation mode is normal

WB1L512 = WB1_ina[9] & (WB1L312 # !WB1_adcmax[9]) # !WB1_ina[9] & WB1L312 & !WB1_adcmax[9];


--RB1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1 at LC4_7_C1
--operation mode is arithmetic

RB1L93 = RB1_dpr_radr[0] $ RB1_dpr_wadr[0];

--RB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT at LC4_7_C1
--operation mode is arithmetic

RB1L04 = CARRY(RB1_dpr_wadr[0] # !RB1_dpr_radr[0]);


--RB1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2 at LC5_7_C1
--operation mode is arithmetic

RB1L14 = RB1_dpr_wadr[1] $ RB1_dpr_radr[1] $ !RB1L04;

--RB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT at LC5_7_C1
--operation mode is arithmetic

RB1L24 = CARRY(RB1_dpr_wadr[1] & RB1_dpr_radr[1] & !RB1L04 # !RB1_dpr_wadr[1] & (RB1_dpr_radr[1] # !RB1L04));


--RB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3 at LC6_7_C1
--operation mode is arithmetic

RB1L34 = RB1_dpr_wadr[2] $ RB1_dpr_radr[2] $ RB1L24;

--RB1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT at LC6_7_C1
--operation mode is arithmetic

RB1L44 = CARRY(RB1_dpr_wadr[2] & (!RB1L24 # !RB1_dpr_radr[2]) # !RB1_dpr_wadr[2] & !RB1_dpr_radr[2] & !RB1L24);


--RB1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4 at LC7_7_C1
--operation mode is arithmetic

RB1L54 = RB1_dpr_radr[3] $ RB1_dpr_wadr[3] $ !RB1L44;

--RB1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT at LC7_7_C1
--operation mode is arithmetic

RB1L64 = CARRY(RB1_dpr_radr[3] & (!RB1L44 # !RB1_dpr_wadr[3]) # !RB1_dpr_radr[3] & !RB1_dpr_wadr[3] & !RB1L44);


--RB1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5 at LC8_7_C1
--operation mode is arithmetic

RB1L74 = RB1_dpr_radr[4] $ RB1_dpr_wadr[4] $ RB1L64;

--RB1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT at LC8_7_C1
--operation mode is arithmetic

RB1L84 = CARRY(RB1_dpr_radr[4] & RB1_dpr_wadr[4] & !RB1L64 # !RB1_dpr_radr[4] & (RB1_dpr_wadr[4] # !RB1L64));


--RB1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6 at LC9_7_C1
--operation mode is arithmetic

RB1L94 = RB1_dpr_radr[5] $ RB1_dpr_wadr[5] $ !RB1L84;

--RB1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT at LC9_7_C1
--operation mode is arithmetic

RB1L05 = CARRY(RB1_dpr_radr[5] & (!RB1L84 # !RB1_dpr_wadr[5]) # !RB1_dpr_radr[5] & !RB1_dpr_wadr[5] & !RB1L84);


--RB1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7 at LC10_7_C1
--operation mode is arithmetic

RB1L15 = RB1_dpr_radr[6] $ RB1_dpr_wadr[6] $ RB1L05;

--RB1L25 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT at LC10_7_C1
--operation mode is arithmetic

RB1L25 = CARRY(RB1_dpr_radr[6] & RB1_dpr_wadr[6] & !RB1L05 # !RB1_dpr_radr[6] & (RB1_dpr_wadr[6] # !RB1L05));


--RB1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8 at LC1_9_C1
--operation mode is arithmetic

RB1L35 = RB1_dpr_wadr[7] $ RB1_dpr_radr[7] $ !RB1L25;

--RB1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT at LC1_9_C1
--operation mode is arithmetic

RB1L45 = CARRY(RB1_dpr_wadr[7] & RB1_dpr_radr[7] & !RB1L25 # !RB1_dpr_wadr[7] & (RB1_dpr_radr[7] # !RB1L25));


--RB1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9 at LC2_9_C1
--operation mode is arithmetic

RB1L55 = RB1_dpr_wadr[8] $ RB1_dpr_radr[8] $ RB1L45;

--RB1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT at LC2_9_C1
--operation mode is arithmetic

RB1L65 = CARRY(RB1_dpr_wadr[8] & (!RB1L45 # !RB1_dpr_radr[8]) # !RB1_dpr_wadr[8] & !RB1_dpr_radr[8] & !RB1L45);


--RB1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10 at LC3_9_C1
--operation mode is arithmetic

RB1L75 = RB1_dpr_radr[9] $ RB1_dpr_wadr[9] $ !RB1L65;

--RB1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT at LC3_9_C1
--operation mode is arithmetic

RB1L85 = CARRY(RB1_dpr_radr[9] & (!RB1L65 # !RB1_dpr_wadr[9]) # !RB1_dpr_radr[9] & !RB1_dpr_wadr[9] & !RB1L65);


--RB1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11 at LC4_9_C1
--operation mode is arithmetic

RB1L95 = RB1_dpr_wadr[10] $ RB1_dpr_radr[10] $ RB1L85;

--RB1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT at LC4_9_C1
--operation mode is arithmetic

RB1L06 = CARRY(RB1_dpr_wadr[10] & (!RB1L85 # !RB1_dpr_radr[10]) # !RB1_dpr_wadr[10] & !RB1_dpr_radr[10] & !RB1L85);


--RB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12 at LC5_9_C1
--operation mode is arithmetic

RB1L16 = RB1_dpr_radr[11] $ RB1_dpr_wadr[11] $ !RB1L06;

--RB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT at LC5_9_C1
--operation mode is arithmetic

RB1L26 = CARRY(RB1_dpr_radr[11] & (!RB1L06 # !RB1_dpr_wadr[11]) # !RB1_dpr_radr[11] & !RB1_dpr_wadr[11] & !RB1L06);


--RB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13 at LC6_9_C1
--operation mode is arithmetic

RB1L36 = RB1_dpr_radr[12] $ RB1_dpr_wadr[12] $ RB1L26;

--RB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT at LC6_9_C1
--operation mode is arithmetic

RB1L46 = CARRY(RB1_dpr_radr[12] & RB1_dpr_wadr[12] & !RB1L26 # !RB1_dpr_radr[12] & (RB1_dpr_wadr[12] # !RB1L26));


--RB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14 at LC7_9_C1
--operation mode is normal

RB1L56 = RB1_dpr_radr[13] $ RB1L46 $ !RB1_dpr_wadr[13];


--RB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1 at LC5_11_C1
--operation mode is arithmetic

RB1L39 = RB1_dpr_wadr[0] $ RB1_dpr_radr[0];

--RB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT at LC5_11_C1
--operation mode is arithmetic

RB1L49 = CARRY(RB1_dpr_radr[0] # !RB1_dpr_wadr[0]);


--RB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2 at LC6_11_C1
--operation mode is arithmetic

RB1L59 = RB1_dpr_radr[1] $ RB1_dpr_wadr[1] $ !RB1L49;

--RB1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT at LC6_11_C1
--operation mode is arithmetic

RB1L69 = CARRY(RB1_dpr_radr[1] & RB1_dpr_wadr[1] & !RB1L49 # !RB1_dpr_radr[1] & (RB1_dpr_wadr[1] # !RB1L49));


--RB1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3 at LC7_11_C1
--operation mode is arithmetic

RB1L79 = RB1_dpr_radr[2] $ RB1_dpr_wadr[2] $ RB1L69;

--RB1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT at LC7_11_C1
--operation mode is arithmetic

RB1L89 = CARRY(RB1_dpr_radr[2] & (!RB1L69 # !RB1_dpr_wadr[2]) # !RB1_dpr_radr[2] & !RB1_dpr_wadr[2] & !RB1L69);


--RB1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4 at LC8_11_C1
--operation mode is arithmetic

RB1L99 = RB1_dpr_radr[3] $ RB1_dpr_wadr[3] $ !RB1L89;

--RB1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT at LC8_11_C1
--operation mode is arithmetic

RB1L001 = CARRY(RB1_dpr_radr[3] & RB1_dpr_wadr[3] & !RB1L89 # !RB1_dpr_radr[3] & (RB1_dpr_wadr[3] # !RB1L89));


--RB1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5 at LC9_11_C1
--operation mode is arithmetic

RB1L101 = RB1_dpr_radr[4] $ RB1_dpr_wadr[4] $ RB1L001;

--RB1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT at LC9_11_C1
--operation mode is arithmetic

RB1L201 = CARRY(RB1_dpr_radr[4] & (!RB1L001 # !RB1_dpr_wadr[4]) # !RB1_dpr_radr[4] & !RB1_dpr_wadr[4] & !RB1L001);


--RB1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6 at LC10_11_C1
--operation mode is arithmetic

RB1L301 = RB1_dpr_radr[5] $ RB1_dpr_wadr[5] $ !RB1L201;

--RB1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT at LC10_11_C1
--operation mode is arithmetic

RB1L401 = CARRY(RB1_dpr_radr[5] & RB1_dpr_wadr[5] & !RB1L201 # !RB1_dpr_radr[5] & (RB1_dpr_wadr[5] # !RB1L201));


--RB1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7 at LC1_13_C1
--operation mode is arithmetic

RB1L501 = RB1_dpr_radr[6] $ RB1_dpr_wadr[6] $ RB1L401;

--RB1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT at LC1_13_C1
--operation mode is arithmetic

RB1L601 = CARRY(RB1_dpr_radr[6] & (!RB1L401 # !RB1_dpr_wadr[6]) # !RB1_dpr_radr[6] & !RB1_dpr_wadr[6] & !RB1L401);


--RB1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8 at LC2_13_C1
--operation mode is arithmetic

RB1L701 = RB1_dpr_radr[7] $ RB1_dpr_wadr[7] $ !RB1L601;

--RB1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT at LC2_13_C1
--operation mode is arithmetic

RB1L801 = CARRY(RB1_dpr_radr[7] & RB1_dpr_wadr[7] & !RB1L601 # !RB1_dpr_radr[7] & (RB1_dpr_wadr[7] # !RB1L601));


--RB1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9 at LC3_13_C1
--operation mode is arithmetic

RB1L901 = RB1_dpr_radr[8] $ RB1_dpr_wadr[8] $ RB1L801;

--RB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT at LC3_13_C1
--operation mode is arithmetic

RB1L011 = CARRY(RB1_dpr_radr[8] & (!RB1L801 # !RB1_dpr_wadr[8]) # !RB1_dpr_radr[8] & !RB1_dpr_wadr[8] & !RB1L801);


--RB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10 at LC4_13_C1
--operation mode is arithmetic

RB1L111 = RB1_dpr_wadr[9] $ RB1_dpr_radr[9] $ !RB1L011;

--RB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT at LC4_13_C1
--operation mode is arithmetic

RB1L211 = CARRY(RB1_dpr_wadr[9] & (!RB1L011 # !RB1_dpr_radr[9]) # !RB1_dpr_wadr[9] & !RB1_dpr_radr[9] & !RB1L011);


--RB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11 at LC5_13_C1
--operation mode is arithmetic

RB1L311 = RB1_dpr_radr[10] $ RB1_dpr_wadr[10] $ RB1L211;

--RB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT at LC5_13_C1
--operation mode is arithmetic

RB1L411 = CARRY(RB1_dpr_radr[10] & (!RB1L211 # !RB1_dpr_wadr[10]) # !RB1_dpr_radr[10] & !RB1_dpr_wadr[10] & !RB1L211);


--RB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12 at LC6_13_C1
--operation mode is arithmetic

RB1L511 = RB1_dpr_wadr[11] $ RB1_dpr_radr[11] $ !RB1L411;

--RB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT at LC6_13_C1
--operation mode is arithmetic

RB1L611 = CARRY(RB1_dpr_wadr[11] & (!RB1L411 # !RB1_dpr_radr[11]) # !RB1_dpr_wadr[11] & !RB1_dpr_radr[11] & !RB1L411);


--RB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13 at LC7_13_C1
--operation mode is normal

RB1L711 = RB1_dpr_radr[12] $ RB1L611 $ RB1_dpr_wadr[12];


--WB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1 at LC1_9_R1
--operation mode is arithmetic

WB1L011 = WB1_ina[0] $ WB1_ind[0];

--WB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1COUT at LC1_9_R1
--operation mode is arithmetic

WB1L111 = CARRY(WB1_ina[0] # !WB1_ind[0]);


--WB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2 at LC2_9_R1
--operation mode is arithmetic

WB1L211 = WB1_ind[1] $ WB1_ina[1] $ !WB1L111;

--WB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2COUT at LC2_9_R1
--operation mode is arithmetic

WB1L311 = CARRY(WB1_ind[1] & (!WB1L111 # !WB1_ina[1]) # !WB1_ind[1] & !WB1_ina[1] & !WB1L111);


--WB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3 at LC3_9_R1
--operation mode is arithmetic

WB1L411 = WB1_ina[2] $ WB1_ind[2] $ WB1L311;

--WB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3COUT at LC3_9_R1
--operation mode is arithmetic

WB1L511 = CARRY(WB1_ina[2] & (!WB1L311 # !WB1_ind[2]) # !WB1_ina[2] & !WB1_ind[2] & !WB1L311);


--WB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4 at LC4_9_R1
--operation mode is arithmetic

WB1L611 = WB1_ind[3] $ WB1_ina[3] $ !WB1L511;

--WB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4COUT at LC4_9_R1
--operation mode is arithmetic

WB1L711 = CARRY(WB1_ind[3] & (!WB1L511 # !WB1_ina[3]) # !WB1_ind[3] & !WB1_ina[3] & !WB1L511);


--WB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5 at LC5_9_R1
--operation mode is arithmetic

WB1L811 = WB1_ina[4] $ WB1_ind[4] $ WB1L711;

--WB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5COUT at LC5_9_R1
--operation mode is arithmetic

WB1L911 = CARRY(WB1_ina[4] & (!WB1L711 # !WB1_ind[4]) # !WB1_ina[4] & !WB1_ind[4] & !WB1L711);


--WB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6 at LC6_9_R1
--operation mode is arithmetic

WB1L021 = WB1_ind[5] $ WB1_ina[5] $ !WB1L911;

--WB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6COUT at LC6_9_R1
--operation mode is arithmetic

WB1L121 = CARRY(WB1_ind[5] & (!WB1L911 # !WB1_ina[5]) # !WB1_ind[5] & !WB1_ina[5] & !WB1L911);


--WB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7 at LC7_9_R1
--operation mode is arithmetic

WB1L221 = WB1_ind[6] $ WB1_ina[6] $ WB1L121;

--WB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7COUT at LC7_9_R1
--operation mode is arithmetic

WB1L321 = CARRY(WB1_ind[6] & WB1_ina[6] & !WB1L121 # !WB1_ind[6] & (WB1_ina[6] # !WB1L121));


--WB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8 at LC8_9_R1
--operation mode is arithmetic

WB1L421 = WB1_ina[7] $ WB1_ind[7] $ !WB1L321;

--WB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8COUT at LC8_9_R1
--operation mode is arithmetic

WB1L521 = CARRY(WB1_ina[7] & WB1_ind[7] & !WB1L321 # !WB1_ina[7] & (WB1_ind[7] # !WB1L321));


--WB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9 at LC9_9_R1
--operation mode is arithmetic

WB1L621 = WB1_ina[8] $ WB1_ind[8] $ WB1L521;

--WB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9COUT at LC9_9_R1
--operation mode is arithmetic

WB1L721 = CARRY(WB1_ina[8] & (!WB1L521 # !WB1_ind[8]) # !WB1_ina[8] & !WB1_ind[8] & !WB1L521);


--WB1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~10 at LC10_9_R1
--operation mode is normal

WB1L821 = WB1_ina[9] $ WB1L721 $ !WB1_ind[9];


--WB1L161 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1 at LC1_10_R1
--operation mode is arithmetic

WB1L161 = WB1_ind[0] $ WB1_ina[0];

--WB1L261 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1COUT at LC1_10_R1
--operation mode is arithmetic

WB1L261 = CARRY(WB1_ind[0] # !WB1_ina[0]);


--WB1L361 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2 at LC2_10_R1
--operation mode is arithmetic

WB1L361 = WB1_ina[1] $ WB1_ind[1] $ !WB1L261;

--WB1L461 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2COUT at LC2_10_R1
--operation mode is arithmetic

WB1L461 = CARRY(WB1_ina[1] & (!WB1L261 # !WB1_ind[1]) # !WB1_ina[1] & !WB1_ind[1] & !WB1L261);


--WB1L561 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3 at LC3_10_R1
--operation mode is arithmetic

WB1L561 = WB1_ind[2] $ WB1_ina[2] $ WB1L461;

--WB1L661 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3COUT at LC3_10_R1
--operation mode is arithmetic

WB1L661 = CARRY(WB1_ind[2] & (!WB1L461 # !WB1_ina[2]) # !WB1_ind[2] & !WB1_ina[2] & !WB1L461);


--WB1L761 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4 at LC4_10_R1
--operation mode is arithmetic

WB1L761 = WB1_ina[3] $ WB1_ind[3] $ !WB1L661;

--WB1L861 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4COUT at LC4_10_R1
--operation mode is arithmetic

WB1L861 = CARRY(WB1_ina[3] & (!WB1L661 # !WB1_ind[3]) # !WB1_ina[3] & !WB1_ind[3] & !WB1L661);


--WB1L961 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5 at LC5_10_R1
--operation mode is arithmetic

WB1L961 = WB1_ind[4] $ WB1_ina[4] $ WB1L861;

--WB1L071 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5COUT at LC5_10_R1
--operation mode is arithmetic

WB1L071 = CARRY(WB1_ind[4] & (!WB1L861 # !WB1_ina[4]) # !WB1_ind[4] & !WB1_ina[4] & !WB1L861);


--WB1L171 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6 at LC6_10_R1
--operation mode is arithmetic

WB1L171 = WB1_ina[5] $ WB1_ind[5] $ !WB1L071;

--WB1L271 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6COUT at LC6_10_R1
--operation mode is arithmetic

WB1L271 = CARRY(WB1_ina[5] & (!WB1L071 # !WB1_ind[5]) # !WB1_ina[5] & !WB1_ind[5] & !WB1L071);


--WB1L371 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7 at LC7_10_R1
--operation mode is arithmetic

WB1L371 = WB1_ina[6] $ WB1_ind[6] $ WB1L271;

--WB1L471 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7COUT at LC7_10_R1
--operation mode is arithmetic

WB1L471 = CARRY(WB1_ina[6] & WB1_ind[6] & !WB1L271 # !WB1_ina[6] & (WB1_ind[6] # !WB1L271));


--WB1L571 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8 at LC8_10_R1
--operation mode is arithmetic

WB1L571 = WB1_ind[7] $ WB1_ina[7] $ !WB1L471;

--WB1L671 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8COUT at LC8_10_R1
--operation mode is arithmetic

WB1L671 = CARRY(WB1_ind[7] & WB1_ina[7] & !WB1L471 # !WB1_ind[7] & (WB1_ina[7] # !WB1L471));


--WB1L771 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9 at LC9_10_R1
--operation mode is arithmetic

WB1L771 = WB1_ind[8] $ WB1_ina[8] $ WB1L671;

--WB1L871 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9COUT at LC9_10_R1
--operation mode is arithmetic

WB1L871 = CARRY(WB1_ind[8] & (!WB1L671 # !WB1_ina[8]) # !WB1_ind[8] & !WB1_ina[8] & !WB1L671);


--WB1L971 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~10 at LC10_10_R1
--operation mode is normal

WB1L971 = WB1_ind[9] $ WB1L871 $ !WB1_ina[9];


--MD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1 at LC4_13_J3
--operation mode is arithmetic

MD1L5 = MD1_tx_dpr_waddr[0] $ JB71_q[0];

--MD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT at LC4_13_J3
--operation mode is arithmetic

MD1L6 = CARRY(MD1_tx_dpr_waddr[0] # !JB71_q[0]);


--MD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2 at LC5_13_J3
--operation mode is arithmetic

MD1L7 = MD1_tx_dpr_waddr[1] $ JB71_q[1] $ !MD1L6;

--MD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT at LC5_13_J3
--operation mode is arithmetic

MD1L8 = CARRY(MD1_tx_dpr_waddr[1] & JB71_q[1] & !MD1L6 # !MD1_tx_dpr_waddr[1] & (JB71_q[1] # !MD1L6));


--MD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3 at LC6_13_J3
--operation mode is arithmetic

MD1L9 = MD1_tx_dpr_waddr[2] $ JB71_q[2] $ MD1L8;

--MD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT at LC6_13_J3
--operation mode is arithmetic

MD1L01 = CARRY(MD1_tx_dpr_waddr[2] & (!MD1L8 # !JB71_q[2]) # !MD1_tx_dpr_waddr[2] & !JB71_q[2] & !MD1L8);


--MD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4 at LC7_13_J3
--operation mode is arithmetic

MD1L11 = MD1_tx_dpr_waddr[3] $ JB71_q[3] $ !MD1L01;

--MD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT at LC7_13_J3
--operation mode is arithmetic

MD1L21 = CARRY(MD1_tx_dpr_waddr[3] & JB71_q[3] & !MD1L01 # !MD1_tx_dpr_waddr[3] & (JB71_q[3] # !MD1L01));


--MD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5 at LC8_13_J3
--operation mode is arithmetic

MD1L31 = MD1_tx_dpr_waddr[4] $ JB71_q[4] $ MD1L21;

--MD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT at LC8_13_J3
--operation mode is arithmetic

MD1L41 = CARRY(MD1_tx_dpr_waddr[4] & (!MD1L21 # !JB71_q[4]) # !MD1_tx_dpr_waddr[4] & !JB71_q[4] & !MD1L21);


--MD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6 at LC9_13_J3
--operation mode is arithmetic

MD1L51 = MD1_tx_dpr_waddr[5] $ JB71_q[5] $ !MD1L41;

--MD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT at LC9_13_J3
--operation mode is arithmetic

MD1L61 = CARRY(MD1_tx_dpr_waddr[5] & JB71_q[5] & !MD1L41 # !MD1_tx_dpr_waddr[5] & (JB71_q[5] # !MD1L41));


--MD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7 at LC10_13_J3
--operation mode is arithmetic

MD1L71 = MD1_tx_dpr_waddr[6] $ JB71_q[6] $ MD1L61;

--MD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT at LC10_13_J3
--operation mode is arithmetic

MD1L81 = CARRY(MD1_tx_dpr_waddr[6] & (!MD1L61 # !JB71_q[6]) # !MD1_tx_dpr_waddr[6] & !JB71_q[6] & !MD1L61);


--MD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8 at LC1_15_J3
--operation mode is arithmetic

MD1L91 = MD1_tx_dpr_waddr[7] $ JB71_q[7] $ !MD1L81;

--MD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT at LC1_15_J3
--operation mode is arithmetic

MD1L02 = CARRY(MD1_tx_dpr_waddr[7] & JB71_q[7] & !MD1L81 # !MD1_tx_dpr_waddr[7] & (JB71_q[7] # !MD1L81));


--MD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9 at LC2_15_J3
--operation mode is arithmetic

MD1L12 = MD1_tx_dpr_waddr[8] $ JB71_q[8] $ MD1L02;

--MD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT at LC2_15_J3
--operation mode is arithmetic

MD1L22 = CARRY(MD1_tx_dpr_waddr[8] & (!MD1L02 # !JB71_q[8]) # !MD1_tx_dpr_waddr[8] & !JB71_q[8] & !MD1L02);


--MD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10 at LC3_15_J3
--operation mode is arithmetic

MD1L32 = MD1_tx_dpr_waddr[9] $ JB71_q[9] $ !MD1L22;

--MD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT at LC3_15_J3
--operation mode is arithmetic

MD1L42 = CARRY(MD1_tx_dpr_waddr[9] & JB71_q[9] & !MD1L22 # !MD1_tx_dpr_waddr[9] & (JB71_q[9] # !MD1L22));


--MD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11 at LC4_15_J3
--operation mode is arithmetic

MD1L52 = MD1_tx_dpr_waddr[10] $ JB71_q[10] $ MD1L42;

--MD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT at LC4_15_J3
--operation mode is arithmetic

MD1L62 = CARRY(MD1_tx_dpr_waddr[10] & (!MD1L42 # !JB71_q[10]) # !MD1_tx_dpr_waddr[10] & !JB71_q[10] & !MD1L42);


--MD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12 at LC5_15_J3
--operation mode is arithmetic

MD1L72 = MD1_tx_dpr_waddr[11] $ JB71_q[11] $ !MD1L62;

--MD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT at LC5_15_J3
--operation mode is arithmetic

MD1L82 = CARRY(MD1_tx_dpr_waddr[11] & JB71_q[11] & !MD1L62 # !MD1_tx_dpr_waddr[11] & (JB71_q[11] # !MD1L62));


--MD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13 at LC6_15_J3
--operation mode is arithmetic

MD1L92 = MD1_tx_dpr_waddr[12] $ JB71_q[12] $ MD1L82;

--MD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT at LC6_15_J3
--operation mode is arithmetic

MD1L03 = CARRY(MD1_tx_dpr_waddr[12] & (!MD1L82 # !JB71_q[12]) # !MD1_tx_dpr_waddr[12] & !JB71_q[12] & !MD1L82);


--MD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14 at LC7_15_J3
--operation mode is normal

MD1L13 = JB71_q[13] $ MD1L03 $ !MD1_tx_dpr_waddr[13];


--MD1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT at LC5_10_J3
--operation mode is arithmetic

MD1L06 = VCC;

--MD1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1 at LC5_10_J3
--operation mode is arithmetic

MD1L95 = CARRY(JB71_q[0] # !MD1_tx_dpr_waddr[0]);


--MD1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2 at LC6_10_J3
--operation mode is arithmetic

MD1L16 = JB71_q[1] $ MD1_tx_dpr_waddr[1] $ !MD1L95;

--MD1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT at LC6_10_J3
--operation mode is arithmetic

MD1L26 = CARRY(JB71_q[1] & MD1_tx_dpr_waddr[1] & !MD1L95 # !JB71_q[1] & (MD1_tx_dpr_waddr[1] # !MD1L95));


--MD1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3 at LC7_10_J3
--operation mode is arithmetic

MD1L36 = JB71_q[2] $ MD1_tx_dpr_waddr[2] $ MD1L26;

--MD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT at LC7_10_J3
--operation mode is arithmetic

MD1L46 = CARRY(JB71_q[2] & (!MD1L26 # !MD1_tx_dpr_waddr[2]) # !JB71_q[2] & !MD1_tx_dpr_waddr[2] & !MD1L26);


--MD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4 at LC8_10_J3
--operation mode is arithmetic

MD1L56 = JB71_q[3] $ MD1_tx_dpr_waddr[3] $ !MD1L46;

--MD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT at LC8_10_J3
--operation mode is arithmetic

MD1L66 = CARRY(JB71_q[3] & MD1_tx_dpr_waddr[3] & !MD1L46 # !JB71_q[3] & (MD1_tx_dpr_waddr[3] # !MD1L46));


--MD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5 at LC9_10_J3
--operation mode is arithmetic

MD1L76 = MD1_tx_dpr_waddr[4] $ JB71_q[4] $ MD1L66;

--MD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT at LC9_10_J3
--operation mode is arithmetic

MD1L86 = CARRY(MD1_tx_dpr_waddr[4] & JB71_q[4] & !MD1L66 # !MD1_tx_dpr_waddr[4] & (JB71_q[4] # !MD1L66));


--MD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6 at LC10_10_J3
--operation mode is arithmetic

MD1L96 = JB71_q[5] $ MD1_tx_dpr_waddr[5] $ !MD1L86;

--MD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT at LC10_10_J3
--operation mode is arithmetic

MD1L07 = CARRY(JB71_q[5] & MD1_tx_dpr_waddr[5] & !MD1L86 # !JB71_q[5] & (MD1_tx_dpr_waddr[5] # !MD1L86));


--MD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7 at LC1_12_J3
--operation mode is arithmetic

MD1L17 = JB71_q[6] $ MD1_tx_dpr_waddr[6] $ MD1L07;

--MD1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT at LC1_12_J3
--operation mode is arithmetic

MD1L27 = CARRY(JB71_q[6] & (!MD1L07 # !MD1_tx_dpr_waddr[6]) # !JB71_q[6] & !MD1_tx_dpr_waddr[6] & !MD1L07);


--MD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8 at LC2_12_J3
--operation mode is arithmetic

MD1L37 = MD1_tx_dpr_waddr[7] $ JB71_q[7] $ !MD1L27;

--MD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT at LC2_12_J3
--operation mode is arithmetic

MD1L47 = CARRY(MD1_tx_dpr_waddr[7] & (!MD1L27 # !JB71_q[7]) # !MD1_tx_dpr_waddr[7] & !JB71_q[7] & !MD1L27);


--MD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9 at LC3_12_J3
--operation mode is arithmetic

MD1L57 = JB71_q[8] $ MD1_tx_dpr_waddr[8] $ MD1L47;

--MD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT at LC3_12_J3
--operation mode is arithmetic

MD1L67 = CARRY(JB71_q[8] & (!MD1L47 # !MD1_tx_dpr_waddr[8]) # !JB71_q[8] & !MD1_tx_dpr_waddr[8] & !MD1L47);


--MD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10 at LC4_12_J3
--operation mode is arithmetic

MD1L77 = MD1_tx_dpr_waddr[9] $ JB71_q[9] $ !MD1L67;

--MD1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT at LC4_12_J3
--operation mode is arithmetic

MD1L87 = CARRY(MD1_tx_dpr_waddr[9] & (!MD1L67 # !JB71_q[9]) # !MD1_tx_dpr_waddr[9] & !JB71_q[9] & !MD1L67);


--MD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11 at LC5_12_J3
--operation mode is arithmetic

MD1L97 = JB71_q[10] $ MD1_tx_dpr_waddr[10] $ MD1L87;

--MD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT at LC5_12_J3
--operation mode is arithmetic

MD1L08 = CARRY(JB71_q[10] & (!MD1L87 # !MD1_tx_dpr_waddr[10]) # !JB71_q[10] & !MD1_tx_dpr_waddr[10] & !MD1L87);


--MD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12 at LC6_12_J3
--operation mode is arithmetic

MD1L18 = MD1_tx_dpr_waddr[11] $ JB71_q[11] $ !MD1L08;

--MD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT at LC6_12_J3
--operation mode is arithmetic

MD1L28 = CARRY(MD1_tx_dpr_waddr[11] & (!MD1L08 # !JB71_q[11]) # !MD1_tx_dpr_waddr[11] & !JB71_q[11] & !MD1L08);


--MD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13 at LC7_12_J3
--operation mode is normal

MD1L38 = JB71_q[12] $ MD1L28 $ MD1_tx_dpr_waddr[12];


--MD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT at LC4_14_J3
--operation mode is arithmetic

MD1L33 = VCC;

--MD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1 at LC4_14_J3
--operation mode is arithmetic

MD1L23 = CARRY(!MD1L5);


--MD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2 at LC5_14_J3
--operation mode is arithmetic

MD1L43 = MD1L7 $ !MD1L23;

--MD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT at LC5_14_J3
--operation mode is arithmetic

MD1L53 = CARRY(MD1L7 # !MD1L23);


--MD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3 at LC6_14_J3
--operation mode is arithmetic

MD1L63 = MD1L9 $ MD1L53;

--MD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT at LC6_14_J3
--operation mode is arithmetic

MD1L73 = CARRY(!MD1L9 & !MD1L53);


--MD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4 at LC7_14_J3
--operation mode is arithmetic

MD1L83 = MD1L11 $ !MD1L73;

--MD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT at LC7_14_J3
--operation mode is arithmetic

MD1L93 = CARRY(MD1L11 # !MD1L73);


--MD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5 at LC8_14_J3
--operation mode is arithmetic

MD1L04 = MD1L31 $ MD1L93;

--MD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT at LC8_14_J3
--operation mode is arithmetic

MD1L14 = CARRY(!MD1L31 & !MD1L93);


--MD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6 at LC9_14_J3
--operation mode is arithmetic

MD1L24 = MD1L51 $ !MD1L14;

--MD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT at LC9_14_J3
--operation mode is arithmetic

MD1L34 = CARRY(MD1L51 # !MD1L14);


--MD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7 at LC10_14_J3
--operation mode is arithmetic

MD1L44 = MD1L71 $ MD1L34;

--MD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT at LC10_14_J3
--operation mode is arithmetic

MD1L54 = CARRY(!MD1L71 & !MD1L34);


--MD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8 at LC1_16_J3
--operation mode is arithmetic

MD1L64 = MD1L91 $ !MD1L54;

--MD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT at LC1_16_J3
--operation mode is arithmetic

MD1L74 = CARRY(MD1L91 # !MD1L54);


--MD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9 at LC2_16_J3
--operation mode is arithmetic

MD1L84 = MD1L12 $ MD1L74;

--MD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT at LC2_16_J3
--operation mode is arithmetic

MD1L94 = CARRY(!MD1L12 & !MD1L74);


--MD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10 at LC3_16_J3
--operation mode is arithmetic

MD1L05 = MD1L32 $ !MD1L94;

--MD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT at LC3_16_J3
--operation mode is arithmetic

MD1L15 = CARRY(MD1L32 # !MD1L94);


--MD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11 at LC4_16_J3
--operation mode is arithmetic

MD1L25 = MD1L52 $ MD1L15;

--MD1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT at LC4_16_J3
--operation mode is arithmetic

MD1L35 = CARRY(!MD1L52 & !MD1L15);


--MD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12 at LC5_16_J3
--operation mode is arithmetic

MD1L45 = MD1L72 $ !MD1L35;

--MD1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT at LC5_16_J3
--operation mode is arithmetic

MD1L55 = CARRY(MD1L72 # !MD1L35);


--MD1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13 at LC6_16_J3
--operation mode is arithmetic

MD1L65 = MD1L92 $ MD1L55;

--MD1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT at LC6_16_J3
--operation mode is arithmetic

MD1L75 = CARRY(!MD1L92 & !MD1L55);


--MD1L85 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14 at LC7_16_J3
--operation mode is normal

MD1L85 = MD1L13 $ MD1L75;


--HD1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0] at LC3_6_Y4
--operation mode is counter

HD1_loopcnt[0]_lut_out = !HD1_loopcnt[0];
HD1_loopcnt[0]_sload_eqn = (HD1L01 & ~GND) # (!HD1L01 & HD1_loopcnt[0]_lut_out);
HD1_loopcnt[0]_reg_input = HD1_loopcnt[0]_sload_eqn & !ND1_STF;
HD1_loopcnt[0] = DFFE(HD1_loopcnt[0]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT at LC3_6_Y4
--operation mode is counter

HD1L63 = CARRY(HD1_loopcnt[0]);


--HD1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1] at LC4_6_Y4
--operation mode is counter

HD1_loopcnt[1]_lut_out = HD1_loopcnt[1] $ HD1L63;
HD1_loopcnt[1]_sload_eqn = (HD1L01 & ~GND) # (!HD1L01 & HD1_loopcnt[1]_lut_out);
HD1_loopcnt[1]_reg_input = HD1_loopcnt[1]_sload_eqn & !ND1_STF;
HD1_loopcnt[1] = DFFE(HD1_loopcnt[1]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT at LC4_6_Y4
--operation mode is counter

HD1L83 = CARRY(!HD1L63 # !HD1_loopcnt[1]);


--HD1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2] at LC5_6_Y4
--operation mode is counter

HD1_loopcnt[2]_lut_out = HD1_loopcnt[2] $ !HD1L83;
HD1_loopcnt[2]_sload_eqn = (HD1L01 & ~GND) # (!HD1L01 & HD1_loopcnt[2]_lut_out);
HD1_loopcnt[2]_reg_input = HD1_loopcnt[2]_sload_eqn & !ND1_STF;
HD1_loopcnt[2] = DFFE(HD1_loopcnt[2]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT at LC5_6_Y4
--operation mode is counter

HD1L04 = CARRY(HD1_loopcnt[2] & !HD1L83);


--HD1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3] at LC6_6_Y4
--operation mode is counter

HD1_loopcnt[3]_lut_out = HD1_loopcnt[3] $ HD1L04;
HD1_loopcnt[3]_sload_eqn = (HD1L01 & ~GND) # (!HD1L01 & HD1_loopcnt[3]_lut_out);
HD1_loopcnt[3]_reg_input = HD1_loopcnt[3]_sload_eqn & !ND1_STF;
HD1_loopcnt[3] = DFFE(HD1_loopcnt[3]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT at LC6_6_Y4
--operation mode is counter

HD1L24 = CARRY(!HD1L04 # !HD1_loopcnt[3]);


--HD1_loopcnt[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4] at LC7_6_Y4
--operation mode is counter

HD1_loopcnt[4]_lut_out = HD1_loopcnt[4] $ !HD1L24;
HD1_loopcnt[4]_sload_eqn = (HD1L01 & ~GND) # (!HD1L01 & HD1_loopcnt[4]_lut_out);
HD1_loopcnt[4]_reg_input = HD1_loopcnt[4]_sload_eqn & !ND1_STF;
HD1_loopcnt[4] = DFFE(HD1_loopcnt[4]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);

--HD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT at LC7_6_Y4
--operation mode is counter

HD1L44 = CARRY(HD1_loopcnt[4] & !HD1L24);


--HD1_loopcnt[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5] at LC8_6_Y4
--operation mode is normal

HD1_loopcnt[5]_lut_out = HD1L44 $ HD1_loopcnt[5];
HD1_loopcnt[5]_sload_eqn = (HD1L01 & ~GND) # (!HD1L01 & HD1_loopcnt[5]_lut_out);
HD1_loopcnt[5]_reg_input = HD1_loopcnt[5]_sload_eqn & !ND1_STF;
HD1_loopcnt[5] = DFFE(HD1_loopcnt[5]_reg_input, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--L1L44 is fe_r2r:inst_fe_r2r|i~112 at LC1_9_Q4
--operation mode is arithmetic

L1L44 = L1_cntn[0] $ L1L16;

--L1L54 is fe_r2r:inst_fe_r2r|i~112COUT at LC1_9_Q4
--operation mode is arithmetic

L1L54 = CARRY(L1_cntn[0] & L1L16);


--L1L64 is fe_r2r:inst_fe_r2r|i~113 at LC2_9_Q4
--operation mode is arithmetic

L1L64 = L1_cntn[1] $ L1L54;

--L1L74 is fe_r2r:inst_fe_r2r|i~113COUT at LC2_9_Q4
--operation mode is arithmetic

L1L74 = CARRY(!L1L54 # !L1_cntn[1]);


--L1L84 is fe_r2r:inst_fe_r2r|i~114 at LC3_9_Q4
--operation mode is arithmetic

L1L84 = L1_cntn[2] $ !L1L74;

--L1L94 is fe_r2r:inst_fe_r2r|i~114COUT at LC3_9_Q4
--operation mode is arithmetic

L1L94 = CARRY(L1_cntn[2] & !L1L74);


--L1L05 is fe_r2r:inst_fe_r2r|i~115 at LC4_9_Q4
--operation mode is normal

L1L05 = L1_cntn[3] $ L1L94;


--L1L15 is fe_r2r:inst_fe_r2r|i~116 at LC7_1_Q4
--operation mode is arithmetic

L1L15 = L1L36 $ L1_cntp[0];

--L1L25 is fe_r2r:inst_fe_r2r|i~116COUT at LC7_1_Q4
--operation mode is arithmetic

L1L25 = CARRY(L1L36 & L1_cntp[0]);


--L1L35 is fe_r2r:inst_fe_r2r|i~117 at LC8_1_Q4
--operation mode is arithmetic

L1L35 = L1_cntp[1] $ L1L25;

--L1L45 is fe_r2r:inst_fe_r2r|i~117COUT at LC8_1_Q4
--operation mode is arithmetic

L1L45 = CARRY(!L1L25 # !L1_cntp[1]);


--L1L55 is fe_r2r:inst_fe_r2r|i~118 at LC9_1_Q4
--operation mode is arithmetic

L1L55 = L1_cntp[2] $ !L1L45;

--L1L65 is fe_r2r:inst_fe_r2r|i~118COUT at LC9_1_Q4
--operation mode is arithmetic

L1L65 = CARRY(L1_cntp[2] & !L1L45);


--L1L75 is fe_r2r:inst_fe_r2r|i~119 at LC10_1_Q4
--operation mode is normal

L1L75 = L1L65 $ L1_cntp[3];


--CB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~289 at LC5_9_S4
--operation mode is arithmetic

CB2L82 = !CB2_readout_cnt[0];

--CB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~289COUT at LC5_9_S4
--operation mode is arithmetic

CB2L92 = CARRY(CB2_readout_cnt[0]);


--CB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~290 at LC6_9_S4
--operation mode is arithmetic

CB2L03 = CB2_readout_cnt[1] $ CB2L92;

--CB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~290COUT at LC6_9_S4
--operation mode is arithmetic

CB2L13 = CARRY(!CB2L92 # !CB2_readout_cnt[1]);


--CB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~291 at LC7_9_S4
--operation mode is arithmetic

CB2L23 = CB2_readout_cnt[2] $ !CB2L13;

--CB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~291COUT at LC7_9_S4
--operation mode is arithmetic

CB2L33 = CARRY(CB2_readout_cnt[2] & !CB2L13);


--CB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~292 at LC8_9_S4
--operation mode is arithmetic

CB2L43 = CB2_readout_cnt[3] $ CB2L33;

--CB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~292COUT at LC8_9_S4
--operation mode is arithmetic

CB2L53 = CARRY(!CB2L33 # !CB2_readout_cnt[3]);


--CB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~293 at LC9_9_S4
--operation mode is arithmetic

CB2L63 = CB2_readout_cnt[4] $ !CB2L53;

--CB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~293COUT at LC9_9_S4
--operation mode is arithmetic

CB2L73 = CARRY(CB2_readout_cnt[4] & !CB2L53);


--CB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~294 at LC10_9_S4
--operation mode is arithmetic

CB2L83 = CB2_readout_cnt[5] $ CB2L73;

--CB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~294COUT at LC10_9_S4
--operation mode is arithmetic

CB2L93 = CARRY(!CB2L73 # !CB2_readout_cnt[5]);


--CB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~295 at LC1_11_S4
--operation mode is arithmetic

CB2L04 = CB2_readout_cnt[6] $ !CB2L93;

--CB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~295COUT at LC1_11_S4
--operation mode is arithmetic

CB2L14 = CARRY(CB2_readout_cnt[6] & !CB2L93);


--CB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~296 at LC2_11_S4
--operation mode is arithmetic

CB2L24 = CB2_readout_cnt[7] $ CB2L14;

--CB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~296COUT at LC2_11_S4
--operation mode is arithmetic

CB2L34 = CARRY(!CB2L14 # !CB2_readout_cnt[7]);


--CB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~297 at LC3_11_S4
--operation mode is arithmetic

CB2L44 = CB2_readout_cnt[8] $ !CB2L34;

--CB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~297COUT at LC3_11_S4
--operation mode is arithmetic

CB2L54 = CARRY(CB2_readout_cnt[8] & !CB2L34);


--CB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~298 at LC4_11_S4
--operation mode is arithmetic

CB2L64 = CB2_readout_cnt[9] $ CB2L54;

--CB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~298COUT at LC4_11_S4
--operation mode is arithmetic

CB2L74 = CARRY(!CB2L54 # !CB2_readout_cnt[9]);


--CB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~299 at LC5_11_S4
--operation mode is arithmetic

CB2L84 = CB2_readout_cnt[10] $ !CB2L74;

--CB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~299COUT at LC5_11_S4
--operation mode is arithmetic

CB2L94 = CARRY(CB2_readout_cnt[10] & !CB2L74);


--CB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~300 at LC6_11_S4
--operation mode is arithmetic

CB2L05 = CB2_readout_cnt[11] $ CB2L94;

--CB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~300COUT at LC6_11_S4
--operation mode is arithmetic

CB2L15 = CARRY(!CB2L94 # !CB2_readout_cnt[11]);


--CB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~301 at LC7_11_S4
--operation mode is arithmetic

CB2L25 = CB2_readout_cnt[12] $ !CB2L15;

--CB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~301COUT at LC7_11_S4
--operation mode is arithmetic

CB2L35 = CARRY(CB2_readout_cnt[12] & !CB2L15);


--CB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~302 at LC8_11_S4
--operation mode is arithmetic

CB2L45 = CB2_readout_cnt[13] $ CB2L35;

--CB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~302COUT at LC8_11_S4
--operation mode is arithmetic

CB2L55 = CARRY(!CB2L35 # !CB2_readout_cnt[13]);


--CB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~303 at LC9_11_S4
--operation mode is arithmetic

CB2L65 = CB2_readout_cnt[14] $ !CB2L55;

--CB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~303COUT at LC9_11_S4
--operation mode is arithmetic

CB2L75 = CARRY(CB2_readout_cnt[14] & !CB2L55);


--CB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~304 at LC10_11_S4
--operation mode is arithmetic

CB2L85 = CB2_readout_cnt[15] $ CB2L75;

--CB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~304COUT at LC10_11_S4
--operation mode is arithmetic

CB2L95 = CARRY(!CB2L75 # !CB2_readout_cnt[15]);


--CB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~305 at LC1_13_S4
--operation mode is arithmetic

CB2L06 = CB2_readout_cnt[16] $ !CB2L95;

--CB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~305COUT at LC1_13_S4
--operation mode is arithmetic

CB2L16 = CARRY(CB2_readout_cnt[16] & !CB2L95);


--CB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~306 at LC2_13_S4
--operation mode is arithmetic

CB2L26 = CB2_readout_cnt[17] $ CB2L16;

--CB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~306COUT at LC2_13_S4
--operation mode is arithmetic

CB2L36 = CARRY(!CB2L16 # !CB2_readout_cnt[17]);


--CB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~307 at LC3_13_S4
--operation mode is arithmetic

CB2L46 = CB2_readout_cnt[18] $ !CB2L36;

--CB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~307COUT at LC3_13_S4
--operation mode is arithmetic

CB2L56 = CARRY(CB2_readout_cnt[18] & !CB2L36);


--CB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~308 at LC4_13_S4
--operation mode is arithmetic

CB2L66 = CB2_readout_cnt[19] $ CB2L56;

--CB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~308COUT at LC4_13_S4
--operation mode is arithmetic

CB2L76 = CARRY(!CB2L56 # !CB2_readout_cnt[19]);


--CB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~309 at LC5_13_S4
--operation mode is arithmetic

CB2L86 = CB2_readout_cnt[20] $ !CB2L76;

--CB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~309COUT at LC5_13_S4
--operation mode is arithmetic

CB2L96 = CARRY(CB2_readout_cnt[20] & !CB2L76);


--CB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~310 at LC6_13_S4
--operation mode is arithmetic

CB2L07 = CB2_readout_cnt[21] $ CB2L96;

--CB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~310COUT at LC6_13_S4
--operation mode is arithmetic

CB2L17 = CARRY(!CB2L96 # !CB2_readout_cnt[21]);


--CB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~311 at LC7_13_S4
--operation mode is arithmetic

CB2L27 = CB2_readout_cnt[22] $ !CB2L17;

--CB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~311COUT at LC7_13_S4
--operation mode is arithmetic

CB2L37 = CARRY(CB2_readout_cnt[22] & !CB2L17);


--CB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~312 at LC8_13_S4
--operation mode is arithmetic

CB2L47 = CB2_readout_cnt[23] $ CB2L37;

--CB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~312COUT at LC8_13_S4
--operation mode is arithmetic

CB2L57 = CARRY(!CB2L37 # !CB2_readout_cnt[23]);


--CB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~313 at LC9_13_S4
--operation mode is arithmetic

CB2L67 = CB2_readout_cnt[24] $ !CB2L57;

--CB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~313COUT at LC9_13_S4
--operation mode is arithmetic

CB2L77 = CARRY(CB2_readout_cnt[24] & !CB2L57);


--CB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~314 at LC10_13_S4
--operation mode is arithmetic

CB2L87 = CB2_readout_cnt[25] $ CB2L77;

--CB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~314COUT at LC10_13_S4
--operation mode is arithmetic

CB2L97 = CARRY(!CB2L77 # !CB2_readout_cnt[25]);


--CB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~315 at LC1_15_S4
--operation mode is arithmetic

CB2L08 = CB2_readout_cnt[26] $ !CB2L97;

--CB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~315COUT at LC1_15_S4
--operation mode is arithmetic

CB2L18 = CARRY(CB2_readout_cnt[26] & !CB2L97);


--CB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~316 at LC2_15_S4
--operation mode is arithmetic

CB2L28 = CB2_readout_cnt[27] $ CB2L18;

--CB2L38 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~316COUT at LC2_15_S4
--operation mode is arithmetic

CB2L38 = CARRY(!CB2L18 # !CB2_readout_cnt[27]);


--CB2L48 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~317 at LC3_15_S4
--operation mode is arithmetic

CB2L48 = CB2_readout_cnt[28] $ !CB2L38;

--CB2L58 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~317COUT at LC3_15_S4
--operation mode is arithmetic

CB2L58 = CARRY(CB2_readout_cnt[28] & !CB2L38);


--CB2L68 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~318 at LC4_15_S4
--operation mode is arithmetic

CB2L68 = CB2_readout_cnt[29] $ CB2L58;

--CB2L78 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~318COUT at LC4_15_S4
--operation mode is arithmetic

CB2L78 = CARRY(!CB2L58 # !CB2_readout_cnt[29]);


--CB2L88 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~319 at LC5_15_S4
--operation mode is arithmetic

CB2L88 = CB2_readout_cnt[30] $ !CB2L78;

--CB2L98 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~319COUT at LC5_15_S4
--operation mode is arithmetic

CB2L98 = CARRY(CB2_readout_cnt[30] & !CB2L78);


--CB2L09 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~320 at LC6_15_S4
--operation mode is normal

CB2L09 = CB2L98 $ CB2_readout_cnt[31];


--BB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|i~497 at LC5_7_V2
--operation mode is arithmetic

BB2L45 = !BB2_digitize_cnt[0];

--BB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|i~497COUT at LC5_7_V2
--operation mode is arithmetic

BB2L55 = CARRY(BB2_digitize_cnt[0]);


--BB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|i~498 at LC6_7_V2
--operation mode is arithmetic

BB2L65 = BB2_digitize_cnt[1] $ BB2L55;

--BB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|i~498COUT at LC6_7_V2
--operation mode is arithmetic

BB2L75 = CARRY(!BB2L55 # !BB2_digitize_cnt[1]);


--BB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|i~499 at LC7_7_V2
--operation mode is arithmetic

BB2L85 = BB2_digitize_cnt[2] $ !BB2L75;

--BB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|i~499COUT at LC7_7_V2
--operation mode is arithmetic

BB2L95 = CARRY(BB2_digitize_cnt[2] & !BB2L75);


--BB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|i~500 at LC8_7_V2
--operation mode is arithmetic

BB2L06 = BB2_digitize_cnt[3] $ BB2L95;

--BB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|i~500COUT at LC8_7_V2
--operation mode is arithmetic

BB2L16 = CARRY(!BB2L95 # !BB2_digitize_cnt[3]);


--BB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|i~501 at LC9_7_V2
--operation mode is arithmetic

BB2L26 = BB2_digitize_cnt[4] $ !BB2L16;

--BB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|i~501COUT at LC9_7_V2
--operation mode is arithmetic

BB2L36 = CARRY(BB2_digitize_cnt[4] & !BB2L16);


--BB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|i~502 at LC10_7_V2
--operation mode is arithmetic

BB2L46 = BB2_digitize_cnt[5] $ BB2L36;

--BB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|i~502COUT at LC10_7_V2
--operation mode is arithmetic

BB2L56 = CARRY(!BB2L36 # !BB2_digitize_cnt[5]);


--BB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|i~503 at LC1_9_V2
--operation mode is arithmetic

BB2L66 = BB2_digitize_cnt[6] $ !BB2L56;

--BB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|i~503COUT at LC1_9_V2
--operation mode is arithmetic

BB2L76 = CARRY(BB2_digitize_cnt[6] & !BB2L56);


--BB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|i~504 at LC2_9_V2
--operation mode is arithmetic

BB2L86 = BB2_digitize_cnt[7] $ BB2L76;

--BB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|i~504COUT at LC2_9_V2
--operation mode is arithmetic

BB2L96 = CARRY(!BB2L76 # !BB2_digitize_cnt[7]);


--BB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|i~505 at LC3_9_V2
--operation mode is arithmetic

BB2L07 = BB2_digitize_cnt[8] $ !BB2L96;

--BB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|i~505COUT at LC3_9_V2
--operation mode is arithmetic

BB2L17 = CARRY(BB2_digitize_cnt[8] & !BB2L96);


--BB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|i~506 at LC4_9_V2
--operation mode is arithmetic

BB2L27 = BB2_digitize_cnt[9] $ BB2L17;

--BB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|i~506COUT at LC4_9_V2
--operation mode is arithmetic

BB2L37 = CARRY(!BB2L17 # !BB2_digitize_cnt[9]);


--BB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|i~507 at LC5_9_V2
--operation mode is arithmetic

BB2L47 = BB2_digitize_cnt[10] $ !BB2L37;

--BB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|i~507COUT at LC5_9_V2
--operation mode is arithmetic

BB2L57 = CARRY(BB2_digitize_cnt[10] & !BB2L37);


--BB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|i~508 at LC6_9_V2
--operation mode is arithmetic

BB2L67 = BB2_digitize_cnt[11] $ BB2L57;

--BB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|i~508COUT at LC6_9_V2
--operation mode is arithmetic

BB2L77 = CARRY(!BB2L57 # !BB2_digitize_cnt[11]);


--BB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|i~509 at LC7_9_V2
--operation mode is arithmetic

BB2L87 = BB2_digitize_cnt[12] $ !BB2L77;

--BB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|i~509COUT at LC7_9_V2
--operation mode is arithmetic

BB2L97 = CARRY(BB2_digitize_cnt[12] & !BB2L77);


--BB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|i~510 at LC8_9_V2
--operation mode is arithmetic

BB2L08 = BB2_digitize_cnt[13] $ BB2L97;

--BB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|i~510COUT at LC8_9_V2
--operation mode is arithmetic

BB2L18 = CARRY(!BB2L97 # !BB2_digitize_cnt[13]);


--BB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|i~511 at LC9_9_V2
--operation mode is arithmetic

BB2L28 = BB2_digitize_cnt[14] $ !BB2L18;

--BB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|i~511COUT at LC9_9_V2
--operation mode is arithmetic

BB2L38 = CARRY(BB2_digitize_cnt[14] & !BB2L18);


--BB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|i~512 at LC10_9_V2
--operation mode is arithmetic

BB2L48 = BB2_digitize_cnt[15] $ BB2L38;

--BB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|i~512COUT at LC10_9_V2
--operation mode is arithmetic

BB2L58 = CARRY(!BB2L38 # !BB2_digitize_cnt[15]);


--BB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|i~513 at LC1_11_V2
--operation mode is arithmetic

BB2L68 = BB2_digitize_cnt[16] $ !BB2L58;

--BB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|i~513COUT at LC1_11_V2
--operation mode is arithmetic

BB2L78 = CARRY(BB2_digitize_cnt[16] & !BB2L58);


--BB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|i~514 at LC2_11_V2
--operation mode is arithmetic

BB2L88 = BB2_digitize_cnt[17] $ BB2L78;

--BB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|i~514COUT at LC2_11_V2
--operation mode is arithmetic

BB2L98 = CARRY(!BB2L78 # !BB2_digitize_cnt[17]);


--BB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|i~515 at LC3_11_V2
--operation mode is arithmetic

BB2L09 = BB2_digitize_cnt[18] $ !BB2L98;

--BB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|i~515COUT at LC3_11_V2
--operation mode is arithmetic

BB2L19 = CARRY(BB2_digitize_cnt[18] & !BB2L98);


--BB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|i~516 at LC4_11_V2
--operation mode is arithmetic

BB2L29 = BB2_digitize_cnt[19] $ BB2L19;

--BB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|i~516COUT at LC4_11_V2
--operation mode is arithmetic

BB2L39 = CARRY(!BB2L19 # !BB2_digitize_cnt[19]);


--BB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|i~517 at LC5_11_V2
--operation mode is arithmetic

BB2L49 = BB2_digitize_cnt[20] $ !BB2L39;

--BB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|i~517COUT at LC5_11_V2
--operation mode is arithmetic

BB2L59 = CARRY(BB2_digitize_cnt[20] & !BB2L39);


--BB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|i~518 at LC6_11_V2
--operation mode is arithmetic

BB2L69 = BB2_digitize_cnt[21] $ BB2L59;

--BB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|i~518COUT at LC6_11_V2
--operation mode is arithmetic

BB2L79 = CARRY(!BB2L59 # !BB2_digitize_cnt[21]);


--BB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|i~519 at LC7_11_V2
--operation mode is arithmetic

BB2L89 = BB2_digitize_cnt[22] $ !BB2L79;

--BB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|i~519COUT at LC7_11_V2
--operation mode is arithmetic

BB2L99 = CARRY(BB2_digitize_cnt[22] & !BB2L79);


--BB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|i~520 at LC8_11_V2
--operation mode is arithmetic

BB2L001 = BB2_digitize_cnt[23] $ BB2L99;

--BB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|i~520COUT at LC8_11_V2
--operation mode is arithmetic

BB2L101 = CARRY(!BB2L99 # !BB2_digitize_cnt[23]);


--BB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|i~521 at LC9_11_V2
--operation mode is arithmetic

BB2L201 = BB2_digitize_cnt[24] $ !BB2L101;

--BB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|i~521COUT at LC9_11_V2
--operation mode is arithmetic

BB2L301 = CARRY(BB2_digitize_cnt[24] & !BB2L101);


--BB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|i~522 at LC10_11_V2
--operation mode is arithmetic

BB2L401 = BB2_digitize_cnt[25] $ BB2L301;

--BB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|i~522COUT at LC10_11_V2
--operation mode is arithmetic

BB2L501 = CARRY(!BB2L301 # !BB2_digitize_cnt[25]);


--BB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|i~523 at LC1_13_V2
--operation mode is arithmetic

BB2L601 = BB2_digitize_cnt[26] $ !BB2L501;

--BB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|i~523COUT at LC1_13_V2
--operation mode is arithmetic

BB2L701 = CARRY(BB2_digitize_cnt[26] & !BB2L501);


--BB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|i~524 at LC2_13_V2
--operation mode is arithmetic

BB2L801 = BB2_digitize_cnt[27] $ BB2L701;

--BB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|i~524COUT at LC2_13_V2
--operation mode is arithmetic

BB2L901 = CARRY(!BB2L701 # !BB2_digitize_cnt[27]);


--BB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|i~525 at LC3_13_V2
--operation mode is arithmetic

BB2L011 = BB2_digitize_cnt[28] $ !BB2L901;

--BB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|i~525COUT at LC3_13_V2
--operation mode is arithmetic

BB2L111 = CARRY(BB2_digitize_cnt[28] & !BB2L901);


--BB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|i~526 at LC4_13_V2
--operation mode is arithmetic

BB2L211 = BB2_digitize_cnt[29] $ BB2L111;

--BB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|i~526COUT at LC4_13_V2
--operation mode is arithmetic

BB2L311 = CARRY(!BB2L111 # !BB2_digitize_cnt[29]);


--BB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|i~527 at LC5_13_V2
--operation mode is arithmetic

BB2L411 = BB2_digitize_cnt[30] $ !BB2L311;

--BB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|i~527COUT at LC5_13_V2
--operation mode is arithmetic

BB2L511 = CARRY(BB2_digitize_cnt[30] & !BB2L311);


--BB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|i~528 at LC6_13_V2
--operation mode is normal

BB2L611 = BB2_digitize_cnt[31] $ BB2L511;


--BB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|i~529 at LC5_8_V4
--operation mode is arithmetic

BB2L711 = !BB2_settle_cnt[0];

--BB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|i~529COUT at LC5_8_V4
--operation mode is arithmetic

BB2L811 = CARRY(BB2_settle_cnt[0]);


--BB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|i~530 at LC6_8_V4
--operation mode is arithmetic

BB2L911 = BB2_settle_cnt[1] $ BB2L811;

--BB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|i~530COUT at LC6_8_V4
--operation mode is arithmetic

BB2L021 = CARRY(!BB2L811 # !BB2_settle_cnt[1]);


--BB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|i~531 at LC7_8_V4
--operation mode is arithmetic

BB2L121 = BB2_settle_cnt[2] $ !BB2L021;

--BB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|i~531COUT at LC7_8_V4
--operation mode is arithmetic

BB2L221 = CARRY(BB2_settle_cnt[2] & !BB2L021);


--BB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|i~532 at LC8_8_V4
--operation mode is arithmetic

BB2L321 = BB2_settle_cnt[3] $ BB2L221;

--BB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|i~532COUT at LC8_8_V4
--operation mode is arithmetic

BB2L421 = CARRY(!BB2L221 # !BB2_settle_cnt[3]);


--BB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|i~533 at LC9_8_V4
--operation mode is arithmetic

BB2L521 = BB2_settle_cnt[4] $ !BB2L421;

--BB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|i~533COUT at LC9_8_V4
--operation mode is arithmetic

BB2L621 = CARRY(BB2_settle_cnt[4] & !BB2L421);


--BB2L721 is atwd:atwd1|atwd_control:inst_atwd_control|i~534 at LC10_8_V4
--operation mode is arithmetic

BB2L721 = BB2_settle_cnt[5] $ BB2L621;

--BB2L821 is atwd:atwd1|atwd_control:inst_atwd_control|i~534COUT at LC10_8_V4
--operation mode is arithmetic

BB2L821 = CARRY(!BB2L621 # !BB2_settle_cnt[5]);


--BB2L921 is atwd:atwd1|atwd_control:inst_atwd_control|i~535 at LC1_10_V4
--operation mode is arithmetic

BB2L921 = BB2_settle_cnt[6] $ !BB2L821;

--BB2L031 is atwd:atwd1|atwd_control:inst_atwd_control|i~535COUT at LC1_10_V4
--operation mode is arithmetic

BB2L031 = CARRY(BB2_settle_cnt[6] & !BB2L821);


--BB2L131 is atwd:atwd1|atwd_control:inst_atwd_control|i~536 at LC2_10_V4
--operation mode is arithmetic

BB2L131 = BB2_settle_cnt[7] $ BB2L031;

--BB2L231 is atwd:atwd1|atwd_control:inst_atwd_control|i~536COUT at LC2_10_V4
--operation mode is arithmetic

BB2L231 = CARRY(!BB2L031 # !BB2_settle_cnt[7]);


--BB2L331 is atwd:atwd1|atwd_control:inst_atwd_control|i~537 at LC3_10_V4
--operation mode is arithmetic

BB2L331 = BB2_settle_cnt[8] $ !BB2L231;

--BB2L431 is atwd:atwd1|atwd_control:inst_atwd_control|i~537COUT at LC3_10_V4
--operation mode is arithmetic

BB2L431 = CARRY(BB2_settle_cnt[8] & !BB2L231);


--BB2L531 is atwd:atwd1|atwd_control:inst_atwd_control|i~538 at LC4_10_V4
--operation mode is arithmetic

BB2L531 = BB2_settle_cnt[9] $ BB2L431;

--BB2L631 is atwd:atwd1|atwd_control:inst_atwd_control|i~538COUT at LC4_10_V4
--operation mode is arithmetic

BB2L631 = CARRY(!BB2L431 # !BB2_settle_cnt[9]);


--BB2L731 is atwd:atwd1|atwd_control:inst_atwd_control|i~539 at LC5_10_V4
--operation mode is arithmetic

BB2L731 = BB2_settle_cnt[10] $ !BB2L631;

--BB2L831 is atwd:atwd1|atwd_control:inst_atwd_control|i~539COUT at LC5_10_V4
--operation mode is arithmetic

BB2L831 = CARRY(BB2_settle_cnt[10] & !BB2L631);


--BB2L931 is atwd:atwd1|atwd_control:inst_atwd_control|i~540 at LC6_10_V4
--operation mode is arithmetic

BB2L931 = BB2_settle_cnt[11] $ BB2L831;

--BB2L041 is atwd:atwd1|atwd_control:inst_atwd_control|i~540COUT at LC6_10_V4
--operation mode is arithmetic

BB2L041 = CARRY(!BB2L831 # !BB2_settle_cnt[11]);


--BB2L141 is atwd:atwd1|atwd_control:inst_atwd_control|i~541 at LC7_10_V4
--operation mode is arithmetic

BB2L141 = BB2_settle_cnt[12] $ !BB2L041;

--BB2L241 is atwd:atwd1|atwd_control:inst_atwd_control|i~541COUT at LC7_10_V4
--operation mode is arithmetic

BB2L241 = CARRY(BB2_settle_cnt[12] & !BB2L041);


--BB2L341 is atwd:atwd1|atwd_control:inst_atwd_control|i~542 at LC8_10_V4
--operation mode is arithmetic

BB2L341 = BB2_settle_cnt[13] $ BB2L241;

--BB2L441 is atwd:atwd1|atwd_control:inst_atwd_control|i~542COUT at LC8_10_V4
--operation mode is arithmetic

BB2L441 = CARRY(!BB2L241 # !BB2_settle_cnt[13]);


--BB2L541 is atwd:atwd1|atwd_control:inst_atwd_control|i~543 at LC9_10_V4
--operation mode is arithmetic

BB2L541 = BB2_settle_cnt[14] $ !BB2L441;

--BB2L641 is atwd:atwd1|atwd_control:inst_atwd_control|i~543COUT at LC9_10_V4
--operation mode is arithmetic

BB2L641 = CARRY(BB2_settle_cnt[14] & !BB2L441);


--BB2L741 is atwd:atwd1|atwd_control:inst_atwd_control|i~544 at LC10_10_V4
--operation mode is arithmetic

BB2L741 = BB2_settle_cnt[15] $ BB2L641;

--BB2L841 is atwd:atwd1|atwd_control:inst_atwd_control|i~544COUT at LC10_10_V4
--operation mode is arithmetic

BB2L841 = CARRY(!BB2L641 # !BB2_settle_cnt[15]);


--BB2L941 is atwd:atwd1|atwd_control:inst_atwd_control|i~545 at LC1_12_V4
--operation mode is arithmetic

BB2L941 = BB2_settle_cnt[16] $ !BB2L841;

--BB2L051 is atwd:atwd1|atwd_control:inst_atwd_control|i~545COUT at LC1_12_V4
--operation mode is arithmetic

BB2L051 = CARRY(BB2_settle_cnt[16] & !BB2L841);


--BB2L151 is atwd:atwd1|atwd_control:inst_atwd_control|i~546 at LC2_12_V4
--operation mode is arithmetic

BB2L151 = BB2_settle_cnt[17] $ BB2L051;

--BB2L251 is atwd:atwd1|atwd_control:inst_atwd_control|i~546COUT at LC2_12_V4
--operation mode is arithmetic

BB2L251 = CARRY(!BB2L051 # !BB2_settle_cnt[17]);


--BB2L351 is atwd:atwd1|atwd_control:inst_atwd_control|i~547 at LC3_12_V4
--operation mode is arithmetic

BB2L351 = BB2_settle_cnt[18] $ !BB2L251;

--BB2L451 is atwd:atwd1|atwd_control:inst_atwd_control|i~547COUT at LC3_12_V4
--operation mode is arithmetic

BB2L451 = CARRY(BB2_settle_cnt[18] & !BB2L251);


--BB2L551 is atwd:atwd1|atwd_control:inst_atwd_control|i~548 at LC4_12_V4
--operation mode is arithmetic

BB2L551 = BB2_settle_cnt[19] $ BB2L451;

--BB2L651 is atwd:atwd1|atwd_control:inst_atwd_control|i~548COUT at LC4_12_V4
--operation mode is arithmetic

BB2L651 = CARRY(!BB2L451 # !BB2_settle_cnt[19]);


--BB2L751 is atwd:atwd1|atwd_control:inst_atwd_control|i~549 at LC5_12_V4
--operation mode is arithmetic

BB2L751 = BB2_settle_cnt[20] $ !BB2L651;

--BB2L851 is atwd:atwd1|atwd_control:inst_atwd_control|i~549COUT at LC5_12_V4
--operation mode is arithmetic

BB2L851 = CARRY(BB2_settle_cnt[20] & !BB2L651);


--BB2L951 is atwd:atwd1|atwd_control:inst_atwd_control|i~550 at LC6_12_V4
--operation mode is arithmetic

BB2L951 = BB2_settle_cnt[21] $ BB2L851;

--BB2L061 is atwd:atwd1|atwd_control:inst_atwd_control|i~550COUT at LC6_12_V4
--operation mode is arithmetic

BB2L061 = CARRY(!BB2L851 # !BB2_settle_cnt[21]);


--BB2L161 is atwd:atwd1|atwd_control:inst_atwd_control|i~551 at LC7_12_V4
--operation mode is arithmetic

BB2L161 = BB2_settle_cnt[22] $ !BB2L061;

--BB2L261 is atwd:atwd1|atwd_control:inst_atwd_control|i~551COUT at LC7_12_V4
--operation mode is arithmetic

BB2L261 = CARRY(BB2_settle_cnt[22] & !BB2L061);


--BB2L361 is atwd:atwd1|atwd_control:inst_atwd_control|i~552 at LC8_12_V4
--operation mode is arithmetic

BB2L361 = BB2_settle_cnt[23] $ BB2L261;

--BB2L461 is atwd:atwd1|atwd_control:inst_atwd_control|i~552COUT at LC8_12_V4
--operation mode is arithmetic

BB2L461 = CARRY(!BB2L261 # !BB2_settle_cnt[23]);


--BB2L561 is atwd:atwd1|atwd_control:inst_atwd_control|i~553 at LC9_12_V4
--operation mode is arithmetic

BB2L561 = BB2_settle_cnt[24] $ !BB2L461;

--BB2L661 is atwd:atwd1|atwd_control:inst_atwd_control|i~553COUT at LC9_12_V4
--operation mode is arithmetic

BB2L661 = CARRY(BB2_settle_cnt[24] & !BB2L461);


--BB2L761 is atwd:atwd1|atwd_control:inst_atwd_control|i~554 at LC10_12_V4
--operation mode is arithmetic

BB2L761 = BB2_settle_cnt[25] $ BB2L661;

--BB2L861 is atwd:atwd1|atwd_control:inst_atwd_control|i~554COUT at LC10_12_V4
--operation mode is arithmetic

BB2L861 = CARRY(!BB2L661 # !BB2_settle_cnt[25]);


--BB2L961 is atwd:atwd1|atwd_control:inst_atwd_control|i~555 at LC1_14_V4
--operation mode is arithmetic

BB2L961 = BB2_settle_cnt[26] $ !BB2L861;

--BB2L071 is atwd:atwd1|atwd_control:inst_atwd_control|i~555COUT at LC1_14_V4
--operation mode is arithmetic

BB2L071 = CARRY(BB2_settle_cnt[26] & !BB2L861);


--BB2L171 is atwd:atwd1|atwd_control:inst_atwd_control|i~556 at LC2_14_V4
--operation mode is arithmetic

BB2L171 = BB2_settle_cnt[27] $ BB2L071;

--BB2L271 is atwd:atwd1|atwd_control:inst_atwd_control|i~556COUT at LC2_14_V4
--operation mode is arithmetic

BB2L271 = CARRY(!BB2L071 # !BB2_settle_cnt[27]);


--BB2L371 is atwd:atwd1|atwd_control:inst_atwd_control|i~557 at LC3_14_V4
--operation mode is arithmetic

BB2L371 = BB2_settle_cnt[28] $ !BB2L271;

--BB2L471 is atwd:atwd1|atwd_control:inst_atwd_control|i~557COUT at LC3_14_V4
--operation mode is arithmetic

BB2L471 = CARRY(BB2_settle_cnt[28] & !BB2L271);


--BB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|i~558 at LC4_14_V4
--operation mode is arithmetic

BB2L571 = BB2_settle_cnt[29] $ BB2L471;

--BB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|i~558COUT at LC4_14_V4
--operation mode is arithmetic

BB2L671 = CARRY(!BB2L471 # !BB2_settle_cnt[29]);


--BB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|i~559 at LC5_14_V4
--operation mode is arithmetic

BB2L771 = BB2_settle_cnt[30] $ !BB2L671;

--BB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|i~559COUT at LC5_14_V4
--operation mode is arithmetic

BB2L871 = CARRY(BB2_settle_cnt[30] & !BB2L671);


--BB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|i~560 at LC6_14_V4
--operation mode is normal

BB2L971 = BB2L871 $ BB2_settle_cnt[31];


--K1L422 is coinc:inst_coinc|i~654 at LC4_7_X2
--operation mode is arithmetic

K1L422 = K1L901 $ !K1L721;

--K1L522 is coinc:inst_coinc|i~654COUT at LC4_7_X2
--operation mode is arithmetic

K1L522 = CARRY(!K1L901 & K1L721);


--K1L622 is coinc:inst_coinc|i~655 at LC5_7_X2
--operation mode is arithmetic

K1L622 = K1L522 $ (!K1_LCATWD_ATWD_B_up_post_cnt[1] & !K1_i1217);

--K1L722 is coinc:inst_coinc|i~655COUT at LC5_7_X2
--operation mode is arithmetic

K1L722 = CARRY(K1_LCATWD_ATWD_B_up_post_cnt[1] # K1_i1217 # !K1L522);


--K1L822 is coinc:inst_coinc|i~656 at LC6_7_X2
--operation mode is arithmetic

K1L822 = K1L722 $ (K1_LCATWD_ATWD_B_up_post_cnt[2] # K1_i1217);

--K1L922 is coinc:inst_coinc|i~656COUT at LC6_7_X2
--operation mode is arithmetic

K1L922 = CARRY(!K1_LCATWD_ATWD_B_up_post_cnt[2] & !K1_i1217 & !K1L722);


--K1L032 is coinc:inst_coinc|i~657 at LC7_7_X2
--operation mode is arithmetic

K1L032 = K1L922 $ (!K1_LCATWD_ATWD_B_up_post_cnt[3] & !K1_i1217);

--K1L132 is coinc:inst_coinc|i~657COUT at LC7_7_X2
--operation mode is arithmetic

K1L132 = CARRY(K1_LCATWD_ATWD_B_up_post_cnt[3] # K1_i1217 # !K1L922);


--K1L232 is coinc:inst_coinc|i~658 at LC8_7_X2
--operation mode is arithmetic

K1L232 = K1L132 $ (K1_LCATWD_ATWD_B_up_post_cnt[4] # K1_i1217);

--K1L332 is coinc:inst_coinc|i~658COUT at LC8_7_X2
--operation mode is arithmetic

K1L332 = CARRY(!K1_LCATWD_ATWD_B_up_post_cnt[4] & !K1_i1217 & !K1L132);


--K1L432 is coinc:inst_coinc|i~659 at LC9_7_X2
--operation mode is normal

K1L432 = K1L332 $ (K1_i1217 # K1_LCATWD_ATWD_B_up_post_cnt[5]);


--CB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~289 at LC5_6_R3
--operation mode is arithmetic

CB1L82 = !CB1_readout_cnt[0];

--CB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~289COUT at LC5_6_R3
--operation mode is arithmetic

CB1L92 = CARRY(CB1_readout_cnt[0]);


--CB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~290 at LC6_6_R3
--operation mode is arithmetic

CB1L03 = CB1_readout_cnt[1] $ CB1L92;

--CB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~290COUT at LC6_6_R3
--operation mode is arithmetic

CB1L13 = CARRY(!CB1L92 # !CB1_readout_cnt[1]);


--CB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~291 at LC7_6_R3
--operation mode is arithmetic

CB1L23 = CB1_readout_cnt[2] $ !CB1L13;

--CB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~291COUT at LC7_6_R3
--operation mode is arithmetic

CB1L33 = CARRY(CB1_readout_cnt[2] & !CB1L13);


--CB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~292 at LC8_6_R3
--operation mode is arithmetic

CB1L43 = CB1_readout_cnt[3] $ CB1L33;

--CB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~292COUT at LC8_6_R3
--operation mode is arithmetic

CB1L53 = CARRY(!CB1L33 # !CB1_readout_cnt[3]);


--CB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~293 at LC9_6_R3
--operation mode is arithmetic

CB1L63 = CB1_readout_cnt[4] $ !CB1L53;

--CB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~293COUT at LC9_6_R3
--operation mode is arithmetic

CB1L73 = CARRY(CB1_readout_cnt[4] & !CB1L53);


--CB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~294 at LC10_6_R3
--operation mode is arithmetic

CB1L83 = CB1_readout_cnt[5] $ CB1L73;

--CB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~294COUT at LC10_6_R3
--operation mode is arithmetic

CB1L93 = CARRY(!CB1L73 # !CB1_readout_cnt[5]);


--CB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~295 at LC1_8_R3
--operation mode is arithmetic

CB1L04 = CB1_readout_cnt[6] $ !CB1L93;

--CB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~295COUT at LC1_8_R3
--operation mode is arithmetic

CB1L14 = CARRY(CB1_readout_cnt[6] & !CB1L93);


--CB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~296 at LC2_8_R3
--operation mode is arithmetic

CB1L24 = CB1_readout_cnt[7] $ CB1L14;

--CB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~296COUT at LC2_8_R3
--operation mode is arithmetic

CB1L34 = CARRY(!CB1L14 # !CB1_readout_cnt[7]);


--CB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~297 at LC3_8_R3
--operation mode is arithmetic

CB1L44 = CB1_readout_cnt[8] $ !CB1L34;

--CB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~297COUT at LC3_8_R3
--operation mode is arithmetic

CB1L54 = CARRY(CB1_readout_cnt[8] & !CB1L34);


--CB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~298 at LC4_8_R3
--operation mode is arithmetic

CB1L64 = CB1_readout_cnt[9] $ CB1L54;

--CB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~298COUT at LC4_8_R3
--operation mode is arithmetic

CB1L74 = CARRY(!CB1L54 # !CB1_readout_cnt[9]);


--CB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~299 at LC5_8_R3
--operation mode is arithmetic

CB1L84 = CB1_readout_cnt[10] $ !CB1L74;

--CB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~299COUT at LC5_8_R3
--operation mode is arithmetic

CB1L94 = CARRY(CB1_readout_cnt[10] & !CB1L74);


--CB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~300 at LC6_8_R3
--operation mode is arithmetic

CB1L05 = CB1_readout_cnt[11] $ CB1L94;

--CB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~300COUT at LC6_8_R3
--operation mode is arithmetic

CB1L15 = CARRY(!CB1L94 # !CB1_readout_cnt[11]);


--CB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~301 at LC7_8_R3
--operation mode is arithmetic

CB1L25 = CB1_readout_cnt[12] $ !CB1L15;

--CB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~301COUT at LC7_8_R3
--operation mode is arithmetic

CB1L35 = CARRY(CB1_readout_cnt[12] & !CB1L15);


--CB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~302 at LC8_8_R3
--operation mode is arithmetic

CB1L45 = CB1_readout_cnt[13] $ CB1L35;

--CB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~302COUT at LC8_8_R3
--operation mode is arithmetic

CB1L55 = CARRY(!CB1L35 # !CB1_readout_cnt[13]);


--CB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~303 at LC9_8_R3
--operation mode is arithmetic

CB1L65 = CB1_readout_cnt[14] $ !CB1L55;

--CB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~303COUT at LC9_8_R3
--operation mode is arithmetic

CB1L75 = CARRY(CB1_readout_cnt[14] & !CB1L55);


--CB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~304 at LC10_8_R3
--operation mode is arithmetic

CB1L85 = CB1_readout_cnt[15] $ CB1L75;

--CB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~304COUT at LC10_8_R3
--operation mode is arithmetic

CB1L95 = CARRY(!CB1L75 # !CB1_readout_cnt[15]);


--CB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~305 at LC1_10_R3
--operation mode is arithmetic

CB1L06 = CB1_readout_cnt[16] $ !CB1L95;

--CB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~305COUT at LC1_10_R3
--operation mode is arithmetic

CB1L16 = CARRY(CB1_readout_cnt[16] & !CB1L95);


--CB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~306 at LC2_10_R3
--operation mode is arithmetic

CB1L26 = CB1_readout_cnt[17] $ CB1L16;

--CB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~306COUT at LC2_10_R3
--operation mode is arithmetic

CB1L36 = CARRY(!CB1L16 # !CB1_readout_cnt[17]);


--CB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~307 at LC3_10_R3
--operation mode is arithmetic

CB1L46 = CB1_readout_cnt[18] $ !CB1L36;

--CB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~307COUT at LC3_10_R3
--operation mode is arithmetic

CB1L56 = CARRY(CB1_readout_cnt[18] & !CB1L36);


--CB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~308 at LC4_10_R3
--operation mode is arithmetic

CB1L66 = CB1_readout_cnt[19] $ CB1L56;

--CB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~308COUT at LC4_10_R3
--operation mode is arithmetic

CB1L76 = CARRY(!CB1L56 # !CB1_readout_cnt[19]);


--CB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~309 at LC5_10_R3
--operation mode is arithmetic

CB1L86 = CB1_readout_cnt[20] $ !CB1L76;

--CB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~309COUT at LC5_10_R3
--operation mode is arithmetic

CB1L96 = CARRY(CB1_readout_cnt[20] & !CB1L76);


--CB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~310 at LC6_10_R3
--operation mode is arithmetic

CB1L07 = CB1_readout_cnt[21] $ CB1L96;

--CB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~310COUT at LC6_10_R3
--operation mode is arithmetic

CB1L17 = CARRY(!CB1L96 # !CB1_readout_cnt[21]);


--CB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~311 at LC7_10_R3
--operation mode is arithmetic

CB1L27 = CB1_readout_cnt[22] $ !CB1L17;

--CB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~311COUT at LC7_10_R3
--operation mode is arithmetic

CB1L37 = CARRY(CB1_readout_cnt[22] & !CB1L17);


--CB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~312 at LC8_10_R3
--operation mode is arithmetic

CB1L47 = CB1_readout_cnt[23] $ CB1L37;

--CB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~312COUT at LC8_10_R3
--operation mode is arithmetic

CB1L57 = CARRY(!CB1L37 # !CB1_readout_cnt[23]);


--CB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~313 at LC9_10_R3
--operation mode is arithmetic

CB1L67 = CB1_readout_cnt[24] $ !CB1L57;

--CB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~313COUT at LC9_10_R3
--operation mode is arithmetic

CB1L77 = CARRY(CB1_readout_cnt[24] & !CB1L57);


--CB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~314 at LC10_10_R3
--operation mode is arithmetic

CB1L87 = CB1_readout_cnt[25] $ CB1L77;

--CB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~314COUT at LC10_10_R3
--operation mode is arithmetic

CB1L97 = CARRY(!CB1L77 # !CB1_readout_cnt[25]);


--CB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~315 at LC1_12_R3
--operation mode is arithmetic

CB1L08 = CB1_readout_cnt[26] $ !CB1L97;

--CB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~315COUT at LC1_12_R3
--operation mode is arithmetic

CB1L18 = CARRY(CB1_readout_cnt[26] & !CB1L97);


--CB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~316 at LC2_12_R3
--operation mode is arithmetic

CB1L28 = CB1_readout_cnt[27] $ CB1L18;

--CB1L38 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~316COUT at LC2_12_R3
--operation mode is arithmetic

CB1L38 = CARRY(!CB1L18 # !CB1_readout_cnt[27]);


--CB1L48 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~317 at LC3_12_R3
--operation mode is arithmetic

CB1L48 = CB1_readout_cnt[28] $ !CB1L38;

--CB1L58 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~317COUT at LC3_12_R3
--operation mode is arithmetic

CB1L58 = CARRY(CB1_readout_cnt[28] & !CB1L38);


--CB1L68 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~318 at LC4_12_R3
--operation mode is arithmetic

CB1L68 = CB1_readout_cnt[29] $ CB1L58;

--CB1L78 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~318COUT at LC4_12_R3
--operation mode is arithmetic

CB1L78 = CARRY(!CB1L58 # !CB1_readout_cnt[29]);


--CB1L88 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~319 at LC5_12_R3
--operation mode is arithmetic

CB1L88 = CB1_readout_cnt[30] $ !CB1L78;

--CB1L98 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~319COUT at LC5_12_R3
--operation mode is arithmetic

CB1L98 = CARRY(CB1_readout_cnt[30] & !CB1L78);


--CB1L09 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~320 at LC6_12_R3
--operation mode is normal

CB1L09 = CB1L98 $ CB1_readout_cnt[31];


--BB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|i~497 at LC5_10_Z3
--operation mode is arithmetic

BB1L35 = !BB1_digitize_cnt[0];

--BB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|i~497COUT at LC5_10_Z3
--operation mode is arithmetic

BB1L45 = CARRY(BB1_digitize_cnt[0]);


--BB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|i~498 at LC6_10_Z3
--operation mode is arithmetic

BB1L55 = BB1_digitize_cnt[1] $ BB1L45;

--BB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|i~498COUT at LC6_10_Z3
--operation mode is arithmetic

BB1L65 = CARRY(!BB1L45 # !BB1_digitize_cnt[1]);


--BB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|i~499 at LC7_10_Z3
--operation mode is arithmetic

BB1L75 = BB1_digitize_cnt[2] $ !BB1L65;

--BB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|i~499COUT at LC7_10_Z3
--operation mode is arithmetic

BB1L85 = CARRY(BB1_digitize_cnt[2] & !BB1L65);


--BB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|i~500 at LC8_10_Z3
--operation mode is arithmetic

BB1L95 = BB1_digitize_cnt[3] $ BB1L85;

--BB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|i~500COUT at LC8_10_Z3
--operation mode is arithmetic

BB1L06 = CARRY(!BB1L85 # !BB1_digitize_cnt[3]);


--BB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|i~501 at LC9_10_Z3
--operation mode is arithmetic

BB1L16 = BB1_digitize_cnt[4] $ !BB1L06;

--BB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|i~501COUT at LC9_10_Z3
--operation mode is arithmetic

BB1L26 = CARRY(BB1_digitize_cnt[4] & !BB1L06);


--BB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|i~502 at LC10_10_Z3
--operation mode is arithmetic

BB1L36 = BB1_digitize_cnt[5] $ BB1L26;

--BB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|i~502COUT at LC10_10_Z3
--operation mode is arithmetic

BB1L46 = CARRY(!BB1L26 # !BB1_digitize_cnt[5]);


--BB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|i~503 at LC1_12_Z3
--operation mode is arithmetic

BB1L56 = BB1_digitize_cnt[6] $ !BB1L46;

--BB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|i~503COUT at LC1_12_Z3
--operation mode is arithmetic

BB1L66 = CARRY(BB1_digitize_cnt[6] & !BB1L46);


--BB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|i~504 at LC2_12_Z3
--operation mode is arithmetic

BB1L76 = BB1_digitize_cnt[7] $ BB1L66;

--BB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|i~504COUT at LC2_12_Z3
--operation mode is arithmetic

BB1L86 = CARRY(!BB1L66 # !BB1_digitize_cnt[7]);


--BB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|i~505 at LC3_12_Z3
--operation mode is arithmetic

BB1L96 = BB1_digitize_cnt[8] $ !BB1L86;

--BB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|i~505COUT at LC3_12_Z3
--operation mode is arithmetic

BB1L07 = CARRY(BB1_digitize_cnt[8] & !BB1L86);


--BB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|i~506 at LC4_12_Z3
--operation mode is arithmetic

BB1L17 = BB1_digitize_cnt[9] $ BB1L07;

--BB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|i~506COUT at LC4_12_Z3
--operation mode is arithmetic

BB1L27 = CARRY(!BB1L07 # !BB1_digitize_cnt[9]);


--BB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|i~507 at LC5_12_Z3
--operation mode is arithmetic

BB1L37 = BB1_digitize_cnt[10] $ !BB1L27;

--BB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|i~507COUT at LC5_12_Z3
--operation mode is arithmetic

BB1L47 = CARRY(BB1_digitize_cnt[10] & !BB1L27);


--BB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|i~508 at LC6_12_Z3
--operation mode is arithmetic

BB1L57 = BB1_digitize_cnt[11] $ BB1L47;

--BB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|i~508COUT at LC6_12_Z3
--operation mode is arithmetic

BB1L67 = CARRY(!BB1L47 # !BB1_digitize_cnt[11]);


--BB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|i~509 at LC7_12_Z3
--operation mode is arithmetic

BB1L77 = BB1_digitize_cnt[12] $ !BB1L67;

--BB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|i~509COUT at LC7_12_Z3
--operation mode is arithmetic

BB1L87 = CARRY(BB1_digitize_cnt[12] & !BB1L67);


--BB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|i~510 at LC8_12_Z3
--operation mode is arithmetic

BB1L97 = BB1_digitize_cnt[13] $ BB1L87;

--BB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|i~510COUT at LC8_12_Z3
--operation mode is arithmetic

BB1L08 = CARRY(!BB1L87 # !BB1_digitize_cnt[13]);


--BB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|i~511 at LC9_12_Z3
--operation mode is arithmetic

BB1L18 = BB1_digitize_cnt[14] $ !BB1L08;

--BB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|i~511COUT at LC9_12_Z3
--operation mode is arithmetic

BB1L28 = CARRY(BB1_digitize_cnt[14] & !BB1L08);


--BB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|i~512 at LC10_12_Z3
--operation mode is arithmetic

BB1L38 = BB1_digitize_cnt[15] $ BB1L28;

--BB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|i~512COUT at LC10_12_Z3
--operation mode is arithmetic

BB1L48 = CARRY(!BB1L28 # !BB1_digitize_cnt[15]);


--BB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|i~513 at LC1_14_Z3
--operation mode is arithmetic

BB1L58 = BB1_digitize_cnt[16] $ !BB1L48;

--BB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|i~513COUT at LC1_14_Z3
--operation mode is arithmetic

BB1L68 = CARRY(BB1_digitize_cnt[16] & !BB1L48);


--BB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|i~514 at LC2_14_Z3
--operation mode is arithmetic

BB1L78 = BB1_digitize_cnt[17] $ BB1L68;

--BB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|i~514COUT at LC2_14_Z3
--operation mode is arithmetic

BB1L88 = CARRY(!BB1L68 # !BB1_digitize_cnt[17]);


--BB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|i~515 at LC3_14_Z3
--operation mode is arithmetic

BB1L98 = BB1_digitize_cnt[18] $ !BB1L88;

--BB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|i~515COUT at LC3_14_Z3
--operation mode is arithmetic

BB1L09 = CARRY(BB1_digitize_cnt[18] & !BB1L88);


--BB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|i~516 at LC4_14_Z3
--operation mode is arithmetic

BB1L19 = BB1_digitize_cnt[19] $ BB1L09;

--BB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|i~516COUT at LC4_14_Z3
--operation mode is arithmetic

BB1L29 = CARRY(!BB1L09 # !BB1_digitize_cnt[19]);


--BB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|i~517 at LC5_14_Z3
--operation mode is arithmetic

BB1L39 = BB1_digitize_cnt[20] $ !BB1L29;

--BB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|i~517COUT at LC5_14_Z3
--operation mode is arithmetic

BB1L49 = CARRY(BB1_digitize_cnt[20] & !BB1L29);


--BB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|i~518 at LC6_14_Z3
--operation mode is arithmetic

BB1L59 = BB1_digitize_cnt[21] $ BB1L49;

--BB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|i~518COUT at LC6_14_Z3
--operation mode is arithmetic

BB1L69 = CARRY(!BB1L49 # !BB1_digitize_cnt[21]);


--BB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|i~519 at LC7_14_Z3
--operation mode is arithmetic

BB1L79 = BB1_digitize_cnt[22] $ !BB1L69;

--BB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|i~519COUT at LC7_14_Z3
--operation mode is arithmetic

BB1L89 = CARRY(BB1_digitize_cnt[22] & !BB1L69);


--BB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|i~520 at LC8_14_Z3
--operation mode is arithmetic

BB1L99 = BB1_digitize_cnt[23] $ BB1L89;

--BB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|i~520COUT at LC8_14_Z3
--operation mode is arithmetic

BB1L001 = CARRY(!BB1L89 # !BB1_digitize_cnt[23]);


--BB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|i~521 at LC9_14_Z3
--operation mode is arithmetic

BB1L101 = BB1_digitize_cnt[24] $ !BB1L001;

--BB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|i~521COUT at LC9_14_Z3
--operation mode is arithmetic

BB1L201 = CARRY(BB1_digitize_cnt[24] & !BB1L001);


--BB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|i~522 at LC10_14_Z3
--operation mode is arithmetic

BB1L301 = BB1_digitize_cnt[25] $ BB1L201;

--BB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|i~522COUT at LC10_14_Z3
--operation mode is arithmetic

BB1L401 = CARRY(!BB1L201 # !BB1_digitize_cnt[25]);


--BB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|i~523 at LC1_16_Z3
--operation mode is arithmetic

BB1L501 = BB1_digitize_cnt[26] $ !BB1L401;

--BB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|i~523COUT at LC1_16_Z3
--operation mode is arithmetic

BB1L601 = CARRY(BB1_digitize_cnt[26] & !BB1L401);


--BB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|i~524 at LC2_16_Z3
--operation mode is arithmetic

BB1L701 = BB1_digitize_cnt[27] $ BB1L601;

--BB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|i~524COUT at LC2_16_Z3
--operation mode is arithmetic

BB1L801 = CARRY(!BB1L601 # !BB1_digitize_cnt[27]);


--BB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|i~525 at LC3_16_Z3
--operation mode is arithmetic

BB1L901 = BB1_digitize_cnt[28] $ !BB1L801;

--BB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|i~525COUT at LC3_16_Z3
--operation mode is arithmetic

BB1L011 = CARRY(BB1_digitize_cnt[28] & !BB1L801);


--BB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|i~526 at LC4_16_Z3
--operation mode is arithmetic

BB1L111 = BB1_digitize_cnt[29] $ BB1L011;

--BB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|i~526COUT at LC4_16_Z3
--operation mode is arithmetic

BB1L211 = CARRY(!BB1L011 # !BB1_digitize_cnt[29]);


--BB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|i~527 at LC5_16_Z3
--operation mode is arithmetic

BB1L311 = BB1_digitize_cnt[30] $ !BB1L211;

--BB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|i~527COUT at LC5_16_Z3
--operation mode is arithmetic

BB1L411 = CARRY(BB1_digitize_cnt[30] & !BB1L211);


--BB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|i~528 at LC6_16_Z3
--operation mode is normal

BB1L511 = BB1L411 $ BB1_digitize_cnt[31];


--BB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|i~529 at LC5_10_V1
--operation mode is arithmetic

BB1L611 = !BB1_settle_cnt[0];

--BB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|i~529COUT at LC5_10_V1
--operation mode is arithmetic

BB1L711 = CARRY(BB1_settle_cnt[0]);


--BB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|i~530 at LC6_10_V1
--operation mode is arithmetic

BB1L811 = BB1_settle_cnt[1] $ BB1L711;

--BB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|i~530COUT at LC6_10_V1
--operation mode is arithmetic

BB1L911 = CARRY(!BB1L711 # !BB1_settle_cnt[1]);


--BB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|i~531 at LC7_10_V1
--operation mode is arithmetic

BB1L021 = BB1_settle_cnt[2] $ !BB1L911;

--BB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|i~531COUT at LC7_10_V1
--operation mode is arithmetic

BB1L121 = CARRY(BB1_settle_cnt[2] & !BB1L911);


--BB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|i~532 at LC8_10_V1
--operation mode is arithmetic

BB1L221 = BB1_settle_cnt[3] $ BB1L121;

--BB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|i~532COUT at LC8_10_V1
--operation mode is arithmetic

BB1L321 = CARRY(!BB1L121 # !BB1_settle_cnt[3]);


--BB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|i~533 at LC9_10_V1
--operation mode is arithmetic

BB1L421 = BB1_settle_cnt[4] $ !BB1L321;

--BB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|i~533COUT at LC9_10_V1
--operation mode is arithmetic

BB1L521 = CARRY(BB1_settle_cnt[4] & !BB1L321);


--BB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|i~534 at LC10_10_V1
--operation mode is arithmetic

BB1L621 = BB1_settle_cnt[5] $ BB1L521;

--BB1L721 is atwd:atwd0|atwd_control:inst_atwd_control|i~534COUT at LC10_10_V1
--operation mode is arithmetic

BB1L721 = CARRY(!BB1L521 # !BB1_settle_cnt[5]);


--BB1L821 is atwd:atwd0|atwd_control:inst_atwd_control|i~535 at LC1_12_V1
--operation mode is arithmetic

BB1L821 = BB1_settle_cnt[6] $ !BB1L721;

--BB1L921 is atwd:atwd0|atwd_control:inst_atwd_control|i~535COUT at LC1_12_V1
--operation mode is arithmetic

BB1L921 = CARRY(BB1_settle_cnt[6] & !BB1L721);


--BB1L031 is atwd:atwd0|atwd_control:inst_atwd_control|i~536 at LC2_12_V1
--operation mode is arithmetic

BB1L031 = BB1_settle_cnt[7] $ BB1L921;

--BB1L131 is atwd:atwd0|atwd_control:inst_atwd_control|i~536COUT at LC2_12_V1
--operation mode is arithmetic

BB1L131 = CARRY(!BB1L921 # !BB1_settle_cnt[7]);


--BB1L231 is atwd:atwd0|atwd_control:inst_atwd_control|i~537 at LC3_12_V1
--operation mode is arithmetic

BB1L231 = BB1_settle_cnt[8] $ !BB1L131;

--BB1L331 is atwd:atwd0|atwd_control:inst_atwd_control|i~537COUT at LC3_12_V1
--operation mode is arithmetic

BB1L331 = CARRY(BB1_settle_cnt[8] & !BB1L131);


--BB1L431 is atwd:atwd0|atwd_control:inst_atwd_control|i~538 at LC4_12_V1
--operation mode is arithmetic

BB1L431 = BB1_settle_cnt[9] $ BB1L331;

--BB1L531 is atwd:atwd0|atwd_control:inst_atwd_control|i~538COUT at LC4_12_V1
--operation mode is arithmetic

BB1L531 = CARRY(!BB1L331 # !BB1_settle_cnt[9]);


--BB1L631 is atwd:atwd0|atwd_control:inst_atwd_control|i~539 at LC5_12_V1
--operation mode is arithmetic

BB1L631 = BB1_settle_cnt[10] $ !BB1L531;

--BB1L731 is atwd:atwd0|atwd_control:inst_atwd_control|i~539COUT at LC5_12_V1
--operation mode is arithmetic

BB1L731 = CARRY(BB1_settle_cnt[10] & !BB1L531);


--BB1L831 is atwd:atwd0|atwd_control:inst_atwd_control|i~540 at LC6_12_V1
--operation mode is arithmetic

BB1L831 = BB1_settle_cnt[11] $ BB1L731;

--BB1L931 is atwd:atwd0|atwd_control:inst_atwd_control|i~540COUT at LC6_12_V1
--operation mode is arithmetic

BB1L931 = CARRY(!BB1L731 # !BB1_settle_cnt[11]);


--BB1L041 is atwd:atwd0|atwd_control:inst_atwd_control|i~541 at LC7_12_V1
--operation mode is arithmetic

BB1L041 = BB1_settle_cnt[12] $ !BB1L931;

--BB1L141 is atwd:atwd0|atwd_control:inst_atwd_control|i~541COUT at LC7_12_V1
--operation mode is arithmetic

BB1L141 = CARRY(BB1_settle_cnt[12] & !BB1L931);


--BB1L241 is atwd:atwd0|atwd_control:inst_atwd_control|i~542 at LC8_12_V1
--operation mode is arithmetic

BB1L241 = BB1_settle_cnt[13] $ BB1L141;

--BB1L341 is atwd:atwd0|atwd_control:inst_atwd_control|i~542COUT at LC8_12_V1
--operation mode is arithmetic

BB1L341 = CARRY(!BB1L141 # !BB1_settle_cnt[13]);


--BB1L441 is atwd:atwd0|atwd_control:inst_atwd_control|i~543 at LC9_12_V1
--operation mode is arithmetic

BB1L441 = BB1_settle_cnt[14] $ !BB1L341;

--BB1L541 is atwd:atwd0|atwd_control:inst_atwd_control|i~543COUT at LC9_12_V1
--operation mode is arithmetic

BB1L541 = CARRY(BB1_settle_cnt[14] & !BB1L341);


--BB1L641 is atwd:atwd0|atwd_control:inst_atwd_control|i~544 at LC10_12_V1
--operation mode is arithmetic

BB1L641 = BB1_settle_cnt[15] $ BB1L541;

--BB1L741 is atwd:atwd0|atwd_control:inst_atwd_control|i~544COUT at LC10_12_V1
--operation mode is arithmetic

BB1L741 = CARRY(!BB1L541 # !BB1_settle_cnt[15]);


--BB1L841 is atwd:atwd0|atwd_control:inst_atwd_control|i~545 at LC1_14_V1
--operation mode is arithmetic

BB1L841 = BB1_settle_cnt[16] $ !BB1L741;

--BB1L941 is atwd:atwd0|atwd_control:inst_atwd_control|i~545COUT at LC1_14_V1
--operation mode is arithmetic

BB1L941 = CARRY(BB1_settle_cnt[16] & !BB1L741);


--BB1L051 is atwd:atwd0|atwd_control:inst_atwd_control|i~546 at LC2_14_V1
--operation mode is arithmetic

BB1L051 = BB1_settle_cnt[17] $ BB1L941;

--BB1L151 is atwd:atwd0|atwd_control:inst_atwd_control|i~546COUT at LC2_14_V1
--operation mode is arithmetic

BB1L151 = CARRY(!BB1L941 # !BB1_settle_cnt[17]);


--BB1L251 is atwd:atwd0|atwd_control:inst_atwd_control|i~547 at LC3_14_V1
--operation mode is arithmetic

BB1L251 = BB1_settle_cnt[18] $ !BB1L151;

--BB1L351 is atwd:atwd0|atwd_control:inst_atwd_control|i~547COUT at LC3_14_V1
--operation mode is arithmetic

BB1L351 = CARRY(BB1_settle_cnt[18] & !BB1L151);


--BB1L451 is atwd:atwd0|atwd_control:inst_atwd_control|i~548 at LC4_14_V1
--operation mode is arithmetic

BB1L451 = BB1_settle_cnt[19] $ BB1L351;

--BB1L551 is atwd:atwd0|atwd_control:inst_atwd_control|i~548COUT at LC4_14_V1
--operation mode is arithmetic

BB1L551 = CARRY(!BB1L351 # !BB1_settle_cnt[19]);


--BB1L651 is atwd:atwd0|atwd_control:inst_atwd_control|i~549 at LC5_14_V1
--operation mode is arithmetic

BB1L651 = BB1_settle_cnt[20] $ !BB1L551;

--BB1L751 is atwd:atwd0|atwd_control:inst_atwd_control|i~549COUT at LC5_14_V1
--operation mode is arithmetic

BB1L751 = CARRY(BB1_settle_cnt[20] & !BB1L551);


--BB1L851 is atwd:atwd0|atwd_control:inst_atwd_control|i~550 at LC6_14_V1
--operation mode is arithmetic

BB1L851 = BB1_settle_cnt[21] $ BB1L751;

--BB1L951 is atwd:atwd0|atwd_control:inst_atwd_control|i~550COUT at LC6_14_V1
--operation mode is arithmetic

BB1L951 = CARRY(!BB1L751 # !BB1_settle_cnt[21]);


--BB1L061 is atwd:atwd0|atwd_control:inst_atwd_control|i~551 at LC7_14_V1
--operation mode is arithmetic

BB1L061 = BB1_settle_cnt[22] $ !BB1L951;

--BB1L161 is atwd:atwd0|atwd_control:inst_atwd_control|i~551COUT at LC7_14_V1
--operation mode is arithmetic

BB1L161 = CARRY(BB1_settle_cnt[22] & !BB1L951);


--BB1L261 is atwd:atwd0|atwd_control:inst_atwd_control|i~552 at LC8_14_V1
--operation mode is arithmetic

BB1L261 = BB1_settle_cnt[23] $ BB1L161;

--BB1L361 is atwd:atwd0|atwd_control:inst_atwd_control|i~552COUT at LC8_14_V1
--operation mode is arithmetic

BB1L361 = CARRY(!BB1L161 # !BB1_settle_cnt[23]);


--BB1L461 is atwd:atwd0|atwd_control:inst_atwd_control|i~553 at LC9_14_V1
--operation mode is arithmetic

BB1L461 = BB1_settle_cnt[24] $ !BB1L361;

--BB1L561 is atwd:atwd0|atwd_control:inst_atwd_control|i~553COUT at LC9_14_V1
--operation mode is arithmetic

BB1L561 = CARRY(BB1_settle_cnt[24] & !BB1L361);


--BB1L661 is atwd:atwd0|atwd_control:inst_atwd_control|i~554 at LC10_14_V1
--operation mode is arithmetic

BB1L661 = BB1_settle_cnt[25] $ BB1L561;

--BB1L761 is atwd:atwd0|atwd_control:inst_atwd_control|i~554COUT at LC10_14_V1
--operation mode is arithmetic

BB1L761 = CARRY(!BB1L561 # !BB1_settle_cnt[25]);


--BB1L861 is atwd:atwd0|atwd_control:inst_atwd_control|i~555 at LC1_16_V1
--operation mode is arithmetic

BB1L861 = BB1_settle_cnt[26] $ !BB1L761;

--BB1L961 is atwd:atwd0|atwd_control:inst_atwd_control|i~555COUT at LC1_16_V1
--operation mode is arithmetic

BB1L961 = CARRY(BB1_settle_cnt[26] & !BB1L761);


--BB1L071 is atwd:atwd0|atwd_control:inst_atwd_control|i~556 at LC2_16_V1
--operation mode is arithmetic

BB1L071 = BB1_settle_cnt[27] $ BB1L961;

--BB1L171 is atwd:atwd0|atwd_control:inst_atwd_control|i~556COUT at LC2_16_V1
--operation mode is arithmetic

BB1L171 = CARRY(!BB1L961 # !BB1_settle_cnt[27]);


--BB1L271 is atwd:atwd0|atwd_control:inst_atwd_control|i~557 at LC3_16_V1
--operation mode is arithmetic

BB1L271 = BB1_settle_cnt[28] $ !BB1L171;

--BB1L371 is atwd:atwd0|atwd_control:inst_atwd_control|i~557COUT at LC3_16_V1
--operation mode is arithmetic

BB1L371 = CARRY(BB1_settle_cnt[28] & !BB1L171);


--BB1L471 is atwd:atwd0|atwd_control:inst_atwd_control|i~558 at LC4_16_V1
--operation mode is arithmetic

BB1L471 = BB1_settle_cnt[29] $ BB1L371;

--BB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|i~558COUT at LC4_16_V1
--operation mode is arithmetic

BB1L571 = CARRY(!BB1L371 # !BB1_settle_cnt[29]);


--BB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|i~559 at LC5_16_V1
--operation mode is arithmetic

BB1L671 = BB1_settle_cnt[30] $ !BB1L571;

--BB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|i~559COUT at LC5_16_V1
--operation mode is arithmetic

BB1L771 = CARRY(BB1_settle_cnt[30] & !BB1L571);


--BB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|i~560 at LC6_16_V1
--operation mode is normal

BB1L871 = BB1L771 $ BB1_settle_cnt[31];


--K1L532 is coinc:inst_coinc|i~660 at LC1_15_U2
--operation mode is arithmetic

K1L532 = K1L821 $ !K1L09;

--K1L632 is coinc:inst_coinc|i~660COUT at LC1_15_U2
--operation mode is arithmetic

K1L632 = CARRY(K1L821 & !K1L09);


--K1L732 is coinc:inst_coinc|i~661 at LC2_15_U2
--operation mode is arithmetic

K1L732 = K1L632 $ (!K1_LCATWD_ATWD_A_up_post_cnt[1] & !K1_i1213);

--K1L832 is coinc:inst_coinc|i~661COUT at LC2_15_U2
--operation mode is arithmetic

K1L832 = CARRY(K1_LCATWD_ATWD_A_up_post_cnt[1] # K1_i1213 # !K1L632);


--K1L932 is coinc:inst_coinc|i~662 at LC3_15_U2
--operation mode is arithmetic

K1L932 = K1L832 $ (K1_LCATWD_ATWD_A_up_post_cnt[2] # K1_i1213);

--K1L042 is coinc:inst_coinc|i~662COUT at LC3_15_U2
--operation mode is arithmetic

K1L042 = CARRY(!K1_LCATWD_ATWD_A_up_post_cnt[2] & !K1_i1213 & !K1L832);


--K1L142 is coinc:inst_coinc|i~663 at LC4_15_U2
--operation mode is arithmetic

K1L142 = K1L042 $ (!K1_i1213 & !K1_LCATWD_ATWD_A_up_post_cnt[3]);

--K1L242 is coinc:inst_coinc|i~663COUT at LC4_15_U2
--operation mode is arithmetic

K1L242 = CARRY(K1_i1213 # K1_LCATWD_ATWD_A_up_post_cnt[3] # !K1L042);


--K1L342 is coinc:inst_coinc|i~664 at LC5_15_U2
--operation mode is arithmetic

K1L342 = K1L242 $ (K1_i1213 # K1_LCATWD_ATWD_A_up_post_cnt[4]);

--K1L442 is coinc:inst_coinc|i~664COUT at LC5_15_U2
--operation mode is arithmetic

K1L442 = CARRY(!K1_i1213 & !K1_LCATWD_ATWD_A_up_post_cnt[4] & !K1L242);


--K1L542 is coinc:inst_coinc|i~665 at LC6_15_U2
--operation mode is normal

K1L542 = K1L442 $ (K1_i1213 # K1_LCATWD_ATWD_A_up_post_cnt[5]);


--K1L642 is coinc:inst_coinc|i~666 at LC5_3_L1
--operation mode is arithmetic

K1L642 = !K1_wait_cnt[0];

--K1L742 is coinc:inst_coinc|i~666COUT at LC5_3_L1
--operation mode is arithmetic

K1L742 = CARRY(K1_wait_cnt[0]);


--K1L842 is coinc:inst_coinc|i~667 at LC6_3_L1
--operation mode is arithmetic

K1L842 = K1_wait_cnt[1] $ K1L742;

--K1L942 is coinc:inst_coinc|i~667COUT at LC6_3_L1
--operation mode is arithmetic

K1L942 = CARRY(!K1L742 # !K1_wait_cnt[1]);


--K1L052 is coinc:inst_coinc|i~668 at LC7_3_L1
--operation mode is arithmetic

K1L052 = K1_wait_cnt[2] $ !K1L942;

--K1L152 is coinc:inst_coinc|i~668COUT at LC7_3_L1
--operation mode is arithmetic

K1L152 = CARRY(K1_wait_cnt[2] & !K1L942);


--K1L252 is coinc:inst_coinc|i~669 at LC8_3_L1
--operation mode is arithmetic

K1L252 = K1_wait_cnt[3] $ K1L152;

--K1L352 is coinc:inst_coinc|i~669COUT at LC8_3_L1
--operation mode is arithmetic

K1L352 = CARRY(!K1L152 # !K1_wait_cnt[3]);


--K1L452 is coinc:inst_coinc|i~670 at LC9_3_L1
--operation mode is arithmetic

K1L452 = K1_wait_cnt[4] $ !K1L352;

--K1L552 is coinc:inst_coinc|i~670COUT at LC9_3_L1
--operation mode is arithmetic

K1L552 = CARRY(K1_wait_cnt[4] & !K1L352);


--K1L652 is coinc:inst_coinc|i~671 at LC10_3_L1
--operation mode is arithmetic

K1L652 = K1_wait_cnt[5] $ K1L552;

--K1L752 is coinc:inst_coinc|i~671COUT at LC10_3_L1
--operation mode is arithmetic

K1L752 = CARRY(!K1L552 # !K1_wait_cnt[5]);


--K1L852 is coinc:inst_coinc|i~672 at LC1_5_L1
--operation mode is arithmetic

K1L852 = K1_wait_cnt[6] $ !K1L752;

--K1L952 is coinc:inst_coinc|i~672COUT at LC1_5_L1
--operation mode is arithmetic

K1L952 = CARRY(K1_wait_cnt[6] & !K1L752);


--K1L062 is coinc:inst_coinc|i~673 at LC2_5_L1
--operation mode is arithmetic

K1L062 = K1_wait_cnt[7] $ K1L952;

--K1L162 is coinc:inst_coinc|i~673COUT at LC2_5_L1
--operation mode is arithmetic

K1L162 = CARRY(!K1L952 # !K1_wait_cnt[7]);


--K1L262 is coinc:inst_coinc|i~674 at LC3_5_L1
--operation mode is arithmetic

K1L262 = K1_wait_cnt[8] $ !K1L162;

--K1L362 is coinc:inst_coinc|i~674COUT at LC3_5_L1
--operation mode is arithmetic

K1L362 = CARRY(K1_wait_cnt[8] & !K1L162);


--K1L462 is coinc:inst_coinc|i~675 at LC4_5_L1
--operation mode is arithmetic

K1L462 = K1_wait_cnt[9] $ K1L362;

--K1L562 is coinc:inst_coinc|i~675COUT at LC4_5_L1
--operation mode is arithmetic

K1L562 = CARRY(!K1L362 # !K1_wait_cnt[9]);


--K1L662 is coinc:inst_coinc|i~676 at LC5_5_L1
--operation mode is arithmetic

K1L662 = K1_wait_cnt[10] $ !K1L562;

--K1L762 is coinc:inst_coinc|i~676COUT at LC5_5_L1
--operation mode is arithmetic

K1L762 = CARRY(K1_wait_cnt[10] & !K1L562);


--K1L862 is coinc:inst_coinc|i~677 at LC6_5_L1
--operation mode is arithmetic

K1L862 = K1_wait_cnt[11] $ K1L762;

--K1L962 is coinc:inst_coinc|i~677COUT at LC6_5_L1
--operation mode is arithmetic

K1L962 = CARRY(!K1L762 # !K1_wait_cnt[11]);


--K1L072 is coinc:inst_coinc|i~678 at LC7_5_L1
--operation mode is arithmetic

K1L072 = K1_wait_cnt[12] $ !K1L962;

--K1L172 is coinc:inst_coinc|i~678COUT at LC7_5_L1
--operation mode is arithmetic

K1L172 = CARRY(K1_wait_cnt[12] & !K1L962);


--K1L272 is coinc:inst_coinc|i~679 at LC8_5_L1
--operation mode is arithmetic

K1L272 = K1_wait_cnt[13] $ K1L172;

--K1L372 is coinc:inst_coinc|i~679COUT at LC8_5_L1
--operation mode is arithmetic

K1L372 = CARRY(!K1L172 # !K1_wait_cnt[13]);


--K1L472 is coinc:inst_coinc|i~680 at LC9_5_L1
--operation mode is arithmetic

K1L472 = K1_wait_cnt[14] $ !K1L372;

--K1L572 is coinc:inst_coinc|i~680COUT at LC9_5_L1
--operation mode is arithmetic

K1L572 = CARRY(K1_wait_cnt[14] & !K1L372);


--K1L672 is coinc:inst_coinc|i~681 at LC10_5_L1
--operation mode is arithmetic

K1L672 = K1_wait_cnt[15] $ K1L572;

--K1L772 is coinc:inst_coinc|i~681COUT at LC10_5_L1
--operation mode is arithmetic

K1L772 = CARRY(!K1L572 # !K1_wait_cnt[15]);


--K1L872 is coinc:inst_coinc|i~682 at LC1_7_L1
--operation mode is arithmetic

K1L872 = K1_wait_cnt[16] $ !K1L772;

--K1L972 is coinc:inst_coinc|i~682COUT at LC1_7_L1
--operation mode is arithmetic

K1L972 = CARRY(K1_wait_cnt[16] & !K1L772);


--K1L082 is coinc:inst_coinc|i~683 at LC2_7_L1
--operation mode is arithmetic

K1L082 = K1_wait_cnt[17] $ K1L972;

--K1L182 is coinc:inst_coinc|i~683COUT at LC2_7_L1
--operation mode is arithmetic

K1L182 = CARRY(!K1L972 # !K1_wait_cnt[17]);


--K1L282 is coinc:inst_coinc|i~684 at LC3_7_L1
--operation mode is arithmetic

K1L282 = K1_wait_cnt[18] $ !K1L182;

--K1L382 is coinc:inst_coinc|i~684COUT at LC3_7_L1
--operation mode is arithmetic

K1L382 = CARRY(K1_wait_cnt[18] & !K1L182);


--K1L482 is coinc:inst_coinc|i~685 at LC4_7_L1
--operation mode is arithmetic

K1L482 = K1_wait_cnt[19] $ K1L382;

--K1L582 is coinc:inst_coinc|i~685COUT at LC4_7_L1
--operation mode is arithmetic

K1L582 = CARRY(!K1L382 # !K1_wait_cnt[19]);


--K1L682 is coinc:inst_coinc|i~686 at LC5_7_L1
--operation mode is arithmetic

K1L682 = K1_wait_cnt[20] $ !K1L582;

--K1L782 is coinc:inst_coinc|i~686COUT at LC5_7_L1
--operation mode is arithmetic

K1L782 = CARRY(K1_wait_cnt[20] & !K1L582);


--K1L882 is coinc:inst_coinc|i~687 at LC6_7_L1
--operation mode is arithmetic

K1L882 = K1_wait_cnt[21] $ K1L782;

--K1L982 is coinc:inst_coinc|i~687COUT at LC6_7_L1
--operation mode is arithmetic

K1L982 = CARRY(!K1L782 # !K1_wait_cnt[21]);


--K1L092 is coinc:inst_coinc|i~688 at LC7_7_L1
--operation mode is arithmetic

K1L092 = K1_wait_cnt[22] $ !K1L982;

--K1L192 is coinc:inst_coinc|i~688COUT at LC7_7_L1
--operation mode is arithmetic

K1L192 = CARRY(K1_wait_cnt[22] & !K1L982);


--K1L292 is coinc:inst_coinc|i~689 at LC8_7_L1
--operation mode is arithmetic

K1L292 = K1_wait_cnt[23] $ K1L192;

--K1L392 is coinc:inst_coinc|i~689COUT at LC8_7_L1
--operation mode is arithmetic

K1L392 = CARRY(!K1L192 # !K1_wait_cnt[23]);


--K1L492 is coinc:inst_coinc|i~690 at LC9_7_L1
--operation mode is arithmetic

K1L492 = K1_wait_cnt[24] $ !K1L392;

--K1L592 is coinc:inst_coinc|i~690COUT at LC9_7_L1
--operation mode is arithmetic

K1L592 = CARRY(K1_wait_cnt[24] & !K1L392);


--K1L692 is coinc:inst_coinc|i~691 at LC10_7_L1
--operation mode is arithmetic

K1L692 = K1_wait_cnt[25] $ K1L592;

--K1L792 is coinc:inst_coinc|i~691COUT at LC10_7_L1
--operation mode is arithmetic

K1L792 = CARRY(!K1L592 # !K1_wait_cnt[25]);


--K1L892 is coinc:inst_coinc|i~692 at LC1_9_L1
--operation mode is arithmetic

K1L892 = K1_wait_cnt[26] $ !K1L792;

--K1L992 is coinc:inst_coinc|i~692COUT at LC1_9_L1
--operation mode is arithmetic

K1L992 = CARRY(K1_wait_cnt[26] & !K1L792);


--K1L003 is coinc:inst_coinc|i~693 at LC2_9_L1
--operation mode is arithmetic

K1L003 = K1_wait_cnt[27] $ K1L992;

--K1L103 is coinc:inst_coinc|i~693COUT at LC2_9_L1
--operation mode is arithmetic

K1L103 = CARRY(!K1L992 # !K1_wait_cnt[27]);


--K1L203 is coinc:inst_coinc|i~694 at LC3_9_L1
--operation mode is arithmetic

K1L203 = K1_wait_cnt[28] $ !K1L103;

--K1L303 is coinc:inst_coinc|i~694COUT at LC3_9_L1
--operation mode is arithmetic

K1L303 = CARRY(K1_wait_cnt[28] & !K1L103);


--K1L403 is coinc:inst_coinc|i~695 at LC4_9_L1
--operation mode is arithmetic

K1L403 = K1_wait_cnt[29] $ K1L303;

--K1L503 is coinc:inst_coinc|i~695COUT at LC4_9_L1
--operation mode is arithmetic

K1L503 = CARRY(!K1L303 # !K1_wait_cnt[29]);


--K1L603 is coinc:inst_coinc|i~696 at LC5_9_L1
--operation mode is arithmetic

K1L603 = K1_wait_cnt[30] $ !K1L503;

--K1L703 is coinc:inst_coinc|i~696COUT at LC5_9_L1
--operation mode is arithmetic

K1L703 = CARRY(K1_wait_cnt[30] & !K1L503);


--K1L803 is coinc:inst_coinc|i~697 at LC6_9_L1
--operation mode is normal

K1L803 = K1L703 $ K1_wait_cnt[31];


--K1L903 is coinc:inst_coinc|i~698 at LC5_5_B1
--operation mode is arithmetic

K1L903 = K1_cnt[0] $ K1L521;

--K1L013 is coinc:inst_coinc|i~698COUT at LC5_5_B1
--operation mode is arithmetic

K1L013 = CARRY(K1_cnt[0] & K1L521);


--K1L113 is coinc:inst_coinc|i~699 at LC6_5_B1
--operation mode is arithmetic

K1L113 = K1_cnt[1] $ K1L013;

--K1L213 is coinc:inst_coinc|i~699COUT at LC6_5_B1
--operation mode is arithmetic

K1L213 = CARRY(!K1L013 # !K1_cnt[1]);


--K1L313 is coinc:inst_coinc|i~700 at LC7_5_B1
--operation mode is arithmetic

K1L313 = K1_cnt[2] $ !K1L213;

--K1L413 is coinc:inst_coinc|i~700COUT at LC7_5_B1
--operation mode is arithmetic

K1L413 = CARRY(K1_cnt[2] & !K1L213);


--K1L513 is coinc:inst_coinc|i~701 at LC8_5_B1
--operation mode is arithmetic

K1L513 = K1_cnt[3] $ K1L413;

--K1L613 is coinc:inst_coinc|i~701COUT at LC8_5_B1
--operation mode is arithmetic

K1L613 = CARRY(!K1L413 # !K1_cnt[3]);


--K1L713 is coinc:inst_coinc|i~702 at LC9_5_B1
--operation mode is arithmetic

K1L713 = K1_cnt[4] $ !K1L613;

--K1L813 is coinc:inst_coinc|i~702COUT at LC9_5_B1
--operation mode is arithmetic

K1L813 = CARRY(K1_cnt[4] & !K1L613);


--K1L913 is coinc:inst_coinc|i~703 at LC10_5_B1
--operation mode is arithmetic

K1L913 = K1_cnt[5] $ K1L813;

--K1L023 is coinc:inst_coinc|i~703COUT at LC10_5_B1
--operation mode is arithmetic

K1L023 = CARRY(!K1L813 # !K1_cnt[5]);


--K1L123 is coinc:inst_coinc|i~704 at LC1_7_B1
--operation mode is arithmetic

K1L123 = K1_cnt[6] $ !K1L023;

--K1L223 is coinc:inst_coinc|i~704COUT at LC1_7_B1
--operation mode is arithmetic

K1L223 = CARRY(K1_cnt[6] & !K1L023);


--K1L323 is coinc:inst_coinc|i~705 at LC2_7_B1
--operation mode is arithmetic

K1L323 = K1_cnt[7] $ K1L223;

--K1L423 is coinc:inst_coinc|i~705COUT at LC2_7_B1
--operation mode is arithmetic

K1L423 = CARRY(!K1L223 # !K1_cnt[7]);


--K1L523 is coinc:inst_coinc|i~706 at LC3_7_B1
--operation mode is arithmetic

K1L523 = K1_cnt[8] $ !K1L423;

--K1L623 is coinc:inst_coinc|i~706COUT at LC3_7_B1
--operation mode is arithmetic

K1L623 = CARRY(K1_cnt[8] & !K1L423);


--K1L723 is coinc:inst_coinc|i~707 at LC4_7_B1
--operation mode is arithmetic

K1L723 = K1_cnt[9] $ K1L623;

--K1L823 is coinc:inst_coinc|i~707COUT at LC4_7_B1
--operation mode is arithmetic

K1L823 = CARRY(!K1L623 # !K1_cnt[9]);


--K1L923 is coinc:inst_coinc|i~708 at LC5_7_B1
--operation mode is arithmetic

K1L923 = K1_cnt[10] $ !K1L823;

--K1L033 is coinc:inst_coinc|i~708COUT at LC5_7_B1
--operation mode is arithmetic

K1L033 = CARRY(K1_cnt[10] & !K1L823);


--K1L133 is coinc:inst_coinc|i~709 at LC6_7_B1
--operation mode is arithmetic

K1L133 = K1_cnt[11] $ K1L033;

--K1L233 is coinc:inst_coinc|i~709COUT at LC6_7_B1
--operation mode is arithmetic

K1L233 = CARRY(!K1L033 # !K1_cnt[11]);


--K1L333 is coinc:inst_coinc|i~710 at LC7_7_B1
--operation mode is arithmetic

K1L333 = K1_cnt[12] $ !K1L233;

--K1L433 is coinc:inst_coinc|i~710COUT at LC7_7_B1
--operation mode is arithmetic

K1L433 = CARRY(K1_cnt[12] & !K1L233);


--K1L533 is coinc:inst_coinc|i~711 at LC8_7_B1
--operation mode is arithmetic

K1L533 = K1_cnt[13] $ K1L433;

--K1L633 is coinc:inst_coinc|i~711COUT at LC8_7_B1
--operation mode is arithmetic

K1L633 = CARRY(!K1L433 # !K1_cnt[13]);


--K1L733 is coinc:inst_coinc|i~712 at LC9_7_B1
--operation mode is arithmetic

K1L733 = K1_cnt[14] $ !K1L633;

--K1L833 is coinc:inst_coinc|i~712COUT at LC9_7_B1
--operation mode is arithmetic

K1L833 = CARRY(K1_cnt[14] & !K1L633);


--K1L933 is coinc:inst_coinc|i~713 at LC10_7_B1
--operation mode is arithmetic

K1L933 = K1_cnt[15] $ K1L833;

--K1L043 is coinc:inst_coinc|i~713COUT at LC10_7_B1
--operation mode is arithmetic

K1L043 = CARRY(!K1L833 # !K1_cnt[15]);


--K1L143 is coinc:inst_coinc|i~714 at LC1_9_B1
--operation mode is arithmetic

K1L143 = K1_cnt[16] $ !K1L043;

--K1L243 is coinc:inst_coinc|i~714COUT at LC1_9_B1
--operation mode is arithmetic

K1L243 = CARRY(K1_cnt[16] & !K1L043);


--K1L343 is coinc:inst_coinc|i~715 at LC2_9_B1
--operation mode is arithmetic

K1L343 = K1_cnt[17] $ K1L243;

--K1L443 is coinc:inst_coinc|i~715COUT at LC2_9_B1
--operation mode is arithmetic

K1L443 = CARRY(!K1L243 # !K1_cnt[17]);


--K1L543 is coinc:inst_coinc|i~716 at LC3_9_B1
--operation mode is arithmetic

K1L543 = K1_cnt[18] $ !K1L443;

--K1L643 is coinc:inst_coinc|i~716COUT at LC3_9_B1
--operation mode is arithmetic

K1L643 = CARRY(K1_cnt[18] & !K1L443);


--K1L743 is coinc:inst_coinc|i~717 at LC4_9_B1
--operation mode is arithmetic

K1L743 = K1_cnt[19] $ K1L643;

--K1L843 is coinc:inst_coinc|i~717COUT at LC4_9_B1
--operation mode is arithmetic

K1L843 = CARRY(!K1L643 # !K1_cnt[19]);


--K1L943 is coinc:inst_coinc|i~718 at LC5_9_B1
--operation mode is arithmetic

K1L943 = K1_cnt[20] $ !K1L843;

--K1L053 is coinc:inst_coinc|i~718COUT at LC5_9_B1
--operation mode is arithmetic

K1L053 = CARRY(K1_cnt[20] & !K1L843);


--K1L153 is coinc:inst_coinc|i~719 at LC6_9_B1
--operation mode is arithmetic

K1L153 = K1_cnt[21] $ K1L053;

--K1L253 is coinc:inst_coinc|i~719COUT at LC6_9_B1
--operation mode is arithmetic

K1L253 = CARRY(!K1L053 # !K1_cnt[21]);


--K1L353 is coinc:inst_coinc|i~720 at LC7_9_B1
--operation mode is arithmetic

K1L353 = K1_cnt[22] $ !K1L253;

--K1L453 is coinc:inst_coinc|i~720COUT at LC7_9_B1
--operation mode is arithmetic

K1L453 = CARRY(K1_cnt[22] & !K1L253);


--K1L553 is coinc:inst_coinc|i~721 at LC8_9_B1
--operation mode is arithmetic

K1L553 = K1_cnt[23] $ K1L453;

--K1L653 is coinc:inst_coinc|i~721COUT at LC8_9_B1
--operation mode is arithmetic

K1L653 = CARRY(!K1L453 # !K1_cnt[23]);


--K1L753 is coinc:inst_coinc|i~722 at LC9_9_B1
--operation mode is arithmetic

K1L753 = K1_cnt[24] $ !K1L653;

--K1L853 is coinc:inst_coinc|i~722COUT at LC9_9_B1
--operation mode is arithmetic

K1L853 = CARRY(K1_cnt[24] & !K1L653);


--K1L953 is coinc:inst_coinc|i~723 at LC10_9_B1
--operation mode is arithmetic

K1L953 = K1_cnt[25] $ K1L853;

--K1L063 is coinc:inst_coinc|i~723COUT at LC10_9_B1
--operation mode is arithmetic

K1L063 = CARRY(!K1L853 # !K1_cnt[25]);


--K1L163 is coinc:inst_coinc|i~724 at LC1_11_B1
--operation mode is arithmetic

K1L163 = K1_cnt[26] $ !K1L063;

--K1L263 is coinc:inst_coinc|i~724COUT at LC1_11_B1
--operation mode is arithmetic

K1L263 = CARRY(K1_cnt[26] & !K1L063);


--K1L363 is coinc:inst_coinc|i~725 at LC2_11_B1
--operation mode is arithmetic

K1L363 = K1_cnt[27] $ K1L263;

--K1L463 is coinc:inst_coinc|i~725COUT at LC2_11_B1
--operation mode is arithmetic

K1L463 = CARRY(!K1L263 # !K1_cnt[27]);


--K1L563 is coinc:inst_coinc|i~726 at LC3_11_B1
--operation mode is arithmetic

K1L563 = K1_cnt[28] $ !K1L463;

--K1L663 is coinc:inst_coinc|i~726COUT at LC3_11_B1
--operation mode is arithmetic

K1L663 = CARRY(K1_cnt[28] & !K1L463);


--K1L763 is coinc:inst_coinc|i~727 at LC4_11_B1
--operation mode is arithmetic

K1L763 = K1_cnt[29] $ K1L663;

--K1L863 is coinc:inst_coinc|i~727COUT at LC4_11_B1
--operation mode is arithmetic

K1L863 = CARRY(!K1L663 # !K1_cnt[29]);


--K1L963 is coinc:inst_coinc|i~728 at LC5_11_B1
--operation mode is arithmetic

K1L963 = K1_cnt[30] $ !K1L863;

--K1L073 is coinc:inst_coinc|i~728COUT at LC5_11_B1
--operation mode is arithmetic

K1L073 = CARRY(K1_cnt[30] & !K1L863);


--K1L173 is coinc:inst_coinc|i~729 at LC6_11_B1
--operation mode is normal

K1L173 = K1_cnt[31] $ K1L073;


--P1_cntXms[0] is hit_counter:inst_hit_counter|cntXms[0] at LC5_7_G2
--operation mode is counter

P1_cntXms[0]_lut_out = !P1_cntXms[0];
P1_cntXms[0]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[0]_lut_out);
P1_cntXms[0] = DFFE(P1_cntXms[0]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L3 is hit_counter:inst_hit_counter|cntXms[0]~COUT at LC5_7_G2
--operation mode is counter

P1L3 = CARRY(P1_cntXms[0]);


--P1_cntXms[1] is hit_counter:inst_hit_counter|cntXms[1] at LC6_7_G2
--operation mode is counter

P1_cntXms[1]_lut_out = P1_cntXms[1] $ !P1L3;
P1_cntXms[1]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[1]_lut_out);
P1_cntXms[1] = DFFE(P1_cntXms[1]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L5 is hit_counter:inst_hit_counter|cntXms[1]~COUT at LC6_7_G2
--operation mode is counter

P1L5 = CARRY(!P1_cntXms[1] & !P1L3);


--P1_cntXms[2] is hit_counter:inst_hit_counter|cntXms[2] at LC7_7_G2
--operation mode is counter

P1_cntXms[2]_lut_out = P1_cntXms[2] $ P1L5;
P1_cntXms[2]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[2]_lut_out);
P1_cntXms[2] = DFFE(P1_cntXms[2]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L7 is hit_counter:inst_hit_counter|cntXms[2]~COUT at LC7_7_G2
--operation mode is counter

P1L7 = CARRY(P1_cntXms[2] # !P1L5);


--P1_cntXms[3] is hit_counter:inst_hit_counter|cntXms[3] at LC8_7_G2
--operation mode is counter

P1_cntXms[3]_lut_out = P1_cntXms[3] $ !P1L7;
P1_cntXms[3]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[3]_lut_out);
P1_cntXms[3] = DFFE(P1_cntXms[3]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L9 is hit_counter:inst_hit_counter|cntXms[3]~COUT at LC8_7_G2
--operation mode is counter

P1L9 = CARRY(!P1_cntXms[3] & !P1L7);


--P1_cntXms[4] is hit_counter:inst_hit_counter|cntXms[4] at LC9_7_G2
--operation mode is counter

P1_cntXms[4]_lut_out = P1_cntXms[4] $ P1L9;
P1_cntXms[4]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[4]_lut_out);
P1_cntXms[4] = DFFE(P1_cntXms[4]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L11 is hit_counter:inst_hit_counter|cntXms[4]~COUT at LC9_7_G2
--operation mode is counter

P1L11 = CARRY(P1_cntXms[4] # !P1L9);


--P1_cntXms[5] is hit_counter:inst_hit_counter|cntXms[5] at LC10_7_G2
--operation mode is counter

P1_cntXms[5]_lut_out = P1_cntXms[5] $ !P1L11;
P1_cntXms[5]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[5]_lut_out);
P1_cntXms[5] = DFFE(P1_cntXms[5]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L31 is hit_counter:inst_hit_counter|cntXms[5]~COUT at LC10_7_G2
--operation mode is counter

P1L31 = CARRY(!P1_cntXms[5] & !P1L11);


--P1_cntXms[6] is hit_counter:inst_hit_counter|cntXms[6] at LC1_9_G2
--operation mode is counter

P1_cntXms[6]_lut_out = P1_cntXms[6] $ P1L31;
P1_cntXms[6]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[6]_lut_out);
P1_cntXms[6] = DFFE(P1_cntXms[6]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L51 is hit_counter:inst_hit_counter|cntXms[6]~COUT at LC1_9_G2
--operation mode is counter

P1L51 = CARRY(P1_cntXms[6] # !P1L31);


--P1_cntXms[7] is hit_counter:inst_hit_counter|cntXms[7] at LC2_9_G2
--operation mode is counter

P1_cntXms[7]_lut_out = P1_cntXms[7] $ !P1L51;
P1_cntXms[7]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[7]_lut_out);
P1_cntXms[7] = DFFE(P1_cntXms[7]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L71 is hit_counter:inst_hit_counter|cntXms[7]~COUT at LC2_9_G2
--operation mode is counter

P1L71 = CARRY(P1_cntXms[7] & !P1L51);


--P1_cntXms[8] is hit_counter:inst_hit_counter|cntXms[8] at LC3_9_G2
--operation mode is counter

P1_cntXms[8]_lut_out = P1_cntXms[8] $ P1L71;
P1_cntXms[8]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[8]_lut_out);
P1_cntXms[8] = DFFE(P1_cntXms[8]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L91 is hit_counter:inst_hit_counter|cntXms[8]~COUT at LC3_9_G2
--operation mode is counter

P1L91 = CARRY(P1_cntXms[8] # !P1L71);


--P1_cntXms[9] is hit_counter:inst_hit_counter|cntXms[9] at LC4_9_G2
--operation mode is counter

P1_cntXms[9]_lut_out = P1_cntXms[9] $ !P1L91;
P1_cntXms[9]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[9]_lut_out);
P1_cntXms[9] = DFFE(P1_cntXms[9]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L12 is hit_counter:inst_hit_counter|cntXms[9]~COUT at LC4_9_G2
--operation mode is counter

P1L12 = CARRY(!P1_cntXms[9] & !P1L91);


--P1_cntXms[10] is hit_counter:inst_hit_counter|cntXms[10] at LC5_9_G2
--operation mode is counter

P1_cntXms[10]_lut_out = P1_cntXms[10] $ P1L12;
P1_cntXms[10]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[10]_lut_out);
P1_cntXms[10] = DFFE(P1_cntXms[10]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L32 is hit_counter:inst_hit_counter|cntXms[10]~COUT at LC5_9_G2
--operation mode is counter

P1L32 = CARRY(!P1L12 # !P1_cntXms[10]);


--P1_cntXms[11] is hit_counter:inst_hit_counter|cntXms[11] at LC6_9_G2
--operation mode is counter

P1_cntXms[11]_lut_out = P1_cntXms[11] $ !P1L32;
P1_cntXms[11]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[11]_lut_out);
P1_cntXms[11] = DFFE(P1_cntXms[11]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L52 is hit_counter:inst_hit_counter|cntXms[11]~COUT at LC6_9_G2
--operation mode is counter

P1L52 = CARRY(!P1_cntXms[11] & !P1L32);


--P1_cntXms[12] is hit_counter:inst_hit_counter|cntXms[12] at LC7_9_G2
--operation mode is counter

P1_cntXms[12]_lut_out = P1_cntXms[12] $ P1L52;
P1_cntXms[12]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[12]_lut_out);
P1_cntXms[12] = DFFE(P1_cntXms[12]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L72 is hit_counter:inst_hit_counter|cntXms[12]~COUT at LC7_9_G2
--operation mode is counter

P1L72 = CARRY(P1_cntXms[12] # !P1L52);


--P1_cntXms[13] is hit_counter:inst_hit_counter|cntXms[13] at LC8_9_G2
--operation mode is counter

P1_cntXms[13]_lut_out = P1_cntXms[13] $ !P1L72;
P1_cntXms[13]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[13]_lut_out);
P1_cntXms[13] = DFFE(P1_cntXms[13]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L92 is hit_counter:inst_hit_counter|cntXms[13]~COUT at LC8_9_G2
--operation mode is counter

P1L92 = CARRY(!P1_cntXms[13] & !P1L72);


--P1_cntXms[14] is hit_counter:inst_hit_counter|cntXms[14] at LC9_9_G2
--operation mode is counter

P1_cntXms[14]_lut_out = P1_cntXms[14] $ P1L92;
P1_cntXms[14]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[14]_lut_out);
P1_cntXms[14] = DFFE(P1_cntXms[14]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L13 is hit_counter:inst_hit_counter|cntXms[14]~COUT at LC9_9_G2
--operation mode is counter

P1L13 = CARRY(P1_cntXms[14] # !P1L92);


--P1_cntXms[15] is hit_counter:inst_hit_counter|cntXms[15] at LC10_9_G2
--operation mode is counter

P1_cntXms[15]_lut_out = P1_cntXms[15] $ !P1L13;
P1_cntXms[15]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[15]_lut_out);
P1_cntXms[15] = DFFE(P1_cntXms[15]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L33 is hit_counter:inst_hit_counter|cntXms[15]~COUT at LC10_9_G2
--operation mode is counter

P1L33 = CARRY(P1_cntXms[15] & !P1L13);


--P1_cntXms[16] is hit_counter:inst_hit_counter|cntXms[16] at LC1_11_G2
--operation mode is counter

P1_cntXms[16]_lut_out = P1_cntXms[16] $ P1L33;
P1_cntXms[16]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[16]_lut_out);
P1_cntXms[16] = DFFE(P1_cntXms[16]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L53 is hit_counter:inst_hit_counter|cntXms[16]~COUT at LC1_11_G2
--operation mode is counter

P1L53 = CARRY(P1_cntXms[16] # !P1L33);


--P1_cntXms[17] is hit_counter:inst_hit_counter|cntXms[17] at LC2_11_G2
--operation mode is counter

P1_cntXms[17]_lut_out = P1_cntXms[17] $ !P1L53;
P1_cntXms[17]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[17]_lut_out);
P1_cntXms[17] = DFFE(P1_cntXms[17]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L73 is hit_counter:inst_hit_counter|cntXms[17]~COUT at LC2_11_G2
--operation mode is counter

P1L73 = CARRY(P1_cntXms[17] & !P1L53);


--P1_cntXms[18] is hit_counter:inst_hit_counter|cntXms[18] at LC3_11_G2
--operation mode is counter

P1_cntXms[18]_lut_out = P1_cntXms[18] $ P1L73;
P1_cntXms[18]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[18]_lut_out);
P1_cntXms[18] = DFFE(P1_cntXms[18]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L93 is hit_counter:inst_hit_counter|cntXms[18]~COUT at LC3_11_G2
--operation mode is counter

P1L93 = CARRY(!P1L73 # !P1_cntXms[18]);


--P1_cntXms[19] is hit_counter:inst_hit_counter|cntXms[19] at LC4_11_G2
--operation mode is counter

P1_cntXms[19]_lut_out = P1_cntXms[19] $ !P1L93;
P1_cntXms[19]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[19]_lut_out);
P1_cntXms[19] = DFFE(P1_cntXms[19]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L14 is hit_counter:inst_hit_counter|cntXms[19]~COUT at LC4_11_G2
--operation mode is counter

P1L14 = CARRY(P1_cntXms[19] & !P1L93);


--P1_cntXms[20] is hit_counter:inst_hit_counter|cntXms[20] at LC5_11_G2
--operation mode is counter

P1_cntXms[20]_lut_out = P1_cntXms[20] $ P1L14;
P1_cntXms[20]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[20]_lut_out);
P1_cntXms[20] = DFFE(P1_cntXms[20]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L34 is hit_counter:inst_hit_counter|cntXms[20]~COUT at LC5_11_G2
--operation mode is counter

P1L34 = CARRY(!P1L14 # !P1_cntXms[20]);


--P1_cntXms[21] is hit_counter:inst_hit_counter|cntXms[21] at LC6_11_G2
--operation mode is counter

P1_cntXms[21]_lut_out = P1_cntXms[21] $ !P1L34;
P1_cntXms[21]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[21]_lut_out);
P1_cntXms[21] = DFFE(P1_cntXms[21]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L54 is hit_counter:inst_hit_counter|cntXms[21]~COUT at LC6_11_G2
--operation mode is counter

P1L54 = CARRY(!P1_cntXms[21] & !P1L34);


--P1_cntXms[22] is hit_counter:inst_hit_counter|cntXms[22] at LC7_11_G2
--operation mode is counter

P1_cntXms[22]_lut_out = P1_cntXms[22] $ P1L54;
P1_cntXms[22]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[22]_lut_out);
P1_cntXms[22] = DFFE(P1_cntXms[22]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L74 is hit_counter:inst_hit_counter|cntXms[22]~COUT at LC7_11_G2
--operation mode is counter

P1L74 = CARRY(P1_cntXms[22] # !P1L54);


--P1_cntXms[23] is hit_counter:inst_hit_counter|cntXms[23] at LC8_11_G2
--operation mode is counter

P1_cntXms[23]_lut_out = P1_cntXms[23] $ !P1L74;
P1_cntXms[23]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[23]_lut_out);
P1_cntXms[23] = DFFE(P1_cntXms[23]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L94 is hit_counter:inst_hit_counter|cntXms[23]~COUT at LC8_11_G2
--operation mode is counter

P1L94 = CARRY(!P1_cntXms[23] & !P1L74);


--P1_cntXms[24] is hit_counter:inst_hit_counter|cntXms[24] at LC9_11_G2
--operation mode is counter

P1_cntXms[24]_lut_out = P1_cntXms[24] $ P1L94;
P1_cntXms[24]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[24]_lut_out);
P1_cntXms[24] = DFFE(P1_cntXms[24]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L15 is hit_counter:inst_hit_counter|cntXms[24]~COUT at LC9_11_G2
--operation mode is counter

P1L15 = CARRY(P1_cntXms[24] # !P1L94);


--P1_cntXms[25] is hit_counter:inst_hit_counter|cntXms[25] at LC10_11_G2
--operation mode is counter

P1_cntXms[25]_lut_out = P1_cntXms[25] $ !P1L15;
P1_cntXms[25]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[25]_lut_out);
P1_cntXms[25] = DFFE(P1_cntXms[25]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L35 is hit_counter:inst_hit_counter|cntXms[25]~COUT at LC10_11_G2
--operation mode is counter

P1L35 = CARRY(!P1_cntXms[25] & !P1L15);


--P1_cntXms[26] is hit_counter:inst_hit_counter|cntXms[26] at LC1_13_G2
--operation mode is counter

P1_cntXms[26]_lut_out = P1_cntXms[26] $ P1L35;
P1_cntXms[26]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[26]_lut_out);
P1_cntXms[26] = DFFE(P1_cntXms[26]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L55 is hit_counter:inst_hit_counter|cntXms[26]~COUT at LC1_13_G2
--operation mode is counter

P1L55 = CARRY(P1_cntXms[26] # !P1L35);


--P1_cntXms[27] is hit_counter:inst_hit_counter|cntXms[27] at LC2_13_G2
--operation mode is counter

P1_cntXms[27]_lut_out = P1_cntXms[27] $ !P1L55;
P1_cntXms[27]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[27]_lut_out);
P1_cntXms[27] = DFFE(P1_cntXms[27]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L75 is hit_counter:inst_hit_counter|cntXms[27]~COUT at LC2_13_G2
--operation mode is counter

P1L75 = CARRY(!P1_cntXms[27] & !P1L55);


--P1_cntXms[28] is hit_counter:inst_hit_counter|cntXms[28] at LC3_13_G2
--operation mode is counter

P1_cntXms[28]_lut_out = P1_cntXms[28] $ P1L75;
P1_cntXms[28]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[28]_lut_out);
P1_cntXms[28] = DFFE(P1_cntXms[28]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L95 is hit_counter:inst_hit_counter|cntXms[28]~COUT at LC3_13_G2
--operation mode is counter

P1L95 = CARRY(P1_cntXms[28] # !P1L75);


--P1_cntXms[29] is hit_counter:inst_hit_counter|cntXms[29] at LC4_13_G2
--operation mode is counter

P1_cntXms[29]_lut_out = P1_cntXms[29] $ !P1L95;
P1_cntXms[29]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[29]_lut_out);
P1_cntXms[29] = DFFE(P1_cntXms[29]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L16 is hit_counter:inst_hit_counter|cntXms[29]~COUT at LC4_13_G2
--operation mode is counter

P1L16 = CARRY(!P1_cntXms[29] & !P1L95);


--P1_cntXms[30] is hit_counter:inst_hit_counter|cntXms[30] at LC5_13_G2
--operation mode is counter

P1_cntXms[30]_lut_out = P1_cntXms[30] $ P1L16;
P1_cntXms[30]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[30]_lut_out);
P1_cntXms[30] = DFFE(P1_cntXms[30]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L36 is hit_counter:inst_hit_counter|cntXms[30]~COUT at LC5_13_G2
--operation mode is counter

P1L36 = CARRY(P1_cntXms[30] # !P1L16);


--P1_cntXms[31] is hit_counter:inst_hit_counter|cntXms[31] at LC6_13_G2
--operation mode is normal

P1_cntXms[31]_lut_out = P1_cntXms[31] $ !P1L36;
P1_cntXms[31]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[31]_lut_out);
P1_cntXms[31] = DFFE(P1_cntXms[31]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_cntXms[0] is hit_counter_ff:inst_hit_counter_ff|cntXms[0] at LC5_5_T3
--operation mode is counter

Q1_cntXms[0]_lut_out = !Q1_cntXms[0];
Q1_cntXms[0]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[0]_lut_out);
Q1_cntXms[0] = DFFE(Q1_cntXms[0]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L3 is hit_counter_ff:inst_hit_counter_ff|cntXms[0]~COUT at LC5_5_T3
--operation mode is counter

Q1L3 = CARRY(Q1_cntXms[0]);


--Q1_cntXms[1] is hit_counter_ff:inst_hit_counter_ff|cntXms[1] at LC6_5_T3
--operation mode is counter

Q1_cntXms[1]_lut_out = Q1_cntXms[1] $ !Q1L3;
Q1_cntXms[1]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[1]_lut_out);
Q1_cntXms[1] = DFFE(Q1_cntXms[1]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L5 is hit_counter_ff:inst_hit_counter_ff|cntXms[1]~COUT at LC6_5_T3
--operation mode is counter

Q1L5 = CARRY(!Q1_cntXms[1] & !Q1L3);


--Q1_cntXms[2] is hit_counter_ff:inst_hit_counter_ff|cntXms[2] at LC7_5_T3
--operation mode is counter

Q1_cntXms[2]_lut_out = Q1_cntXms[2] $ Q1L5;
Q1_cntXms[2]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[2]_lut_out);
Q1_cntXms[2] = DFFE(Q1_cntXms[2]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L7 is hit_counter_ff:inst_hit_counter_ff|cntXms[2]~COUT at LC7_5_T3
--operation mode is counter

Q1L7 = CARRY(Q1_cntXms[2] # !Q1L5);


--Q1_cntXms[3] is hit_counter_ff:inst_hit_counter_ff|cntXms[3] at LC8_5_T3
--operation mode is counter

Q1_cntXms[3]_lut_out = Q1_cntXms[3] $ !Q1L7;
Q1_cntXms[3]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[3]_lut_out);
Q1_cntXms[3] = DFFE(Q1_cntXms[3]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L9 is hit_counter_ff:inst_hit_counter_ff|cntXms[3]~COUT at LC8_5_T3
--operation mode is counter

Q1L9 = CARRY(!Q1_cntXms[3] & !Q1L7);


--Q1_cntXms[4] is hit_counter_ff:inst_hit_counter_ff|cntXms[4] at LC9_5_T3
--operation mode is counter

Q1_cntXms[4]_lut_out = Q1_cntXms[4] $ Q1L9;
Q1_cntXms[4]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[4]_lut_out);
Q1_cntXms[4] = DFFE(Q1_cntXms[4]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L11 is hit_counter_ff:inst_hit_counter_ff|cntXms[4]~COUT at LC9_5_T3
--operation mode is counter

Q1L11 = CARRY(Q1_cntXms[4] # !Q1L9);


--Q1_cntXms[5] is hit_counter_ff:inst_hit_counter_ff|cntXms[5] at LC10_5_T3
--operation mode is counter

Q1_cntXms[5]_lut_out = Q1_cntXms[5] $ !Q1L11;
Q1_cntXms[5]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[5]_lut_out);
Q1_cntXms[5] = DFFE(Q1_cntXms[5]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L31 is hit_counter_ff:inst_hit_counter_ff|cntXms[5]~COUT at LC10_5_T3
--operation mode is counter

Q1L31 = CARRY(!Q1_cntXms[5] & !Q1L11);


--Q1_cntXms[6] is hit_counter_ff:inst_hit_counter_ff|cntXms[6] at LC1_7_T3
--operation mode is counter

Q1_cntXms[6]_lut_out = Q1_cntXms[6] $ Q1L31;
Q1_cntXms[6]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[6]_lut_out);
Q1_cntXms[6] = DFFE(Q1_cntXms[6]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L51 is hit_counter_ff:inst_hit_counter_ff|cntXms[6]~COUT at LC1_7_T3
--operation mode is counter

Q1L51 = CARRY(Q1_cntXms[6] # !Q1L31);


--Q1_cntXms[7] is hit_counter_ff:inst_hit_counter_ff|cntXms[7] at LC2_7_T3
--operation mode is counter

Q1_cntXms[7]_lut_out = Q1_cntXms[7] $ !Q1L51;
Q1_cntXms[7]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[7]_lut_out);
Q1_cntXms[7] = DFFE(Q1_cntXms[7]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L71 is hit_counter_ff:inst_hit_counter_ff|cntXms[7]~COUT at LC2_7_T3
--operation mode is counter

Q1L71 = CARRY(Q1_cntXms[7] & !Q1L51);


--Q1_cntXms[8] is hit_counter_ff:inst_hit_counter_ff|cntXms[8] at LC3_7_T3
--operation mode is counter

Q1_cntXms[8]_lut_out = Q1_cntXms[8] $ Q1L71;
Q1_cntXms[8]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[8]_lut_out);
Q1_cntXms[8] = DFFE(Q1_cntXms[8]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L91 is hit_counter_ff:inst_hit_counter_ff|cntXms[8]~COUT at LC3_7_T3
--operation mode is counter

Q1L91 = CARRY(Q1_cntXms[8] # !Q1L71);


--Q1_cntXms[9] is hit_counter_ff:inst_hit_counter_ff|cntXms[9] at LC4_7_T3
--operation mode is counter

Q1_cntXms[9]_lut_out = Q1_cntXms[9] $ !Q1L91;
Q1_cntXms[9]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[9]_lut_out);
Q1_cntXms[9] = DFFE(Q1_cntXms[9]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L12 is hit_counter_ff:inst_hit_counter_ff|cntXms[9]~COUT at LC4_7_T3
--operation mode is counter

Q1L12 = CARRY(!Q1_cntXms[9] & !Q1L91);


--Q1_cntXms[10] is hit_counter_ff:inst_hit_counter_ff|cntXms[10] at LC5_7_T3
--operation mode is counter

Q1_cntXms[10]_lut_out = Q1_cntXms[10] $ Q1L12;
Q1_cntXms[10]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[10]_lut_out);
Q1_cntXms[10] = DFFE(Q1_cntXms[10]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L32 is hit_counter_ff:inst_hit_counter_ff|cntXms[10]~COUT at LC5_7_T3
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cntXms[10]);


--Q1_cntXms[11] is hit_counter_ff:inst_hit_counter_ff|cntXms[11] at LC6_7_T3
--operation mode is counter

Q1_cntXms[11]_lut_out = Q1_cntXms[11] $ !Q1L32;
Q1_cntXms[11]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[11]_lut_out);
Q1_cntXms[11] = DFFE(Q1_cntXms[11]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L52 is hit_counter_ff:inst_hit_counter_ff|cntXms[11]~COUT at LC6_7_T3
--operation mode is counter

Q1L52 = CARRY(!Q1_cntXms[11] & !Q1L32);


--Q1_cntXms[12] is hit_counter_ff:inst_hit_counter_ff|cntXms[12] at LC7_7_T3
--operation mode is counter

Q1_cntXms[12]_lut_out = Q1_cntXms[12] $ Q1L52;
Q1_cntXms[12]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[12]_lut_out);
Q1_cntXms[12] = DFFE(Q1_cntXms[12]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L72 is hit_counter_ff:inst_hit_counter_ff|cntXms[12]~COUT at LC7_7_T3
--operation mode is counter

Q1L72 = CARRY(Q1_cntXms[12] # !Q1L52);


--Q1_cntXms[13] is hit_counter_ff:inst_hit_counter_ff|cntXms[13] at LC8_7_T3
--operation mode is counter

Q1_cntXms[13]_lut_out = Q1_cntXms[13] $ !Q1L72;
Q1_cntXms[13]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[13]_lut_out);
Q1_cntXms[13] = DFFE(Q1_cntXms[13]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L92 is hit_counter_ff:inst_hit_counter_ff|cntXms[13]~COUT at LC8_7_T3
--operation mode is counter

Q1L92 = CARRY(!Q1_cntXms[13] & !Q1L72);


--Q1_cntXms[14] is hit_counter_ff:inst_hit_counter_ff|cntXms[14] at LC9_7_T3
--operation mode is counter

Q1_cntXms[14]_lut_out = Q1_cntXms[14] $ Q1L92;
Q1_cntXms[14]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[14]_lut_out);
Q1_cntXms[14] = DFFE(Q1_cntXms[14]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L13 is hit_counter_ff:inst_hit_counter_ff|cntXms[14]~COUT at LC9_7_T3
--operation mode is counter

Q1L13 = CARRY(Q1_cntXms[14] # !Q1L92);


--Q1_cntXms[15] is hit_counter_ff:inst_hit_counter_ff|cntXms[15] at LC10_7_T3
--operation mode is counter

Q1_cntXms[15]_lut_out = Q1_cntXms[15] $ !Q1L13;
Q1_cntXms[15]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[15]_lut_out);
Q1_cntXms[15] = DFFE(Q1_cntXms[15]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L33 is hit_counter_ff:inst_hit_counter_ff|cntXms[15]~COUT at LC10_7_T3
--operation mode is counter

Q1L33 = CARRY(Q1_cntXms[15] & !Q1L13);


--Q1_cntXms[16] is hit_counter_ff:inst_hit_counter_ff|cntXms[16] at LC1_9_T3
--operation mode is counter

Q1_cntXms[16]_lut_out = Q1_cntXms[16] $ Q1L33;
Q1_cntXms[16]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[16]_lut_out);
Q1_cntXms[16] = DFFE(Q1_cntXms[16]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|cntXms[16]~COUT at LC1_9_T3
--operation mode is counter

Q1L53 = CARRY(Q1_cntXms[16] # !Q1L33);


--Q1_cntXms[17] is hit_counter_ff:inst_hit_counter_ff|cntXms[17] at LC2_9_T3
--operation mode is counter

Q1_cntXms[17]_lut_out = Q1_cntXms[17] $ !Q1L53;
Q1_cntXms[17]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[17]_lut_out);
Q1_cntXms[17] = DFFE(Q1_cntXms[17]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|cntXms[17]~COUT at LC2_9_T3
--operation mode is counter

Q1L73 = CARRY(Q1_cntXms[17] & !Q1L53);


--Q1_cntXms[18] is hit_counter_ff:inst_hit_counter_ff|cntXms[18] at LC3_9_T3
--operation mode is counter

Q1_cntXms[18]_lut_out = Q1_cntXms[18] $ Q1L73;
Q1_cntXms[18]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[18]_lut_out);
Q1_cntXms[18] = DFFE(Q1_cntXms[18]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|cntXms[18]~COUT at LC3_9_T3
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cntXms[18]);


--Q1_cntXms[19] is hit_counter_ff:inst_hit_counter_ff|cntXms[19] at LC4_9_T3
--operation mode is counter

Q1_cntXms[19]_lut_out = Q1_cntXms[19] $ !Q1L93;
Q1_cntXms[19]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[19]_lut_out);
Q1_cntXms[19] = DFFE(Q1_cntXms[19]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|cntXms[19]~COUT at LC4_9_T3
--operation mode is counter

Q1L14 = CARRY(Q1_cntXms[19] & !Q1L93);


--Q1_cntXms[20] is hit_counter_ff:inst_hit_counter_ff|cntXms[20] at LC5_9_T3
--operation mode is counter

Q1_cntXms[20]_lut_out = Q1_cntXms[20] $ Q1L14;
Q1_cntXms[20]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[20]_lut_out);
Q1_cntXms[20] = DFFE(Q1_cntXms[20]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|cntXms[20]~COUT at LC5_9_T3
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cntXms[20]);


--Q1_cntXms[21] is hit_counter_ff:inst_hit_counter_ff|cntXms[21] at LC6_9_T3
--operation mode is counter

Q1_cntXms[21]_lut_out = Q1_cntXms[21] $ !Q1L34;
Q1_cntXms[21]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[21]_lut_out);
Q1_cntXms[21] = DFFE(Q1_cntXms[21]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|cntXms[21]~COUT at LC6_9_T3
--operation mode is counter

Q1L54 = CARRY(!Q1_cntXms[21] & !Q1L34);


--Q1_cntXms[22] is hit_counter_ff:inst_hit_counter_ff|cntXms[22] at LC7_9_T3
--operation mode is counter

Q1_cntXms[22]_lut_out = Q1_cntXms[22] $ Q1L54;
Q1_cntXms[22]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[22]_lut_out);
Q1_cntXms[22] = DFFE(Q1_cntXms[22]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|cntXms[22]~COUT at LC7_9_T3
--operation mode is counter

Q1L74 = CARRY(Q1_cntXms[22] # !Q1L54);


--Q1_cntXms[23] is hit_counter_ff:inst_hit_counter_ff|cntXms[23] at LC8_9_T3
--operation mode is counter

Q1_cntXms[23]_lut_out = Q1_cntXms[23] $ !Q1L74;
Q1_cntXms[23]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[23]_lut_out);
Q1_cntXms[23] = DFFE(Q1_cntXms[23]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|cntXms[23]~COUT at LC8_9_T3
--operation mode is counter

Q1L94 = CARRY(!Q1_cntXms[23] & !Q1L74);


--Q1_cntXms[24] is hit_counter_ff:inst_hit_counter_ff|cntXms[24] at LC9_9_T3
--operation mode is counter

Q1_cntXms[24]_lut_out = Q1_cntXms[24] $ Q1L94;
Q1_cntXms[24]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[24]_lut_out);
Q1_cntXms[24] = DFFE(Q1_cntXms[24]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|cntXms[24]~COUT at LC9_9_T3
--operation mode is counter

Q1L15 = CARRY(Q1_cntXms[24] # !Q1L94);


--Q1_cntXms[25] is hit_counter_ff:inst_hit_counter_ff|cntXms[25] at LC10_9_T3
--operation mode is counter

Q1_cntXms[25]_lut_out = Q1_cntXms[25] $ !Q1L15;
Q1_cntXms[25]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[25]_lut_out);
Q1_cntXms[25] = DFFE(Q1_cntXms[25]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|cntXms[25]~COUT at LC10_9_T3
--operation mode is counter

Q1L35 = CARRY(!Q1_cntXms[25] & !Q1L15);


--Q1_cntXms[26] is hit_counter_ff:inst_hit_counter_ff|cntXms[26] at LC1_11_T3
--operation mode is counter

Q1_cntXms[26]_lut_out = Q1_cntXms[26] $ Q1L35;
Q1_cntXms[26]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[26]_lut_out);
Q1_cntXms[26] = DFFE(Q1_cntXms[26]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|cntXms[26]~COUT at LC1_11_T3
--operation mode is counter

Q1L55 = CARRY(Q1_cntXms[26] # !Q1L35);


--Q1_cntXms[27] is hit_counter_ff:inst_hit_counter_ff|cntXms[27] at LC2_11_T3
--operation mode is counter

Q1_cntXms[27]_lut_out = Q1_cntXms[27] $ !Q1L55;
Q1_cntXms[27]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[27]_lut_out);
Q1_cntXms[27] = DFFE(Q1_cntXms[27]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|cntXms[27]~COUT at LC2_11_T3
--operation mode is counter

Q1L75 = CARRY(!Q1_cntXms[27] & !Q1L55);


--Q1_cntXms[28] is hit_counter_ff:inst_hit_counter_ff|cntXms[28] at LC3_11_T3
--operation mode is counter

Q1_cntXms[28]_lut_out = Q1_cntXms[28] $ Q1L75;
Q1_cntXms[28]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[28]_lut_out);
Q1_cntXms[28] = DFFE(Q1_cntXms[28]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|cntXms[28]~COUT at LC3_11_T3
--operation mode is counter

Q1L95 = CARRY(Q1_cntXms[28] # !Q1L75);


--Q1_cntXms[29] is hit_counter_ff:inst_hit_counter_ff|cntXms[29] at LC4_11_T3
--operation mode is counter

Q1_cntXms[29]_lut_out = Q1_cntXms[29] $ !Q1L95;
Q1_cntXms[29]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[29]_lut_out);
Q1_cntXms[29] = DFFE(Q1_cntXms[29]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|cntXms[29]~COUT at LC4_11_T3
--operation mode is counter

Q1L16 = CARRY(!Q1_cntXms[29] & !Q1L95);


--Q1_cntXms[30] is hit_counter_ff:inst_hit_counter_ff|cntXms[30] at LC5_11_T3
--operation mode is counter

Q1_cntXms[30]_lut_out = Q1_cntXms[30] $ Q1L16;
Q1_cntXms[30]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[30]_lut_out);
Q1_cntXms[30] = DFFE(Q1_cntXms[30]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|cntXms[30]~COUT at LC5_11_T3
--operation mode is counter

Q1L36 = CARRY(Q1_cntXms[30] # !Q1L16);


--Q1_cntXms[31] is hit_counter_ff:inst_hit_counter_ff|cntXms[31] at LC6_11_T3
--operation mode is normal

Q1_cntXms[31]_lut_out = Q1L36 $ !Q1_cntXms[31];
Q1_cntXms[31]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[31]_lut_out);
Q1_cntXms[31] = DFFE(Q1_cntXms[31]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1L01 is r2r:inst_r2r|i~8 at LC1_7_P2
--operation mode is arithmetic

U1L01 = U1L9 $ U1_cnt[0];

--U1L11 is r2r:inst_r2r|i~8COUT at LC1_7_P2
--operation mode is arithmetic

U1L11 = CARRY(U1L9 & U1_cnt[0]);


--U1L21 is r2r:inst_r2r|i~9 at LC2_7_P2
--operation mode is arithmetic

U1L21 = U1_cnt[1] $ U1L11;

--U1L31 is r2r:inst_r2r|i~9COUT at LC2_7_P2
--operation mode is arithmetic

U1L31 = CARRY(!U1L11 # !U1_cnt[1]);


--U1L41 is r2r:inst_r2r|i~10 at LC3_7_P2
--operation mode is arithmetic

U1L41 = U1_cnt[2] $ !U1L31;

--U1L51 is r2r:inst_r2r|i~10COUT at LC3_7_P2
--operation mode is arithmetic

U1L51 = CARRY(U1_cnt[2] & !U1L31);


--U1L61 is r2r:inst_r2r|i~11 at LC4_7_P2
--operation mode is arithmetic

U1L61 = U1_cnt[3] $ U1L51;

--U1L71 is r2r:inst_r2r|i~11COUT at LC4_7_P2
--operation mode is arithmetic

U1L71 = CARRY(!U1L51 # !U1_cnt[3]);


--U1L81 is r2r:inst_r2r|i~12 at LC5_7_P2
--operation mode is arithmetic

U1L81 = U1_cnt[4] $ !U1L71;

--U1L91 is r2r:inst_r2r|i~12COUT at LC5_7_P2
--operation mode is arithmetic

U1L91 = CARRY(U1_cnt[4] & !U1L71);


--U1L02 is r2r:inst_r2r|i~13 at LC6_7_P2
--operation mode is arithmetic

U1L02 = U1_cnt[5] $ U1L91;

--U1L12 is r2r:inst_r2r|i~13COUT at LC6_7_P2
--operation mode is arithmetic

U1L12 = CARRY(!U1L91 # !U1_cnt[5]);


--U1L22 is r2r:inst_r2r|i~14 at LC7_7_P2
--operation mode is normal

U1L22 = U1_cnt[6] $ U1L12;


--U1L32 is r2r:inst_r2r|i~15 at LC3_5_P2
--operation mode is arithmetic

U1L32 = !U1_cnt[0];

--U1L42 is r2r:inst_r2r|i~15COUT at LC3_5_P2
--operation mode is arithmetic

U1L42 = CARRY(U1_cnt[0]);


--U1L52 is r2r:inst_r2r|i~16 at LC4_5_P2
--operation mode is arithmetic

U1L52 = U1_cnt[1] $ !U1L42;

--U1L62 is r2r:inst_r2r|i~16COUT at LC4_5_P2
--operation mode is arithmetic

U1L62 = CARRY(!U1_cnt[1] & !U1L42);


--U1L72 is r2r:inst_r2r|i~17 at LC5_5_P2
--operation mode is arithmetic

U1L72 = U1_cnt[2] $ U1L62;

--U1L82 is r2r:inst_r2r|i~17COUT at LC5_5_P2
--operation mode is arithmetic

U1L82 = CARRY(U1_cnt[2] # !U1L62);


--U1L92 is r2r:inst_r2r|i~18 at LC6_5_P2
--operation mode is arithmetic

U1L92 = U1_cnt[3] $ !U1L82;

--U1L03 is r2r:inst_r2r|i~18COUT at LC6_5_P2
--operation mode is arithmetic

U1L03 = CARRY(!U1_cnt[3] & !U1L82);


--U1L13 is r2r:inst_r2r|i~19 at LC7_5_P2
--operation mode is arithmetic

U1L13 = U1_cnt[4] $ U1L03;

--U1L23 is r2r:inst_r2r|i~19COUT at LC7_5_P2
--operation mode is arithmetic

U1L23 = CARRY(U1_cnt[4] # !U1L03);


--U1L33 is r2r:inst_r2r|i~20 at LC8_5_P2
--operation mode is arithmetic

U1L33 = U1_cnt[5] $ !U1L23;

--U1L43 is r2r:inst_r2r|i~20COUT at LC8_5_P2
--operation mode is arithmetic

U1L43 = CARRY(!U1_cnt[5] & !U1L23);


--U1L53 is r2r:inst_r2r|i~21 at LC9_5_P2
--operation mode is normal

U1L53 = U1L43 $ !U1_cnt[6];


--R1L43 is master_data_source:inst_master_data_source|i~131 at LC5_8_H3
--operation mode is arithmetic

R1L43 = R1_data[0] $ LE1_SLAVEHREADYO;

--R1L53 is master_data_source:inst_master_data_source|i~131COUT at LC5_8_H3
--operation mode is arithmetic

R1L53 = CARRY(R1_data[0] & LE1_SLAVEHREADYO);


--R1L63 is master_data_source:inst_master_data_source|i~132 at LC6_8_H3
--operation mode is arithmetic

R1L63 = R1_data[1] $ R1L53;

--R1L73 is master_data_source:inst_master_data_source|i~132COUT at LC6_8_H3
--operation mode is arithmetic

R1L73 = CARRY(!R1L53 # !R1_data[1]);


--R1L83 is master_data_source:inst_master_data_source|i~133 at LC7_8_H3
--operation mode is arithmetic

R1L83 = R1_data[2] $ !R1L73;

--R1L93 is master_data_source:inst_master_data_source|i~133COUT at LC7_8_H3
--operation mode is arithmetic

R1L93 = CARRY(R1_data[2] & !R1L73);


--R1L04 is master_data_source:inst_master_data_source|i~134 at LC8_8_H3
--operation mode is arithmetic

R1L04 = R1_data[3] $ R1L93;

--R1L14 is master_data_source:inst_master_data_source|i~134COUT at LC8_8_H3
--operation mode is arithmetic

R1L14 = CARRY(!R1L93 # !R1_data[3]);


--R1L24 is master_data_source:inst_master_data_source|i~135 at LC9_8_H3
--operation mode is arithmetic

R1L24 = R1_data[4] $ !R1L14;

--R1L34 is master_data_source:inst_master_data_source|i~135COUT at LC9_8_H3
--operation mode is arithmetic

R1L34 = CARRY(R1_data[4] & !R1L14);


--R1L44 is master_data_source:inst_master_data_source|i~136 at LC10_8_H3
--operation mode is arithmetic

R1L44 = R1_data[5] $ R1L34;

--R1L54 is master_data_source:inst_master_data_source|i~136COUT at LC10_8_H3
--operation mode is arithmetic

R1L54 = CARRY(!R1L34 # !R1_data[5]);


--R1L64 is master_data_source:inst_master_data_source|i~137 at LC1_10_H3
--operation mode is arithmetic

R1L64 = R1_data[6] $ !R1L54;

--R1L74 is master_data_source:inst_master_data_source|i~137COUT at LC1_10_H3
--operation mode is arithmetic

R1L74 = CARRY(R1_data[6] & !R1L54);


--R1L84 is master_data_source:inst_master_data_source|i~138 at LC2_10_H3
--operation mode is arithmetic

R1L84 = R1_data[7] $ R1L74;

--R1L94 is master_data_source:inst_master_data_source|i~138COUT at LC2_10_H3
--operation mode is arithmetic

R1L94 = CARRY(!R1L74 # !R1_data[7]);


--R1L05 is master_data_source:inst_master_data_source|i~139 at LC3_10_H3
--operation mode is arithmetic

R1L05 = R1_data[8] $ !R1L94;

--R1L15 is master_data_source:inst_master_data_source|i~139COUT at LC3_10_H3
--operation mode is arithmetic

R1L15 = CARRY(R1_data[8] & !R1L94);


--R1L25 is master_data_source:inst_master_data_source|i~140 at LC4_10_H3
--operation mode is arithmetic

R1L25 = R1_data[9] $ R1L15;

--R1L35 is master_data_source:inst_master_data_source|i~140COUT at LC4_10_H3
--operation mode is arithmetic

R1L35 = CARRY(!R1L15 # !R1_data[9]);


--R1L45 is master_data_source:inst_master_data_source|i~141 at LC5_10_H3
--operation mode is arithmetic

R1L45 = R1_data[10] $ !R1L35;

--R1L55 is master_data_source:inst_master_data_source|i~141COUT at LC5_10_H3
--operation mode is arithmetic

R1L55 = CARRY(R1_data[10] & !R1L35);


--R1L65 is master_data_source:inst_master_data_source|i~142 at LC6_10_H3
--operation mode is arithmetic

R1L65 = R1_data[11] $ R1L55;

--R1L75 is master_data_source:inst_master_data_source|i~142COUT at LC6_10_H3
--operation mode is arithmetic

R1L75 = CARRY(!R1L55 # !R1_data[11]);


--R1L85 is master_data_source:inst_master_data_source|i~143 at LC7_10_H3
--operation mode is arithmetic

R1L85 = R1_data[12] $ !R1L75;

--R1L95 is master_data_source:inst_master_data_source|i~143COUT at LC7_10_H3
--operation mode is arithmetic

R1L95 = CARRY(R1_data[12] & !R1L75);


--R1L06 is master_data_source:inst_master_data_source|i~144 at LC8_10_H3
--operation mode is arithmetic

R1L06 = R1_data[13] $ R1L95;

--R1L16 is master_data_source:inst_master_data_source|i~144COUT at LC8_10_H3
--operation mode is arithmetic

R1L16 = CARRY(!R1L95 # !R1_data[13]);


--R1L26 is master_data_source:inst_master_data_source|i~145 at LC9_10_H3
--operation mode is arithmetic

R1L26 = R1_data[14] $ !R1L16;

--R1L36 is master_data_source:inst_master_data_source|i~145COUT at LC9_10_H3
--operation mode is arithmetic

R1L36 = CARRY(R1_data[14] & !R1L16);


--R1L46 is master_data_source:inst_master_data_source|i~146 at LC10_10_H3
--operation mode is arithmetic

R1L46 = R1_data[15] $ R1L36;

--R1L56 is master_data_source:inst_master_data_source|i~146COUT at LC10_10_H3
--operation mode is arithmetic

R1L56 = CARRY(!R1L36 # !R1_data[15]);


--R1L66 is master_data_source:inst_master_data_source|i~147 at LC1_12_H3
--operation mode is arithmetic

R1L66 = R1_data[16] $ !R1L56;

--R1L76 is master_data_source:inst_master_data_source|i~147COUT at LC1_12_H3
--operation mode is arithmetic

R1L76 = CARRY(R1_data[16] & !R1L56);


--R1L86 is master_data_source:inst_master_data_source|i~148 at LC2_12_H3
--operation mode is arithmetic

R1L86 = R1_data[17] $ R1L76;

--R1L96 is master_data_source:inst_master_data_source|i~148COUT at LC2_12_H3
--operation mode is arithmetic

R1L96 = CARRY(!R1L76 # !R1_data[17]);


--R1L07 is master_data_source:inst_master_data_source|i~149 at LC3_12_H3
--operation mode is arithmetic

R1L07 = R1_data[18] $ !R1L96;

--R1L17 is master_data_source:inst_master_data_source|i~149COUT at LC3_12_H3
--operation mode is arithmetic

R1L17 = CARRY(R1_data[18] & !R1L96);


--R1L27 is master_data_source:inst_master_data_source|i~150 at LC4_12_H3
--operation mode is arithmetic

R1L27 = R1_data[19] $ R1L17;

--R1L37 is master_data_source:inst_master_data_source|i~150COUT at LC4_12_H3
--operation mode is arithmetic

R1L37 = CARRY(!R1L17 # !R1_data[19]);


--R1L47 is master_data_source:inst_master_data_source|i~151 at LC5_12_H3
--operation mode is arithmetic

R1L47 = R1_data[20] $ !R1L37;

--R1L57 is master_data_source:inst_master_data_source|i~151COUT at LC5_12_H3
--operation mode is arithmetic

R1L57 = CARRY(R1_data[20] & !R1L37);


--R1L67 is master_data_source:inst_master_data_source|i~152 at LC6_12_H3
--operation mode is arithmetic

R1L67 = R1_data[21] $ R1L57;

--R1L77 is master_data_source:inst_master_data_source|i~152COUT at LC6_12_H3
--operation mode is arithmetic

R1L77 = CARRY(!R1L57 # !R1_data[21]);


--R1L87 is master_data_source:inst_master_data_source|i~153 at LC7_12_H3
--operation mode is arithmetic

R1L87 = R1_data[22] $ !R1L77;

--R1L97 is master_data_source:inst_master_data_source|i~153COUT at LC7_12_H3
--operation mode is arithmetic

R1L97 = CARRY(R1_data[22] & !R1L77);


--R1L08 is master_data_source:inst_master_data_source|i~154 at LC8_12_H3
--operation mode is arithmetic

R1L08 = R1_data[23] $ R1L97;

--R1L18 is master_data_source:inst_master_data_source|i~154COUT at LC8_12_H3
--operation mode is arithmetic

R1L18 = CARRY(!R1L97 # !R1_data[23]);


--R1L28 is master_data_source:inst_master_data_source|i~155 at LC9_12_H3
--operation mode is arithmetic

R1L28 = R1_data[24] $ !R1L18;

--R1L38 is master_data_source:inst_master_data_source|i~155COUT at LC9_12_H3
--operation mode is arithmetic

R1L38 = CARRY(R1_data[24] & !R1L18);


--R1L48 is master_data_source:inst_master_data_source|i~156 at LC10_12_H3
--operation mode is arithmetic

R1L48 = R1_data[25] $ R1L38;

--R1L58 is master_data_source:inst_master_data_source|i~156COUT at LC10_12_H3
--operation mode is arithmetic

R1L58 = CARRY(!R1L38 # !R1_data[25]);


--R1L68 is master_data_source:inst_master_data_source|i~157 at LC1_14_H3
--operation mode is arithmetic

R1L68 = R1_data[26] $ !R1L58;

--R1L78 is master_data_source:inst_master_data_source|i~157COUT at LC1_14_H3
--operation mode is arithmetic

R1L78 = CARRY(R1_data[26] & !R1L58);


--R1L88 is master_data_source:inst_master_data_source|i~158 at LC2_14_H3
--operation mode is arithmetic

R1L88 = R1_data[27] $ R1L78;

--R1L98 is master_data_source:inst_master_data_source|i~158COUT at LC2_14_H3
--operation mode is arithmetic

R1L98 = CARRY(!R1L78 # !R1_data[27]);


--R1L09 is master_data_source:inst_master_data_source|i~159 at LC3_14_H3
--operation mode is arithmetic

R1L09 = R1_data[28] $ !R1L98;

--R1L19 is master_data_source:inst_master_data_source|i~159COUT at LC3_14_H3
--operation mode is arithmetic

R1L19 = CARRY(R1_data[28] & !R1L98);


--R1L29 is master_data_source:inst_master_data_source|i~160 at LC4_14_H3
--operation mode is arithmetic

R1L29 = R1_data[29] $ R1L19;

--R1L39 is master_data_source:inst_master_data_source|i~160COUT at LC4_14_H3
--operation mode is arithmetic

R1L39 = CARRY(!R1L19 # !R1_data[29]);


--R1L49 is master_data_source:inst_master_data_source|i~161 at LC5_14_H3
--operation mode is arithmetic

R1L49 = R1_data[30] $ !R1L39;

--R1L59 is master_data_source:inst_master_data_source|i~161COUT at LC5_14_H3
--operation mode is arithmetic

R1L59 = CARRY(R1_data[30] & !R1L39);


--R1L69 is master_data_source:inst_master_data_source|i~162 at LC6_14_H3
--operation mode is normal

R1L69 = R1L59 $ R1_data[31];


--RB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1 at LC4_6_C1
--operation mode is arithmetic

RB1L66 = RB1L93;

--RB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT at LC4_6_C1
--operation mode is arithmetic

RB1L76 = CARRY(!RB1L93);


--RB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2 at LC5_6_C1
--operation mode is arithmetic

RB1L86 = RB1L14 $ !RB1L76;

--RB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT at LC5_6_C1
--operation mode is arithmetic

RB1L96 = CARRY(RB1L14 # !RB1L76);


--RB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3 at LC6_6_C1
--operation mode is arithmetic

RB1L07 = RB1L34 $ RB1L96;

--RB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT at LC6_6_C1
--operation mode is arithmetic

RB1L17 = CARRY(!RB1L34 & !RB1L96);


--RB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4 at LC7_6_C1
--operation mode is arithmetic

RB1L27 = RB1L54 $ !RB1L17;

--RB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT at LC7_6_C1
--operation mode is arithmetic

RB1L37 = CARRY(RB1L54 # !RB1L17);


--RB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5 at LC8_6_C1
--operation mode is arithmetic

RB1L47 = RB1L74 $ RB1L37;

--RB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT at LC8_6_C1
--operation mode is arithmetic

RB1L57 = CARRY(!RB1L74 & !RB1L37);


--RB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6 at LC9_6_C1
--operation mode is arithmetic

RB1L67 = RB1L94 $ !RB1L57;

--RB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT at LC9_6_C1
--operation mode is arithmetic

RB1L77 = CARRY(RB1L94 # !RB1L57);


--RB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7 at LC10_6_C1
--operation mode is arithmetic

RB1L87 = RB1L15 $ RB1L77;

--RB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT at LC10_6_C1
--operation mode is arithmetic

RB1L97 = CARRY(!RB1L15 & !RB1L77);


--RB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8 at LC1_8_C1
--operation mode is arithmetic

RB1L08 = RB1L35 $ !RB1L97;

--RB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT at LC1_8_C1
--operation mode is arithmetic

RB1L18 = CARRY(RB1L35 # !RB1L97);


--RB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9 at LC2_8_C1
--operation mode is arithmetic

RB1L28 = RB1L55 $ RB1L18;

--RB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT at LC2_8_C1
--operation mode is arithmetic

RB1L38 = CARRY(!RB1L55 & !RB1L18);


--RB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10 at LC3_8_C1
--operation mode is arithmetic

RB1L48 = RB1L75 $ !RB1L38;

--RB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT at LC3_8_C1
--operation mode is arithmetic

RB1L58 = CARRY(RB1L75 # !RB1L38);


--RB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11 at LC4_8_C1
--operation mode is arithmetic

RB1L68 = RB1L95 $ RB1L58;

--RB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT at LC4_8_C1
--operation mode is arithmetic

RB1L78 = CARRY(!RB1L95 & !RB1L58);


--RB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12 at LC5_8_C1
--operation mode is arithmetic

RB1L88 = RB1L16 $ !RB1L78;

--RB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT at LC5_8_C1
--operation mode is arithmetic

RB1L98 = CARRY(RB1L16 # !RB1L78);


--RB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13 at LC6_8_C1
--operation mode is arithmetic

RB1L09 = RB1L36 $ RB1L98;

--RB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT at LC6_8_C1
--operation mode is arithmetic

RB1L19 = CARRY(!RB1L36 & !RB1L98);


--RB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14 at LC7_8_C1
--operation mode is normal

RB1L29 = RB1L19 $ RB1L56;


--CB1L19 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~321 at LC1_4_H2
--operation mode is arithmetic

CB1L19 = !CB1_addr_cnt[0];

--CB1L29 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~321COUT at LC1_4_H2
--operation mode is arithmetic

CB1L29 = CARRY(CB1_addr_cnt[0]);


--CB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~322 at LC2_4_H2
--operation mode is arithmetic

CB1L39 = CB1_addr_cnt[1] $ CB1L29;

--CB1L49 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~322COUT at LC2_4_H2
--operation mode is arithmetic

CB1L49 = CARRY(!CB1L29 # !CB1_addr_cnt[1]);


--CB1L59 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~323 at LC3_4_H2
--operation mode is arithmetic

CB1L59 = CB1_addr_cnt[2] $ !CB1L49;

--CB1L69 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~323COUT at LC3_4_H2
--operation mode is arithmetic

CB1L69 = CARRY(CB1_addr_cnt[2] & !CB1L49);


--CB1L79 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~324 at LC4_4_H2
--operation mode is arithmetic

CB1L79 = CB1_addr_cnt[3] $ CB1L69;

--CB1L89 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~324COUT at LC4_4_H2
--operation mode is arithmetic

CB1L89 = CARRY(!CB1L69 # !CB1_addr_cnt[3]);


--CB1L99 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~325 at LC5_4_H2
--operation mode is arithmetic

CB1L99 = CB1_addr_cnt[4] $ !CB1L89;

--CB1L001 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~325COUT at LC5_4_H2
--operation mode is arithmetic

CB1L001 = CARRY(CB1_addr_cnt[4] & !CB1L89);


--CB1L101 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~326 at LC6_4_H2
--operation mode is arithmetic

CB1L101 = CB1_addr_cnt[5] $ CB1L001;

--CB1L201 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~326COUT at LC6_4_H2
--operation mode is arithmetic

CB1L201 = CARRY(!CB1L001 # !CB1_addr_cnt[5]);


--CB1L301 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~327 at LC7_4_H2
--operation mode is arithmetic

CB1L301 = CB1_addr_cnt[6] $ !CB1L201;

--CB1L401 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~327COUT at LC7_4_H2
--operation mode is arithmetic

CB1L401 = CARRY(CB1_addr_cnt[6] & !CB1L201);


--CB1L501 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~328 at LC8_4_H2
--operation mode is arithmetic

CB1L501 = CB1_addr_cnt[7] $ CB1L401;

--CB1L601 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~328COUT at LC8_4_H2
--operation mode is arithmetic

CB1L601 = CARRY(!CB1L401 # !CB1_addr_cnt[7]);


--CB1L701 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~329 at LC9_4_H2
--operation mode is normal

CB1L701 = CB1L601 $ !CB1_addr_cnt[8];


--CB2L19 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~321 at LC2_9_M2
--operation mode is arithmetic

CB2L19 = !CB2_addr_cnt[0];

--CB2L29 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~321COUT at LC2_9_M2
--operation mode is arithmetic

CB2L29 = CARRY(CB2_addr_cnt[0]);


--CB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~322 at LC3_9_M2
--operation mode is arithmetic

CB2L39 = CB2_addr_cnt[1] $ CB2L29;

--CB2L49 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~322COUT at LC3_9_M2
--operation mode is arithmetic

CB2L49 = CARRY(!CB2L29 # !CB2_addr_cnt[1]);


--CB2L59 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~323 at LC4_9_M2
--operation mode is arithmetic

CB2L59 = CB2_addr_cnt[2] $ !CB2L49;

--CB2L69 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~323COUT at LC4_9_M2
--operation mode is arithmetic

CB2L69 = CARRY(CB2_addr_cnt[2] & !CB2L49);


--CB2L79 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~324 at LC5_9_M2
--operation mode is arithmetic

CB2L79 = CB2_addr_cnt[3] $ CB2L69;

--CB2L89 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~324COUT at LC5_9_M2
--operation mode is arithmetic

CB2L89 = CARRY(!CB2L69 # !CB2_addr_cnt[3]);


--CB2L99 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~325 at LC6_9_M2
--operation mode is arithmetic

CB2L99 = CB2_addr_cnt[4] $ !CB2L89;

--CB2L001 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~325COUT at LC6_9_M2
--operation mode is arithmetic

CB2L001 = CARRY(CB2_addr_cnt[4] & !CB2L89);


--CB2L101 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~326 at LC7_9_M2
--operation mode is arithmetic

CB2L101 = CB2_addr_cnt[5] $ CB2L001;

--CB2L201 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~326COUT at LC7_9_M2
--operation mode is arithmetic

CB2L201 = CARRY(!CB2L001 # !CB2_addr_cnt[5]);


--CB2L301 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~327 at LC8_9_M2
--operation mode is arithmetic

CB2L301 = CB2_addr_cnt[6] $ !CB2L201;

--CB2L401 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~327COUT at LC8_9_M2
--operation mode is arithmetic

CB2L401 = CARRY(CB2_addr_cnt[6] & !CB2L201);


--CB2L501 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~328 at LC9_9_M2
--operation mode is arithmetic

CB2L501 = CB2_addr_cnt[7] $ CB2L401;

--CB2L601 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~328COUT at LC9_9_M2
--operation mode is arithmetic

CB2L601 = CARRY(!CB2L401 # !CB2_addr_cnt[7]);


--CB2L701 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~329 at LC10_9_M2
--operation mode is normal

CB2L701 = CB2L601 $ !CB2_addr_cnt[8];


--XB1L14Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~reg at LC1_4_W1
--operation mode is arithmetic

XB1L14Q_lut_out = XB1L06 $ XB1L87;
XB1L14Q = DFFE(XB1L14Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~regCOUT at LC1_4_W1
--operation mode is arithmetic

XB1L24 = CARRY(XB1L06 & XB1L87);


--XB1L34Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~reg at LC2_4_W1
--operation mode is arithmetic

XB1L34Q_lut_out = XB1L26 $ XB1L08 $ XB1L24;
XB1L34Q = DFFE(XB1L34Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~regCOUT at LC2_4_W1
--operation mode is arithmetic

XB1L44 = CARRY(XB1L26 & !XB1L08 & !XB1L24 # !XB1L26 & (!XB1L24 # !XB1L08));


--XB1L54Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~reg at LC3_4_W1
--operation mode is arithmetic

XB1L54Q_lut_out = XB1L46 $ XB1L28 $ !XB1L44;
XB1L54Q = DFFE(XB1L54Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~regCOUT at LC3_4_W1
--operation mode is arithmetic

XB1L64 = CARRY(XB1L46 & (XB1L28 # !XB1L44) # !XB1L46 & XB1L28 & !XB1L44);


--XB1L74Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~reg at LC4_4_W1
--operation mode is arithmetic

XB1L74Q_lut_out = XB1L66 $ XB1L48 $ XB1L64;
XB1L74Q = DFFE(XB1L74Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~regCOUT at LC4_4_W1
--operation mode is arithmetic

XB1L84 = CARRY(XB1L66 & !XB1L48 & !XB1L64 # !XB1L66 & (!XB1L64 # !XB1L48));


--XB1L94Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~reg at LC5_4_W1
--operation mode is arithmetic

XB1L94Q_lut_out = XB1L86 $ XB1L68 $ !XB1L84;
XB1L94Q = DFFE(XB1L94Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~regCOUT at LC5_4_W1
--operation mode is arithmetic

XB1L05 = CARRY(XB1L86 & (XB1L68 # !XB1L84) # !XB1L86 & XB1L68 & !XB1L84);


--XB1L15Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~reg at LC6_4_W1
--operation mode is arithmetic

XB1L15Q_lut_out = XB1L07 $ XB1L88 $ XB1L05;
XB1L15Q = DFFE(XB1L15Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L25 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~regCOUT at LC6_4_W1
--operation mode is arithmetic

XB1L25 = CARRY(XB1L07 & !XB1L88 & !XB1L05 # !XB1L07 & (!XB1L05 # !XB1L88));


--XB1L35Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~reg at LC7_4_W1
--operation mode is arithmetic

XB1L35Q_lut_out = XB1L27 $ XB1L09 $ !XB1L25;
XB1L35Q = DFFE(XB1L35Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~regCOUT at LC7_4_W1
--operation mode is arithmetic

XB1L45 = CARRY(XB1L27 & (XB1L09 # !XB1L25) # !XB1L27 & XB1L09 & !XB1L25);


--XB1L55Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~reg at LC8_4_W1
--operation mode is arithmetic

XB1L55Q_lut_out = XB1L47 $ XB1L29 $ XB1L45;
XB1L55Q = DFFE(XB1L55Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~regCOUT at LC8_4_W1
--operation mode is arithmetic

XB1L65 = CARRY(XB1L47 & !XB1L29 & !XB1L45 # !XB1L47 & (!XB1L45 # !XB1L29));


--XB1L75Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~reg at LC9_4_W1
--operation mode is arithmetic

XB1L75Q_lut_out = XB1L67 $ XB1L49 $ !XB1L65;
XB1L75Q = DFFE(XB1L75Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );

--XB1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~regCOUT at LC9_4_W1
--operation mode is arithmetic

XB1L85 = CARRY(XB1L67 & (XB1L49 # !XB1L65) # !XB1L67 & XB1L49 & !XB1L65);


--XB1L95Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[9]~reg at LC10_4_W1
--operation mode is normal

XB1L95Q_lut_out = XB1L85 $ XB1L77;
XB1L95Q = DFFE(XB1L95Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--K1L273 is coinc:inst_coinc|i~730 at LC3_3_J2
--operation mode is arithmetic

K1L273 = K1L701 $ K1L131;

--K1L373 is coinc:inst_coinc|i~730COUT at LC3_3_J2
--operation mode is arithmetic

K1L373 = CARRY(K1L701 & K1L131);


--K1L473 is coinc:inst_coinc|i~731 at LC4_3_J2
--operation mode is arithmetic

K1L473 = K1L373 $ (!K1_LCATWD_ATWD_B_down_pre_cnt[1] & !K1L67);

--K1L573 is coinc:inst_coinc|i~731COUT at LC4_3_J2
--operation mode is arithmetic

K1L573 = CARRY(K1_LCATWD_ATWD_B_down_pre_cnt[1] # K1L67 # !K1L373);


--K1L673 is coinc:inst_coinc|i~732 at LC5_3_J2
--operation mode is arithmetic

K1L673 = K1L573 $ (K1_LCATWD_ATWD_B_down_pre_cnt[2] # K1L67);

--K1L773 is coinc:inst_coinc|i~732COUT at LC5_3_J2
--operation mode is arithmetic

K1L773 = CARRY(!K1_LCATWD_ATWD_B_down_pre_cnt[2] & !K1L67 & !K1L573);


--K1L873 is coinc:inst_coinc|i~733 at LC6_3_J2
--operation mode is arithmetic

K1L873 = K1L773 $ (!K1_LCATWD_ATWD_B_down_pre_cnt[3] & !K1L67);

--K1L973 is coinc:inst_coinc|i~733COUT at LC6_3_J2
--operation mode is arithmetic

K1L973 = CARRY(K1_LCATWD_ATWD_B_down_pre_cnt[3] # K1L67 # !K1L773);


--K1L083 is coinc:inst_coinc|i~734 at LC7_3_J2
--operation mode is arithmetic

K1L083 = K1L973 $ (K1L67 # K1_LCATWD_ATWD_B_down_pre_cnt[4]);

--K1L183 is coinc:inst_coinc|i~734COUT at LC7_3_J2
--operation mode is arithmetic

K1L183 = CARRY(!K1L67 & !K1_LCATWD_ATWD_B_down_pre_cnt[4] & !K1L973);


--K1L283 is coinc:inst_coinc|i~735 at LC8_3_J2
--operation mode is normal

K1L283 = K1L183 $ (!K1L67 & !K1_LCATWD_ATWD_B_down_pre_cnt[5]);


--K1L383 is coinc:inst_coinc|i~736 at LC5_10_R2
--operation mode is arithmetic

K1L383 = K1L031 $ K1L101;

--K1L483 is coinc:inst_coinc|i~736COUT at LC5_10_R2
--operation mode is arithmetic

K1L483 = CARRY(K1L031 & K1L101);


--K1L583 is coinc:inst_coinc|i~737 at LC6_10_R2
--operation mode is arithmetic

K1L583 = K1L483 $ (!K1L57 & !K1_LCATWD_ATWD_B_up_pre_cnt[1]);

--K1L683 is coinc:inst_coinc|i~737COUT at LC6_10_R2
--operation mode is arithmetic

K1L683 = CARRY(K1L57 # K1_LCATWD_ATWD_B_up_pre_cnt[1] # !K1L483);


--K1L783 is coinc:inst_coinc|i~738 at LC7_10_R2
--operation mode is arithmetic

K1L783 = K1L683 $ (K1_LCATWD_ATWD_B_up_pre_cnt[2] # K1L57);

--K1L883 is coinc:inst_coinc|i~738COUT at LC7_10_R2
--operation mode is arithmetic

K1L883 = CARRY(!K1_LCATWD_ATWD_B_up_pre_cnt[2] & !K1L57 & !K1L683);


--K1L983 is coinc:inst_coinc|i~739 at LC8_10_R2
--operation mode is arithmetic

K1L983 = K1L883 $ (!K1_LCATWD_ATWD_B_up_pre_cnt[3] & !K1L57);

--K1L093 is coinc:inst_coinc|i~739COUT at LC8_10_R2
--operation mode is arithmetic

K1L093 = CARRY(K1_LCATWD_ATWD_B_up_pre_cnt[3] # K1L57 # !K1L883);


--K1L193 is coinc:inst_coinc|i~740 at LC9_10_R2
--operation mode is arithmetic

K1L193 = K1L093 $ (K1_LCATWD_ATWD_B_up_pre_cnt[4] # K1L57);

--K1L293 is coinc:inst_coinc|i~740COUT at LC9_10_R2
--operation mode is arithmetic

K1L293 = CARRY(!K1_LCATWD_ATWD_B_up_pre_cnt[4] & !K1L57 & !K1L093);


--K1L393 is coinc:inst_coinc|i~741 at LC10_10_R2
--operation mode is normal

K1L393 = K1L293 $ (!K1_LCATWD_ATWD_B_up_pre_cnt[5] & !K1L57);


--K1L493 is coinc:inst_coinc|i~742 at LC4_5_N2
--operation mode is arithmetic

K1L493 = K1L921 $ !K1L801;

--K1L593 is coinc:inst_coinc|i~742COUT at LC4_5_N2
--operation mode is arithmetic

K1L593 = CARRY(K1L921 & !K1L801);


--K1L693 is coinc:inst_coinc|i~743 at LC5_5_N2
--operation mode is arithmetic

K1L693 = K1L593 $ (!K1_LCATWD_ATWD_B_down_post_cnt[1] & !K1_i1217);

--K1L793 is coinc:inst_coinc|i~743COUT at LC5_5_N2
--operation mode is arithmetic

K1L793 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[1] # K1_i1217 # !K1L593);


--K1L893 is coinc:inst_coinc|i~744 at LC6_5_N2
--operation mode is arithmetic

K1L893 = K1L793 $ (K1_LCATWD_ATWD_B_down_post_cnt[2] # K1_i1217);

--K1L993 is coinc:inst_coinc|i~744COUT at LC6_5_N2
--operation mode is arithmetic

K1L993 = CARRY(!K1_LCATWD_ATWD_B_down_post_cnt[2] & !K1_i1217 & !K1L793);


--K1L004 is coinc:inst_coinc|i~745 at LC7_5_N2
--operation mode is arithmetic

K1L004 = K1L993 $ (!K1_LCATWD_ATWD_B_down_post_cnt[3] & !K1_i1217);

--K1L104 is coinc:inst_coinc|i~745COUT at LC7_5_N2
--operation mode is arithmetic

K1L104 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[3] # K1_i1217 # !K1L993);


--K1L204 is coinc:inst_coinc|i~746 at LC8_5_N2
--operation mode is arithmetic

K1L204 = K1L104 $ (K1_LCATWD_ATWD_B_down_post_cnt[4] # K1_i1217);

--K1L304 is coinc:inst_coinc|i~746COUT at LC8_5_N2
--operation mode is arithmetic

K1L304 = CARRY(!K1_LCATWD_ATWD_B_down_post_cnt[4] & !K1_i1217 & !K1L104);


--K1L404 is coinc:inst_coinc|i~747 at LC9_5_N2
--operation mode is normal

K1L404 = K1L304 $ (!K1_LCATWD_ATWD_B_down_post_cnt[5] & !K1_i1217);


--K1L504 is coinc:inst_coinc|i~748 at LC3_14_J2
--operation mode is arithmetic

K1L504 = K1L431 $ K1L88;

--K1L604 is coinc:inst_coinc|i~748COUT at LC3_14_J2
--operation mode is arithmetic

K1L604 = CARRY(K1L431 & K1L88);


--K1L704 is coinc:inst_coinc|i~749 at LC4_14_J2
--operation mode is arithmetic

K1L704 = K1L604 $ (!K1L67 & !K1_LCATWD_ATWD_A_down_pre_cnt[1]);

--K1L804 is coinc:inst_coinc|i~749COUT at LC4_14_J2
--operation mode is arithmetic

K1L804 = CARRY(K1L67 # K1_LCATWD_ATWD_A_down_pre_cnt[1] # !K1L604);


--K1L904 is coinc:inst_coinc|i~750 at LC5_14_J2
--operation mode is arithmetic

K1L904 = K1L804 $ (K1L67 # K1_LCATWD_ATWD_A_down_pre_cnt[2]);

--K1L014 is coinc:inst_coinc|i~750COUT at LC5_14_J2
--operation mode is arithmetic

K1L014 = CARRY(!K1L67 & !K1_LCATWD_ATWD_A_down_pre_cnt[2] & !K1L804);


--K1L114 is coinc:inst_coinc|i~751 at LC6_14_J2
--operation mode is arithmetic

K1L114 = K1L014 $ (!K1L67 & !K1_LCATWD_ATWD_A_down_pre_cnt[3]);

--K1L214 is coinc:inst_coinc|i~751COUT at LC6_14_J2
--operation mode is arithmetic

K1L214 = CARRY(K1L67 # K1_LCATWD_ATWD_A_down_pre_cnt[3] # !K1L014);


--K1L314 is coinc:inst_coinc|i~752 at LC7_14_J2
--operation mode is arithmetic

K1L314 = K1L214 $ (K1L67 # K1_LCATWD_ATWD_A_down_pre_cnt[4]);

--K1L414 is coinc:inst_coinc|i~752COUT at LC7_14_J2
--operation mode is arithmetic

K1L414 = CARRY(!K1L67 & !K1_LCATWD_ATWD_A_down_pre_cnt[4] & !K1L214);


--K1L514 is coinc:inst_coinc|i~753 at LC8_14_J2
--operation mode is normal

K1L514 = K1L414 $ (!K1L67 & !K1_LCATWD_ATWD_A_down_pre_cnt[5]);


--K1L614 is coinc:inst_coinc|i~754 at LC1_12_R2
--operation mode is arithmetic

K1L614 = K1L28 $ K1L331;

--K1L714 is coinc:inst_coinc|i~754COUT at LC1_12_R2
--operation mode is arithmetic

K1L714 = CARRY(K1L28 & K1L331);


--K1L814 is coinc:inst_coinc|i~755 at LC2_12_R2
--operation mode is arithmetic

K1L814 = K1L714 $ (!K1_LCATWD_ATWD_A_up_pre_cnt[1] & !K1L57);

--K1L914 is coinc:inst_coinc|i~755COUT at LC2_12_R2
--operation mode is arithmetic

K1L914 = CARRY(K1_LCATWD_ATWD_A_up_pre_cnt[1] # K1L57 # !K1L714);


--K1L024 is coinc:inst_coinc|i~756 at LC3_12_R2
--operation mode is arithmetic

K1L024 = K1L914 $ (K1_LCATWD_ATWD_A_up_pre_cnt[2] # K1L57);

--K1L124 is coinc:inst_coinc|i~756COUT at LC3_12_R2
--operation mode is arithmetic

K1L124 = CARRY(!K1_LCATWD_ATWD_A_up_pre_cnt[2] & !K1L57 & !K1L914);


--K1L224 is coinc:inst_coinc|i~757 at LC4_12_R2
--operation mode is arithmetic

K1L224 = K1L124 $ (!K1L57 & !K1_LCATWD_ATWD_A_up_pre_cnt[3]);

--K1L324 is coinc:inst_coinc|i~757COUT at LC4_12_R2
--operation mode is arithmetic

K1L324 = CARRY(K1L57 # K1_LCATWD_ATWD_A_up_pre_cnt[3] # !K1L124);


--K1L424 is coinc:inst_coinc|i~758 at LC5_12_R2
--operation mode is arithmetic

K1L424 = K1L324 $ (K1L57 # K1_LCATWD_ATWD_A_up_pre_cnt[4]);

--K1L524 is coinc:inst_coinc|i~758COUT at LC5_12_R2
--operation mode is arithmetic

K1L524 = CARRY(!K1L57 & !K1_LCATWD_ATWD_A_up_pre_cnt[4] & !K1L324);


--K1L624 is coinc:inst_coinc|i~759 at LC6_12_R2
--operation mode is normal

K1L624 = K1L524 $ (!K1_LCATWD_ATWD_A_up_pre_cnt[5] & !K1L57);


--K1L724 is coinc:inst_coinc|i~760 at LC2_8_S2
--operation mode is arithmetic

K1L724 = K1L231 $ !K1L98;

--K1L824 is coinc:inst_coinc|i~760COUT at LC2_8_S2
--operation mode is arithmetic

K1L824 = CARRY(K1L231 & !K1L98);


--K1L924 is coinc:inst_coinc|i~761 at LC3_8_S2
--operation mode is arithmetic

K1L924 = K1L824 $ (!K1_LCATWD_ATWD_A_down_post_cnt[1] & !K1_i1213);

--K1L034 is coinc:inst_coinc|i~761COUT at LC3_8_S2
--operation mode is arithmetic

K1L034 = CARRY(K1_LCATWD_ATWD_A_down_post_cnt[1] # K1_i1213 # !K1L824);


--K1L134 is coinc:inst_coinc|i~762 at LC4_8_S2
--operation mode is arithmetic

K1L134 = K1L034 $ (K1_LCATWD_ATWD_A_down_post_cnt[2] # K1_i1213);

--K1L234 is coinc:inst_coinc|i~762COUT at LC4_8_S2
--operation mode is arithmetic

K1L234 = CARRY(!K1_LCATWD_ATWD_A_down_post_cnt[2] & !K1_i1213 & !K1L034);


--K1L334 is coinc:inst_coinc|i~763 at LC5_8_S2
--operation mode is arithmetic

K1L334 = K1L234 $ (!K1_LCATWD_ATWD_A_down_post_cnt[3] & !K1_i1213);

--K1L434 is coinc:inst_coinc|i~763COUT at LC5_8_S2
--operation mode is arithmetic

K1L434 = CARRY(K1_LCATWD_ATWD_A_down_post_cnt[3] # K1_i1213 # !K1L234);


--K1L534 is coinc:inst_coinc|i~764 at LC6_8_S2
--operation mode is arithmetic

K1L534 = K1L434 $ (K1_LCATWD_ATWD_A_down_post_cnt[4] # K1_i1213);

--K1L634 is coinc:inst_coinc|i~764COUT at LC6_8_S2
--operation mode is arithmetic

K1L634 = CARRY(!K1_LCATWD_ATWD_A_down_post_cnt[4] & !K1_i1213 & !K1L434);


--K1L734 is coinc:inst_coinc|i~765 at LC7_8_S2
--operation mode is normal

K1L734 = K1L634 $ (!K1_LCATWD_ATWD_A_down_post_cnt[5] & !K1_i1213);


--DB1_reset_trigger_cnt[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0] at LC5_2_F2
--operation mode is counter

DB1_reset_trigger_cnt[0]_lut_out = !DB1_reset_trigger_cnt[0];
DB1_reset_trigger_cnt[0]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[0]_lut_out);
DB1_reset_trigger_cnt[0] = DFFE(DB1_reset_trigger_cnt[0]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L13 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]~COUT at LC5_2_F2
--operation mode is counter

DB1L13 = CARRY(!DB1_reset_trigger_cnt[0]);


--DB1_reset_trigger_cnt[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1] at LC6_2_F2
--operation mode is counter

DB1_reset_trigger_cnt[1]_lut_out = DB1_reset_trigger_cnt[1] $ DB1L13;
DB1_reset_trigger_cnt[1]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[1]_lut_out);
DB1_reset_trigger_cnt[1] = DFFE(DB1_reset_trigger_cnt[1]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L33 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]~COUT at LC6_2_F2
--operation mode is counter

DB1L33 = CARRY(!DB1L13 # !DB1_reset_trigger_cnt[1]);


--DB1_reset_trigger_cnt[2] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2] at LC7_2_F2
--operation mode is counter

DB1_reset_trigger_cnt[2]_lut_out = DB1_reset_trigger_cnt[2] $ !DB1L33;
DB1_reset_trigger_cnt[2]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[2]_lut_out);
DB1_reset_trigger_cnt[2] = DFFE(DB1_reset_trigger_cnt[2]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L53 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]~COUT at LC7_2_F2
--operation mode is counter

DB1L53 = CARRY(DB1_reset_trigger_cnt[2] & !DB1L33);


--DB1_reset_trigger_cnt[3] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3] at LC8_2_F2
--operation mode is counter

DB1_reset_trigger_cnt[3]_lut_out = DB1_reset_trigger_cnt[3] $ DB1L53;
DB1_reset_trigger_cnt[3]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[3]_lut_out);
DB1_reset_trigger_cnt[3] = DFFE(DB1_reset_trigger_cnt[3]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L73 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]~COUT at LC8_2_F2
--operation mode is counter

DB1L73 = CARRY(!DB1L53 # !DB1_reset_trigger_cnt[3]);


--DB1_reset_trigger_cnt[4] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4] at LC9_2_F2
--operation mode is counter

DB1_reset_trigger_cnt[4]_lut_out = DB1_reset_trigger_cnt[4] $ !DB1L73;
DB1_reset_trigger_cnt[4]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[4]_lut_out);
DB1_reset_trigger_cnt[4] = DFFE(DB1_reset_trigger_cnt[4]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L93 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]~COUT at LC9_2_F2
--operation mode is counter

DB1L93 = CARRY(DB1_reset_trigger_cnt[4] & !DB1L73);


--DB1_reset_trigger_cnt[5] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5] at LC10_2_F2
--operation mode is counter

DB1_reset_trigger_cnt[5]_lut_out = DB1_reset_trigger_cnt[5] $ DB1L93;
DB1_reset_trigger_cnt[5]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[5]_lut_out);
DB1_reset_trigger_cnt[5] = DFFE(DB1_reset_trigger_cnt[5]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L14 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]~COUT at LC10_2_F2
--operation mode is counter

DB1L14 = CARRY(!DB1L93 # !DB1_reset_trigger_cnt[5]);


--DB1_reset_trigger_cnt[6] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6] at LC1_4_F2
--operation mode is counter

DB1_reset_trigger_cnt[6]_lut_out = DB1_reset_trigger_cnt[6] $ !DB1L14;
DB1_reset_trigger_cnt[6]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[6]_lut_out);
DB1_reset_trigger_cnt[6] = DFFE(DB1_reset_trigger_cnt[6]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L34 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]~COUT at LC1_4_F2
--operation mode is counter

DB1L34 = CARRY(DB1_reset_trigger_cnt[6] & !DB1L14);


--DB1_reset_trigger_cnt[7] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7] at LC2_4_F2
--operation mode is counter

DB1_reset_trigger_cnt[7]_lut_out = DB1_reset_trigger_cnt[7] $ DB1L34;
DB1_reset_trigger_cnt[7]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[7]_lut_out);
DB1_reset_trigger_cnt[7] = DFFE(DB1_reset_trigger_cnt[7]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L54 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]~COUT at LC2_4_F2
--operation mode is counter

DB1L54 = CARRY(!DB1L34 # !DB1_reset_trigger_cnt[7]);


--DB1_reset_trigger_cnt[8] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8] at LC3_4_F2
--operation mode is counter

DB1_reset_trigger_cnt[8]_lut_out = DB1_reset_trigger_cnt[8] $ !DB1L54;
DB1_reset_trigger_cnt[8]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[8]_lut_out);
DB1_reset_trigger_cnt[8] = DFFE(DB1_reset_trigger_cnt[8]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L74 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]~COUT at LC3_4_F2
--operation mode is counter

DB1L74 = CARRY(DB1_reset_trigger_cnt[8] & !DB1L54);


--DB1_reset_trigger_cnt[9] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9] at LC4_4_F2
--operation mode is counter

DB1_reset_trigger_cnt[9]_lut_out = DB1_reset_trigger_cnt[9] $ DB1L74;
DB1_reset_trigger_cnt[9]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[9]_lut_out);
DB1_reset_trigger_cnt[9] = DFFE(DB1_reset_trigger_cnt[9]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L94 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]~COUT at LC4_4_F2
--operation mode is counter

DB1L94 = CARRY(!DB1L74 # !DB1_reset_trigger_cnt[9]);


--DB1_reset_trigger_cnt[10] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10] at LC5_4_F2
--operation mode is counter

DB1_reset_trigger_cnt[10]_lut_out = DB1_reset_trigger_cnt[10] $ !DB1L94;
DB1_reset_trigger_cnt[10]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[10]_lut_out);
DB1_reset_trigger_cnt[10] = DFFE(DB1_reset_trigger_cnt[10]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L15 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]~COUT at LC5_4_F2
--operation mode is counter

DB1L15 = CARRY(DB1_reset_trigger_cnt[10] & !DB1L94);


--DB1_reset_trigger_cnt[11] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[11] at LC6_4_F2
--operation mode is normal

DB1_reset_trigger_cnt[11]_lut_out = DB1_reset_trigger_cnt[11] $ DB1L15;
DB1_reset_trigger_cnt[11]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[11]_lut_out);
DB1_reset_trigger_cnt[11] = DFFE(DB1_reset_trigger_cnt[11]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--DB2_reset_trigger_cnt[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0] at LC5_9_U2
--operation mode is counter

DB2_reset_trigger_cnt[0]_lut_out = !DB2_reset_trigger_cnt[0];
DB2_reset_trigger_cnt[0]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[0]_lut_out);
DB2_reset_trigger_cnt[0] = DFFE(DB2_reset_trigger_cnt[0]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L13 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]~COUT at LC5_9_U2
--operation mode is counter

DB2L13 = CARRY(!DB2_reset_trigger_cnt[0]);


--DB2_reset_trigger_cnt[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1] at LC6_9_U2
--operation mode is counter

DB2_reset_trigger_cnt[1]_lut_out = DB2_reset_trigger_cnt[1] $ DB2L13;
DB2_reset_trigger_cnt[1]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[1]_lut_out);
DB2_reset_trigger_cnt[1] = DFFE(DB2_reset_trigger_cnt[1]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L33 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]~COUT at LC6_9_U2
--operation mode is counter

DB2L33 = CARRY(!DB2L13 # !DB2_reset_trigger_cnt[1]);


--DB2_reset_trigger_cnt[2] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2] at LC7_9_U2
--operation mode is counter

DB2_reset_trigger_cnt[2]_lut_out = DB2_reset_trigger_cnt[2] $ !DB2L33;
DB2_reset_trigger_cnt[2]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[2]_lut_out);
DB2_reset_trigger_cnt[2] = DFFE(DB2_reset_trigger_cnt[2]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L53 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]~COUT at LC7_9_U2
--operation mode is counter

DB2L53 = CARRY(DB2_reset_trigger_cnt[2] & !DB2L33);


--DB2_reset_trigger_cnt[3] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3] at LC8_9_U2
--operation mode is counter

DB2_reset_trigger_cnt[3]_lut_out = DB2_reset_trigger_cnt[3] $ DB2L53;
DB2_reset_trigger_cnt[3]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[3]_lut_out);
DB2_reset_trigger_cnt[3] = DFFE(DB2_reset_trigger_cnt[3]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L73 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]~COUT at LC8_9_U2
--operation mode is counter

DB2L73 = CARRY(!DB2L53 # !DB2_reset_trigger_cnt[3]);


--DB2_reset_trigger_cnt[4] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4] at LC9_9_U2
--operation mode is counter

DB2_reset_trigger_cnt[4]_lut_out = DB2_reset_trigger_cnt[4] $ !DB2L73;
DB2_reset_trigger_cnt[4]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[4]_lut_out);
DB2_reset_trigger_cnt[4] = DFFE(DB2_reset_trigger_cnt[4]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L93 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]~COUT at LC9_9_U2
--operation mode is counter

DB2L93 = CARRY(DB2_reset_trigger_cnt[4] & !DB2L73);


--DB2_reset_trigger_cnt[5] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5] at LC10_9_U2
--operation mode is counter

DB2_reset_trigger_cnt[5]_lut_out = DB2_reset_trigger_cnt[5] $ DB2L93;
DB2_reset_trigger_cnt[5]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[5]_lut_out);
DB2_reset_trigger_cnt[5] = DFFE(DB2_reset_trigger_cnt[5]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L14 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]~COUT at LC10_9_U2
--operation mode is counter

DB2L14 = CARRY(!DB2L93 # !DB2_reset_trigger_cnt[5]);


--DB2_reset_trigger_cnt[6] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6] at LC1_11_U2
--operation mode is counter

DB2_reset_trigger_cnt[6]_lut_out = DB2_reset_trigger_cnt[6] $ !DB2L14;
DB2_reset_trigger_cnt[6]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[6]_lut_out);
DB2_reset_trigger_cnt[6] = DFFE(DB2_reset_trigger_cnt[6]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L34 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]~COUT at LC1_11_U2
--operation mode is counter

DB2L34 = CARRY(DB2_reset_trigger_cnt[6] & !DB2L14);


--DB2_reset_trigger_cnt[7] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7] at LC2_11_U2
--operation mode is counter

DB2_reset_trigger_cnt[7]_lut_out = DB2_reset_trigger_cnt[7] $ DB2L34;
DB2_reset_trigger_cnt[7]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[7]_lut_out);
DB2_reset_trigger_cnt[7] = DFFE(DB2_reset_trigger_cnt[7]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L54 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]~COUT at LC2_11_U2
--operation mode is counter

DB2L54 = CARRY(!DB2L34 # !DB2_reset_trigger_cnt[7]);


--DB2_reset_trigger_cnt[8] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8] at LC3_11_U2
--operation mode is counter

DB2_reset_trigger_cnt[8]_lut_out = DB2_reset_trigger_cnt[8] $ !DB2L54;
DB2_reset_trigger_cnt[8]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[8]_lut_out);
DB2_reset_trigger_cnt[8] = DFFE(DB2_reset_trigger_cnt[8]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L74 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]~COUT at LC3_11_U2
--operation mode is counter

DB2L74 = CARRY(DB2_reset_trigger_cnt[8] & !DB2L54);


--DB2_reset_trigger_cnt[9] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9] at LC4_11_U2
--operation mode is counter

DB2_reset_trigger_cnt[9]_lut_out = DB2_reset_trigger_cnt[9] $ DB2L74;
DB2_reset_trigger_cnt[9]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[9]_lut_out);
DB2_reset_trigger_cnt[9] = DFFE(DB2_reset_trigger_cnt[9]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L94 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]~COUT at LC4_11_U2
--operation mode is counter

DB2L94 = CARRY(!DB2L74 # !DB2_reset_trigger_cnt[9]);


--DB2_reset_trigger_cnt[10] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10] at LC5_11_U2
--operation mode is counter

DB2_reset_trigger_cnt[10]_lut_out = DB2_reset_trigger_cnt[10] $ !DB2L94;
DB2_reset_trigger_cnt[10]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[10]_lut_out);
DB2_reset_trigger_cnt[10] = DFFE(DB2_reset_trigger_cnt[10]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L15 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]~COUT at LC5_11_U2
--operation mode is counter

DB2L15 = CARRY(DB2_reset_trigger_cnt[10] & !DB2L94);


--DB2_reset_trigger_cnt[11] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[11] at LC6_11_U2
--operation mode is normal

DB2_reset_trigger_cnt[11]_lut_out = DB2_reset_trigger_cnt[11] $ DB2L15;
DB2_reset_trigger_cnt[11]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[11]_lut_out);
DB2_reset_trigger_cnt[11] = DFFE(DB2_reset_trigger_cnt[11]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--XB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1 at LC1_5_W1
--operation mode is arithmetic

XB1L87 = XB1_adc_pipe[0][2] $ XB1_adc_pipe[0][3];

--XB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1COUT at LC1_5_W1
--operation mode is arithmetic

XB1L97 = CARRY(XB1_adc_pipe[0][2] & XB1_adc_pipe[0][3]);


--XB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2 at LC2_5_W1
--operation mode is arithmetic

XB1L08 = XB1_adc_pipe[1][2] $ XB1_adc_pipe[1][3] $ XB1L97;

--XB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2COUT at LC2_5_W1
--operation mode is arithmetic

XB1L18 = CARRY(XB1_adc_pipe[1][2] & !XB1_adc_pipe[1][3] & !XB1L97 # !XB1_adc_pipe[1][2] & (!XB1L97 # !XB1_adc_pipe[1][3]));


--XB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3 at LC3_5_W1
--operation mode is arithmetic

XB1L28 = XB1_adc_pipe[2][2] $ XB1_adc_pipe[2][3] $ !XB1L18;

--XB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3COUT at LC3_5_W1
--operation mode is arithmetic

XB1L38 = CARRY(XB1_adc_pipe[2][2] & (XB1_adc_pipe[2][3] # !XB1L18) # !XB1_adc_pipe[2][2] & XB1_adc_pipe[2][3] & !XB1L18);


--XB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4 at LC4_5_W1
--operation mode is arithmetic

XB1L48 = XB1_adc_pipe[3][2] $ XB1_adc_pipe[3][3] $ XB1L38;

--XB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4COUT at LC4_5_W1
--operation mode is arithmetic

XB1L58 = CARRY(XB1_adc_pipe[3][2] & !XB1_adc_pipe[3][3] & !XB1L38 # !XB1_adc_pipe[3][2] & (!XB1L38 # !XB1_adc_pipe[3][3]));


--XB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5 at LC5_5_W1
--operation mode is arithmetic

XB1L68 = XB1_adc_pipe[4][2] $ XB1_adc_pipe[4][3] $ !XB1L58;

--XB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5COUT at LC5_5_W1
--operation mode is arithmetic

XB1L78 = CARRY(XB1_adc_pipe[4][2] & (XB1_adc_pipe[4][3] # !XB1L58) # !XB1_adc_pipe[4][2] & XB1_adc_pipe[4][3] & !XB1L58);


--XB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6 at LC6_5_W1
--operation mode is arithmetic

XB1L88 = XB1_adc_pipe[5][2] $ XB1_adc_pipe[5][3] $ XB1L78;

--XB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6COUT at LC6_5_W1
--operation mode is arithmetic

XB1L98 = CARRY(XB1_adc_pipe[5][2] & !XB1_adc_pipe[5][3] & !XB1L78 # !XB1_adc_pipe[5][2] & (!XB1L78 # !XB1_adc_pipe[5][3]));


--XB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7 at LC7_5_W1
--operation mode is arithmetic

XB1L09 = XB1_adc_pipe[6][2] $ XB1_adc_pipe[6][3] $ !XB1L98;

--XB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7COUT at LC7_5_W1
--operation mode is arithmetic

XB1L19 = CARRY(XB1_adc_pipe[6][2] & (XB1_adc_pipe[6][3] # !XB1L98) # !XB1_adc_pipe[6][2] & XB1_adc_pipe[6][3] & !XB1L98);


--XB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8 at LC8_5_W1
--operation mode is arithmetic

XB1L29 = XB1_adc_pipe[7][2] $ XB1_adc_pipe[7][3] $ XB1L19;

--XB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8COUT at LC8_5_W1
--operation mode is arithmetic

XB1L39 = CARRY(XB1_adc_pipe[7][2] & !XB1_adc_pipe[7][3] & !XB1L19 # !XB1_adc_pipe[7][2] & (!XB1L19 # !XB1_adc_pipe[7][3]));


--XB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~9 at LC9_5_W1
--operation mode is normal

XB1L49 = !XB1L39;


--Q1_OneSPEreset_cnt[0] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[0] at LC3_13_O2
--operation mode is counter

Q1_OneSPEreset_cnt[0]_lut_out = !Q1_OneSPEreset_cnt[0];
Q1_OneSPEreset_cnt[0]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[0]_lut_out);
Q1_OneSPEreset_cnt[0] = DFFE(Q1_OneSPEreset_cnt[0]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L771 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[0]~COUT at LC3_13_O2
--operation mode is counter

Q1L771 = CARRY(!Q1_OneSPEreset_cnt[0]);


--Q1_OneSPEreset_cnt[1] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[1] at LC4_13_O2
--operation mode is counter

Q1_OneSPEreset_cnt[1]_lut_out = Q1_OneSPEreset_cnt[1] $ Q1L771;
Q1_OneSPEreset_cnt[1]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[1]_lut_out);
Q1_OneSPEreset_cnt[1] = DFFE(Q1_OneSPEreset_cnt[1]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L971 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[1]~COUT at LC4_13_O2
--operation mode is counter

Q1L971 = CARRY(!Q1L771 # !Q1_OneSPEreset_cnt[1]);


--Q1_OneSPEreset_cnt[2] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[2] at LC5_13_O2
--operation mode is counter

Q1_OneSPEreset_cnt[2]_lut_out = Q1_OneSPEreset_cnt[2] $ !Q1L971;
Q1_OneSPEreset_cnt[2]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[2]_lut_out);
Q1_OneSPEreset_cnt[2] = DFFE(Q1_OneSPEreset_cnt[2]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L181 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[2]~COUT at LC5_13_O2
--operation mode is counter

Q1L181 = CARRY(Q1_OneSPEreset_cnt[2] & !Q1L971);


--Q1_OneSPEreset_cnt[3] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[3] at LC6_13_O2
--operation mode is counter

Q1_OneSPEreset_cnt[3]_lut_out = Q1_OneSPEreset_cnt[3] $ Q1L181;
Q1_OneSPEreset_cnt[3]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[3]_lut_out);
Q1_OneSPEreset_cnt[3] = DFFE(Q1_OneSPEreset_cnt[3]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L381 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[3]~COUT at LC6_13_O2
--operation mode is counter

Q1L381 = CARRY(!Q1L181 # !Q1_OneSPEreset_cnt[3]);


--Q1_OneSPEreset_cnt[4] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[4] at LC7_13_O2
--operation mode is counter

Q1_OneSPEreset_cnt[4]_lut_out = Q1_OneSPEreset_cnt[4] $ !Q1L381;
Q1_OneSPEreset_cnt[4]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[4]_lut_out);
Q1_OneSPEreset_cnt[4] = DFFE(Q1_OneSPEreset_cnt[4]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L581 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[4]~COUT at LC7_13_O2
--operation mode is counter

Q1L581 = CARRY(Q1_OneSPEreset_cnt[4] & !Q1L381);


--Q1_OneSPEreset_cnt[5] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[5] at LC8_13_O2
--operation mode is counter

Q1_OneSPEreset_cnt[5]_lut_out = Q1_OneSPEreset_cnt[5] $ Q1L581;
Q1_OneSPEreset_cnt[5]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[5]_lut_out);
Q1_OneSPEreset_cnt[5] = DFFE(Q1_OneSPEreset_cnt[5]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L781 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[5]~COUT at LC8_13_O2
--operation mode is counter

Q1L781 = CARRY(!Q1L581 # !Q1_OneSPEreset_cnt[5]);


--Q1_OneSPEreset_cnt[6] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[6] at LC9_13_O2
--operation mode is counter

Q1_OneSPEreset_cnt[6]_lut_out = Q1_OneSPEreset_cnt[6] $ !Q1L781;
Q1_OneSPEreset_cnt[6]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[6]_lut_out);
Q1_OneSPEreset_cnt[6] = DFFE(Q1_OneSPEreset_cnt[6]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L981 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[6]~COUT at LC9_13_O2
--operation mode is counter

Q1L981 = CARRY(Q1_OneSPEreset_cnt[6] & !Q1L781);


--Q1_OneSPEreset_cnt[7] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[7] at LC10_13_O2
--operation mode is counter

Q1_OneSPEreset_cnt[7]_lut_out = Q1_OneSPEreset_cnt[7] $ Q1L981;
Q1_OneSPEreset_cnt[7]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[7]_lut_out);
Q1_OneSPEreset_cnt[7] = DFFE(Q1_OneSPEreset_cnt[7]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L191 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[7]~COUT at LC10_13_O2
--operation mode is counter

Q1L191 = CARRY(!Q1L981 # !Q1_OneSPEreset_cnt[7]);


--Q1_OneSPEreset_cnt[8] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[8] at LC1_15_O2
--operation mode is counter

Q1_OneSPEreset_cnt[8]_lut_out = Q1_OneSPEreset_cnt[8] $ !Q1L191;
Q1_OneSPEreset_cnt[8]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[8]_lut_out);
Q1_OneSPEreset_cnt[8] = DFFE(Q1_OneSPEreset_cnt[8]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L391 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[8]~COUT at LC1_15_O2
--operation mode is counter

Q1L391 = CARRY(Q1_OneSPEreset_cnt[8] & !Q1L191);


--Q1_OneSPEreset_cnt[9] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[9] at LC2_15_O2
--operation mode is counter

Q1_OneSPEreset_cnt[9]_lut_out = Q1_OneSPEreset_cnt[9] $ Q1L391;
Q1_OneSPEreset_cnt[9]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[9]_lut_out);
Q1_OneSPEreset_cnt[9] = DFFE(Q1_OneSPEreset_cnt[9]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L591 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[9]~COUT at LC2_15_O2
--operation mode is counter

Q1L591 = CARRY(!Q1L391 # !Q1_OneSPEreset_cnt[9]);


--Q1_OneSPEreset_cnt[10] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[10] at LC3_15_O2
--operation mode is counter

Q1_OneSPEreset_cnt[10]_lut_out = Q1_OneSPEreset_cnt[10] $ !Q1L591;
Q1_OneSPEreset_cnt[10]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[10]_lut_out);
Q1_OneSPEreset_cnt[10] = DFFE(Q1_OneSPEreset_cnt[10]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L791 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[10]~COUT at LC3_15_O2
--operation mode is counter

Q1L791 = CARRY(Q1_OneSPEreset_cnt[10] & !Q1L591);


--Q1_OneSPEreset_cnt[11] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[11] at LC4_15_O2
--operation mode is counter

Q1_OneSPEreset_cnt[11]_lut_out = Q1_OneSPEreset_cnt[11] $ Q1L791;
Q1_OneSPEreset_cnt[11]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[11]_lut_out);
Q1_OneSPEreset_cnt[11] = DFFE(Q1_OneSPEreset_cnt[11]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L991 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[11]~COUT at LC4_15_O2
--operation mode is counter

Q1L991 = CARRY(!Q1L791 # !Q1_OneSPEreset_cnt[11]);


--Q1_OneSPEreset_cnt[12] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[12] at LC5_15_O2
--operation mode is counter

Q1_OneSPEreset_cnt[12]_lut_out = Q1_OneSPEreset_cnt[12] $ !Q1L991;
Q1_OneSPEreset_cnt[12]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[12]_lut_out);
Q1_OneSPEreset_cnt[12] = DFFE(Q1_OneSPEreset_cnt[12]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L102 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[12]~COUT at LC5_15_O2
--operation mode is counter

Q1L102 = CARRY(Q1_OneSPEreset_cnt[12] & !Q1L991);


--Q1_OneSPEreset_cnt[13] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[13] at LC6_15_O2
--operation mode is counter

Q1_OneSPEreset_cnt[13]_lut_out = Q1_OneSPEreset_cnt[13] $ Q1L102;
Q1_OneSPEreset_cnt[13]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[13]_lut_out);
Q1_OneSPEreset_cnt[13] = DFFE(Q1_OneSPEreset_cnt[13]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L302 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[13]~COUT at LC6_15_O2
--operation mode is counter

Q1L302 = CARRY(!Q1L102 # !Q1_OneSPEreset_cnt[13]);


--Q1_OneSPEreset_cnt[14] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[14] at LC7_15_O2
--operation mode is counter

Q1_OneSPEreset_cnt[14]_lut_out = Q1_OneSPEreset_cnt[14] $ !Q1L302;
Q1_OneSPEreset_cnt[14]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[14]_lut_out);
Q1_OneSPEreset_cnt[14] = DFFE(Q1_OneSPEreset_cnt[14]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L502 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[14]~COUT at LC7_15_O2
--operation mode is counter

Q1L502 = CARRY(Q1_OneSPEreset_cnt[14] & !Q1L302);


--Q1_OneSPEreset_cnt[15] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[15] at LC8_15_O2
--operation mode is counter

Q1_OneSPEreset_cnt[15]_lut_out = Q1_OneSPEreset_cnt[15] $ Q1L502;
Q1_OneSPEreset_cnt[15]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[15]_lut_out);
Q1_OneSPEreset_cnt[15] = DFFE(Q1_OneSPEreset_cnt[15]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L702 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[15]~COUT at LC8_15_O2
--operation mode is counter

Q1L702 = CARRY(!Q1L502 # !Q1_OneSPEreset_cnt[15]);


--Q1_OneSPEreset_cnt[16] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[16] at LC9_15_O2
--operation mode is normal

Q1_OneSPEreset_cnt[16]_lut_out = Q1_OneSPEreset_cnt[16] $ !Q1L702;
Q1_OneSPEreset_cnt[16]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[16]_lut_out);
Q1_OneSPEreset_cnt[16] = DFFE(Q1_OneSPEreset_cnt[16]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPEreset_cnt[0] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[0] at LC3_2_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[0]_lut_out = !Q1_MultiSPEreset_cnt[0];
Q1_MultiSPEreset_cnt[0]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[0]_lut_out);
Q1_MultiSPEreset_cnt[0] = DFFE(Q1_MultiSPEreset_cnt[0]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L121 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[0]~COUT at LC3_2_E2
--operation mode is counter

Q1L121 = CARRY(!Q1_MultiSPEreset_cnt[0]);


--Q1_MultiSPEreset_cnt[1] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[1] at LC4_2_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[1]_lut_out = Q1_MultiSPEreset_cnt[1] $ Q1L121;
Q1_MultiSPEreset_cnt[1]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[1]_lut_out);
Q1_MultiSPEreset_cnt[1] = DFFE(Q1_MultiSPEreset_cnt[1]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L321 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[1]~COUT at LC4_2_E2
--operation mode is counter

Q1L321 = CARRY(!Q1L121 # !Q1_MultiSPEreset_cnt[1]);


--Q1_MultiSPEreset_cnt[2] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[2] at LC5_2_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[2]_lut_out = Q1_MultiSPEreset_cnt[2] $ !Q1L321;
Q1_MultiSPEreset_cnt[2]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[2]_lut_out);
Q1_MultiSPEreset_cnt[2] = DFFE(Q1_MultiSPEreset_cnt[2]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L521 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[2]~COUT at LC5_2_E2
--operation mode is counter

Q1L521 = CARRY(Q1_MultiSPEreset_cnt[2] & !Q1L321);


--Q1_MultiSPEreset_cnt[3] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[3] at LC6_2_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[3]_lut_out = Q1_MultiSPEreset_cnt[3] $ Q1L521;
Q1_MultiSPEreset_cnt[3]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[3]_lut_out);
Q1_MultiSPEreset_cnt[3] = DFFE(Q1_MultiSPEreset_cnt[3]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L721 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[3]~COUT at LC6_2_E2
--operation mode is counter

Q1L721 = CARRY(!Q1L521 # !Q1_MultiSPEreset_cnt[3]);


--Q1_MultiSPEreset_cnt[4] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[4] at LC7_2_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[4]_lut_out = Q1_MultiSPEreset_cnt[4] $ !Q1L721;
Q1_MultiSPEreset_cnt[4]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[4]_lut_out);
Q1_MultiSPEreset_cnt[4] = DFFE(Q1_MultiSPEreset_cnt[4]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L921 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[4]~COUT at LC7_2_E2
--operation mode is counter

Q1L921 = CARRY(Q1_MultiSPEreset_cnt[4] & !Q1L721);


--Q1_MultiSPEreset_cnt[5] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[5] at LC8_2_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[5]_lut_out = Q1_MultiSPEreset_cnt[5] $ Q1L921;
Q1_MultiSPEreset_cnt[5]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[5]_lut_out);
Q1_MultiSPEreset_cnt[5] = DFFE(Q1_MultiSPEreset_cnt[5]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L131 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[5]~COUT at LC8_2_E2
--operation mode is counter

Q1L131 = CARRY(!Q1L921 # !Q1_MultiSPEreset_cnt[5]);


--Q1_MultiSPEreset_cnt[6] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[6] at LC9_2_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[6]_lut_out = Q1_MultiSPEreset_cnt[6] $ !Q1L131;
Q1_MultiSPEreset_cnt[6]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[6]_lut_out);
Q1_MultiSPEreset_cnt[6] = DFFE(Q1_MultiSPEreset_cnt[6]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L331 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[6]~COUT at LC9_2_E2
--operation mode is counter

Q1L331 = CARRY(Q1_MultiSPEreset_cnt[6] & !Q1L131);


--Q1_MultiSPEreset_cnt[7] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[7] at LC10_2_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[7]_lut_out = Q1_MultiSPEreset_cnt[7] $ Q1L331;
Q1_MultiSPEreset_cnt[7]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[7]_lut_out);
Q1_MultiSPEreset_cnt[7] = DFFE(Q1_MultiSPEreset_cnt[7]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L531 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[7]~COUT at LC10_2_E2
--operation mode is counter

Q1L531 = CARRY(!Q1L331 # !Q1_MultiSPEreset_cnt[7]);


--Q1_MultiSPEreset_cnt[8] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[8] at LC1_4_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[8]_lut_out = Q1_MultiSPEreset_cnt[8] $ !Q1L531;
Q1_MultiSPEreset_cnt[8]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[8]_lut_out);
Q1_MultiSPEreset_cnt[8] = DFFE(Q1_MultiSPEreset_cnt[8]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L731 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[8]~COUT at LC1_4_E2
--operation mode is counter

Q1L731 = CARRY(Q1_MultiSPEreset_cnt[8] & !Q1L531);


--Q1_MultiSPEreset_cnt[9] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[9] at LC2_4_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[9]_lut_out = Q1_MultiSPEreset_cnt[9] $ Q1L731;
Q1_MultiSPEreset_cnt[9]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[9]_lut_out);
Q1_MultiSPEreset_cnt[9] = DFFE(Q1_MultiSPEreset_cnt[9]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L931 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[9]~COUT at LC2_4_E2
--operation mode is counter

Q1L931 = CARRY(!Q1L731 # !Q1_MultiSPEreset_cnt[9]);


--Q1_MultiSPEreset_cnt[10] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[10] at LC3_4_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[10]_lut_out = Q1_MultiSPEreset_cnt[10] $ !Q1L931;
Q1_MultiSPEreset_cnt[10]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[10]_lut_out);
Q1_MultiSPEreset_cnt[10] = DFFE(Q1_MultiSPEreset_cnt[10]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L141 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[10]~COUT at LC3_4_E2
--operation mode is counter

Q1L141 = CARRY(Q1_MultiSPEreset_cnt[10] & !Q1L931);


--Q1_MultiSPEreset_cnt[11] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[11] at LC4_4_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[11]_lut_out = Q1_MultiSPEreset_cnt[11] $ Q1L141;
Q1_MultiSPEreset_cnt[11]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[11]_lut_out);
Q1_MultiSPEreset_cnt[11] = DFFE(Q1_MultiSPEreset_cnt[11]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L341 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[11]~COUT at LC4_4_E2
--operation mode is counter

Q1L341 = CARRY(!Q1L141 # !Q1_MultiSPEreset_cnt[11]);


--Q1_MultiSPEreset_cnt[12] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[12] at LC5_4_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[12]_lut_out = Q1_MultiSPEreset_cnt[12] $ !Q1L341;
Q1_MultiSPEreset_cnt[12]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[12]_lut_out);
Q1_MultiSPEreset_cnt[12] = DFFE(Q1_MultiSPEreset_cnt[12]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L541 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[12]~COUT at LC5_4_E2
--operation mode is counter

Q1L541 = CARRY(Q1_MultiSPEreset_cnt[12] & !Q1L341);


--Q1_MultiSPEreset_cnt[13] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[13] at LC6_4_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[13]_lut_out = Q1_MultiSPEreset_cnt[13] $ Q1L541;
Q1_MultiSPEreset_cnt[13]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[13]_lut_out);
Q1_MultiSPEreset_cnt[13] = DFFE(Q1_MultiSPEreset_cnt[13]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L741 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[13]~COUT at LC6_4_E2
--operation mode is counter

Q1L741 = CARRY(!Q1L541 # !Q1_MultiSPEreset_cnt[13]);


--Q1_MultiSPEreset_cnt[14] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[14] at LC7_4_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[14]_lut_out = Q1_MultiSPEreset_cnt[14] $ !Q1L741;
Q1_MultiSPEreset_cnt[14]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[14]_lut_out);
Q1_MultiSPEreset_cnt[14] = DFFE(Q1_MultiSPEreset_cnt[14]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L941 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[14]~COUT at LC7_4_E2
--operation mode is counter

Q1L941 = CARRY(Q1_MultiSPEreset_cnt[14] & !Q1L741);


--Q1_MultiSPEreset_cnt[15] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[15] at LC8_4_E2
--operation mode is counter

Q1_MultiSPEreset_cnt[15]_lut_out = Q1_MultiSPEreset_cnt[15] $ Q1L941;
Q1_MultiSPEreset_cnt[15]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[15]_lut_out);
Q1_MultiSPEreset_cnt[15] = DFFE(Q1_MultiSPEreset_cnt[15]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L151 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[15]~COUT at LC8_4_E2
--operation mode is counter

Q1L151 = CARRY(!Q1L941 # !Q1_MultiSPEreset_cnt[15]);


--Q1_MultiSPEreset_cnt[16] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[16] at LC9_4_E2
--operation mode is normal

Q1_MultiSPEreset_cnt[16]_lut_out = Q1_MultiSPEreset_cnt[16] $ !Q1L151;
Q1_MultiSPEreset_cnt[16]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[16]_lut_out);
Q1_MultiSPEreset_cnt[16] = DFFE(Q1_MultiSPEreset_cnt[16]_sload_eqn, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--XB1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4 at LC2_3_W1
--operation mode is arithmetic

XB1L06 = XB1_adc_pipe[0][1] $ XB1_adc_pipe[0][0];

--XB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4COUT at LC2_3_W1
--operation mode is arithmetic

XB1L16 = CARRY(XB1_adc_pipe[0][1] & XB1_adc_pipe[0][0]);


--XB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5 at LC3_3_W1
--operation mode is arithmetic

XB1L26 = XB1_adc_pipe[1][0] $ XB1_adc_pipe[1][1] $ XB1L16;

--XB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5COUT at LC3_3_W1
--operation mode is arithmetic

XB1L36 = CARRY(XB1_adc_pipe[1][0] & !XB1_adc_pipe[1][1] & !XB1L16 # !XB1_adc_pipe[1][0] & (!XB1L16 # !XB1_adc_pipe[1][1]));


--XB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6 at LC4_3_W1
--operation mode is arithmetic

XB1L46 = XB1_adc_pipe[2][1] $ XB1_adc_pipe[2][0] $ !XB1L36;

--XB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6COUT at LC4_3_W1
--operation mode is arithmetic

XB1L56 = CARRY(XB1_adc_pipe[2][1] & (XB1_adc_pipe[2][0] # !XB1L36) # !XB1_adc_pipe[2][1] & XB1_adc_pipe[2][0] & !XB1L36);


--XB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7 at LC5_3_W1
--operation mode is arithmetic

XB1L66 = XB1_adc_pipe[3][0] $ XB1_adc_pipe[3][1] $ XB1L56;

--XB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7COUT at LC5_3_W1
--operation mode is arithmetic

XB1L76 = CARRY(XB1_adc_pipe[3][0] & !XB1_adc_pipe[3][1] & !XB1L56 # !XB1_adc_pipe[3][0] & (!XB1L56 # !XB1_adc_pipe[3][1]));


--XB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8 at LC6_3_W1
--operation mode is arithmetic

XB1L86 = XB1_adc_pipe[4][1] $ XB1_adc_pipe[4][0] $ !XB1L76;

--XB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8COUT at LC6_3_W1
--operation mode is arithmetic

XB1L96 = CARRY(XB1_adc_pipe[4][1] & (XB1_adc_pipe[4][0] # !XB1L76) # !XB1_adc_pipe[4][1] & XB1_adc_pipe[4][0] & !XB1L76);


--XB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9 at LC7_3_W1
--operation mode is arithmetic

XB1L07 = XB1_adc_pipe[5][0] $ XB1_adc_pipe[5][1] $ XB1L96;

--XB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9COUT at LC7_3_W1
--operation mode is arithmetic

XB1L17 = CARRY(XB1_adc_pipe[5][0] & !XB1_adc_pipe[5][1] & !XB1L96 # !XB1_adc_pipe[5][0] & (!XB1L96 # !XB1_adc_pipe[5][1]));


--XB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10 at LC8_3_W1
--operation mode is arithmetic

XB1L27 = XB1_adc_pipe[6][1] $ XB1_adc_pipe[6][0] $ !XB1L17;

--XB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10COUT at LC8_3_W1
--operation mode is arithmetic

XB1L37 = CARRY(XB1_adc_pipe[6][1] & (XB1_adc_pipe[6][0] # !XB1L17) # !XB1_adc_pipe[6][1] & XB1_adc_pipe[6][0] & !XB1L17);


--XB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11 at LC9_3_W1
--operation mode is arithmetic

XB1L47 = XB1_adc_pipe[7][0] $ XB1_adc_pipe[7][1] $ XB1L37;

--XB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11COUT at LC9_3_W1
--operation mode is arithmetic

XB1L57 = CARRY(XB1_adc_pipe[7][0] & !XB1_adc_pipe[7][1] & !XB1L37 # !XB1_adc_pipe[7][0] & (!XB1L37 # !XB1_adc_pipe[7][1]));


--XB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~12 at LC10_3_W1
--operation mode is normal

XB1L67 = !XB1L57;


--XB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~13 at LC3_14_W1
--operation mode is normal

XB1L77 = GND;


--JB42_sload_path[30] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[30] at LC1_7_J4
--operation mode is normal

JB42_sload_path[30]_lut_out = JB42L16 $ !JB42_sload_path[30];
JB42_sload_path[30]_reg_input = Y1_command_2_local[24] & JB42_sload_path[30]_lut_out;
JB42_sload_path[30] = DFFE(JB42_sload_path[30]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--JB42_sload_path[29] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[29] at LC10_5_J4
--operation mode is counter

JB42_sload_path[29]_lut_out = JB42_sload_path[29] $ JB42L95;
JB42_sload_path[29]_reg_input = Y1_command_2_local[24] & JB42_sload_path[29]_lut_out;
JB42_sload_path[29] = DFFE(JB42_sload_path[29]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L16 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_5_J4
--operation mode is counter

JB42L16 = CARRY(!JB42L95 # !JB42_sload_path[29]);


--JB42_sload_path[28] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[28] at LC9_5_J4
--operation mode is counter

JB42_sload_path[28]_lut_out = JB42_sload_path[28] $ !JB42L75;
JB42_sload_path[28]_reg_input = Y1_command_2_local[24] & JB42_sload_path[28]_lut_out;
JB42_sload_path[28] = DFFE(JB42_sload_path[28]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L95 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_5_J4
--operation mode is counter

JB42L95 = CARRY(JB42_sload_path[28] & !JB42L75);


--JB42_sload_path[27] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[27] at LC8_5_J4
--operation mode is counter

JB42_sload_path[27]_lut_out = JB42_sload_path[27] $ JB42L55;
JB42_sload_path[27]_reg_input = Y1_command_2_local[24] & JB42_sload_path[27]_lut_out;
JB42_sload_path[27] = DFFE(JB42_sload_path[27]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L75 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_5_J4
--operation mode is counter

JB42L75 = CARRY(!JB42L55 # !JB42_sload_path[27]);


--JB42_sload_path[26] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[26] at LC7_5_J4
--operation mode is counter

JB42_sload_path[26]_lut_out = JB42_sload_path[26] $ !JB42L35;
JB42_sload_path[26]_reg_input = Y1_command_2_local[24] & JB42_sload_path[26]_lut_out;
JB42_sload_path[26] = DFFE(JB42_sload_path[26]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L55 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_5_J4
--operation mode is counter

JB42L55 = CARRY(JB42_sload_path[26] & !JB42L35);


--JB42_sload_path[25] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[25] at LC6_5_J4
--operation mode is counter

JB42_sload_path[25]_lut_out = JB42_sload_path[25] $ JB42L15;
JB42_sload_path[25]_reg_input = Y1_command_2_local[24] & JB42_sload_path[25]_lut_out;
JB42_sload_path[25] = DFFE(JB42_sload_path[25]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L35 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_5_J4
--operation mode is counter

JB42L35 = CARRY(!JB42L15 # !JB42_sload_path[25]);


--JB42_sload_path[24] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[24] at LC5_5_J4
--operation mode is counter

JB42_sload_path[24]_lut_out = JB42_sload_path[24] $ !JB42L94;
JB42_sload_path[24]_reg_input = Y1_command_2_local[24] & JB42_sload_path[24]_lut_out;
JB42_sload_path[24] = DFFE(JB42_sload_path[24]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L15 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_5_J4
--operation mode is counter

JB42L15 = CARRY(JB42_sload_path[24] & !JB42L94);


--JB42_sload_path[23] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[23] at LC4_5_J4
--operation mode is counter

JB42_sload_path[23]_lut_out = JB42_sload_path[23] $ JB42L74;
JB42_sload_path[23]_reg_input = Y1_command_2_local[24] & JB42_sload_path[23]_lut_out;
JB42_sload_path[23] = DFFE(JB42_sload_path[23]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L94 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_5_J4
--operation mode is counter

JB42L94 = CARRY(!JB42L74 # !JB42_sload_path[23]);


--JB42_sload_path[22] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[22] at LC3_5_J4
--operation mode is counter

JB42_sload_path[22]_lut_out = JB42_sload_path[22] $ !JB42L54;
JB42_sload_path[22]_reg_input = Y1_command_2_local[24] & JB42_sload_path[22]_lut_out;
JB42_sload_path[22] = DFFE(JB42_sload_path[22]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L74 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_5_J4
--operation mode is counter

JB42L74 = CARRY(JB42_sload_path[22] & !JB42L54);


--JB42_sload_path[21] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[21] at LC2_5_J4
--operation mode is counter

JB42_sload_path[21]_lut_out = JB42_sload_path[21] $ JB42L34;
JB42_sload_path[21]_reg_input = Y1_command_2_local[24] & JB42_sload_path[21]_lut_out;
JB42_sload_path[21] = DFFE(JB42_sload_path[21]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L54 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_5_J4
--operation mode is counter

JB42L54 = CARRY(!JB42L34 # !JB42_sload_path[21]);


--JB42_sload_path[20] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[20] at LC1_5_J4
--operation mode is counter

JB42_sload_path[20]_lut_out = JB42_sload_path[20] $ !JB42L14;
JB42_sload_path[20]_reg_input = Y1_command_2_local[24] & JB42_sload_path[20]_lut_out;
JB42_sload_path[20] = DFFE(JB42_sload_path[20]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L34 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_5_J4
--operation mode is counter

JB42L34 = CARRY(JB42_sload_path[20] & !JB42L14);


--JB42_sload_path[19] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[19] at LC10_3_J4
--operation mode is counter

JB42_sload_path[19]_lut_out = JB42_sload_path[19] $ JB42L93;
JB42_sload_path[19]_reg_input = Y1_command_2_local[24] & JB42_sload_path[19]_lut_out;
JB42_sload_path[19] = DFFE(JB42_sload_path[19]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L14 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_3_J4
--operation mode is counter

JB42L14 = CARRY(!JB42L93 # !JB42_sload_path[19]);


--JB42_sload_path[18] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[18] at LC9_3_J4
--operation mode is counter

JB42_sload_path[18]_lut_out = JB42_sload_path[18] $ !JB42L73;
JB42_sload_path[18]_reg_input = Y1_command_2_local[24] & JB42_sload_path[18]_lut_out;
JB42_sload_path[18] = DFFE(JB42_sload_path[18]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L93 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_3_J4
--operation mode is counter

JB42L93 = CARRY(JB42_sload_path[18] & !JB42L73);


--JB42_sload_path[17] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[17] at LC8_3_J4
--operation mode is counter

JB42_sload_path[17]_lut_out = JB42_sload_path[17] $ JB42L53;
JB42_sload_path[17]_reg_input = Y1_command_2_local[24] & JB42_sload_path[17]_lut_out;
JB42_sload_path[17] = DFFE(JB42_sload_path[17]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L73 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_3_J4
--operation mode is counter

JB42L73 = CARRY(!JB42L53 # !JB42_sload_path[17]);


--JB42_sload_path[16] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[16] at LC7_3_J4
--operation mode is counter

JB42_sload_path[16]_lut_out = JB42_sload_path[16] $ !JB42L33;
JB42_sload_path[16]_reg_input = Y1_command_2_local[24] & JB42_sload_path[16]_lut_out;
JB42_sload_path[16] = DFFE(JB42_sload_path[16]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L53 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_3_J4
--operation mode is counter

JB42L53 = CARRY(JB42_sload_path[16] & !JB42L33);


--JB42_sload_path[15] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[15] at LC6_3_J4
--operation mode is counter

JB42_sload_path[15]_lut_out = JB42_sload_path[15] $ JB42L13;
JB42_sload_path[15]_reg_input = Y1_command_2_local[24] & JB42_sload_path[15]_lut_out;
JB42_sload_path[15] = DFFE(JB42_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L33 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_3_J4
--operation mode is counter

JB42L33 = CARRY(!JB42L13 # !JB42_sload_path[15]);


--JB42_sload_path[14] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[14] at LC5_3_J4
--operation mode is counter

JB42_sload_path[14]_lut_out = JB42_sload_path[14] $ !JB42L92;
JB42_sload_path[14]_reg_input = Y1_command_2_local[24] & JB42_sload_path[14]_lut_out;
JB42_sload_path[14] = DFFE(JB42_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L13 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_J4
--operation mode is counter

JB42L13 = CARRY(JB42_sload_path[14] & !JB42L92);


--JB42_sload_path[13] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[13] at LC4_3_J4
--operation mode is counter

JB42_sload_path[13]_lut_out = JB42_sload_path[13] $ JB42L72;
JB42_sload_path[13]_reg_input = Y1_command_2_local[24] & JB42_sload_path[13]_lut_out;
JB42_sload_path[13] = DFFE(JB42_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L92 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_J4
--operation mode is counter

JB42L92 = CARRY(!JB42L72 # !JB42_sload_path[13]);


--JB42_sload_path[12] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[12] at LC3_3_J4
--operation mode is counter

JB42_sload_path[12]_lut_out = JB42_sload_path[12] $ !JB42L52;
JB42_sload_path[12]_reg_input = Y1_command_2_local[24] & JB42_sload_path[12]_lut_out;
JB42_sload_path[12] = DFFE(JB42_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L72 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_J4
--operation mode is counter

JB42L72 = CARRY(JB42_sload_path[12] & !JB42L52);


--JB42_sload_path[11] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[11] at LC2_3_J4
--operation mode is counter

JB42_sload_path[11]_lut_out = JB42_sload_path[11] $ JB42L32;
JB42_sload_path[11]_reg_input = Y1_command_2_local[24] & JB42_sload_path[11]_lut_out;
JB42_sload_path[11] = DFFE(JB42_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L52 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_J4
--operation mode is counter

JB42L52 = CARRY(!JB42L32 # !JB42_sload_path[11]);


--JB42_sload_path[10] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[10] at LC1_3_J4
--operation mode is counter

JB42_sload_path[10]_lut_out = JB42_sload_path[10] $ !JB42L12;
JB42_sload_path[10]_reg_input = Y1_command_2_local[24] & JB42_sload_path[10]_lut_out;
JB42_sload_path[10] = DFFE(JB42_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L32 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_J4
--operation mode is counter

JB42L32 = CARRY(JB42_sload_path[10] & !JB42L12);


--JB42_sload_path[9] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[9] at LC10_1_J4
--operation mode is counter

JB42_sload_path[9]_lut_out = JB42_sload_path[9] $ JB42L91;
JB42_sload_path[9]_reg_input = Y1_command_2_local[24] & JB42_sload_path[9]_lut_out;
JB42_sload_path[9] = DFFE(JB42_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L12 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_J4
--operation mode is counter

JB42L12 = CARRY(!JB42L91 # !JB42_sload_path[9]);


--JB42_sload_path[8] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[8] at LC9_1_J4
--operation mode is counter

JB42_sload_path[8]_lut_out = JB42_sload_path[8] $ !JB42L71;
JB42_sload_path[8]_reg_input = Y1_command_2_local[24] & JB42_sload_path[8]_lut_out;
JB42_sload_path[8] = DFFE(JB42_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L91 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_J4
--operation mode is counter

JB42L91 = CARRY(JB42_sload_path[8] & !JB42L71);


--JB42_sload_path[7] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[7] at LC8_1_J4
--operation mode is counter

JB42_sload_path[7]_lut_out = JB42_sload_path[7] $ JB42L51;
JB42_sload_path[7]_reg_input = Y1_command_2_local[24] & JB42_sload_path[7]_lut_out;
JB42_sload_path[7] = DFFE(JB42_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L71 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_J4
--operation mode is counter

JB42L71 = CARRY(!JB42L51 # !JB42_sload_path[7]);


--JB42_sload_path[6] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[6] at LC7_1_J4
--operation mode is counter

JB42_sload_path[6]_lut_out = JB42_sload_path[6] $ !JB42L31;
JB42_sload_path[6]_reg_input = Y1_command_2_local[24] & JB42_sload_path[6]_lut_out;
JB42_sload_path[6] = DFFE(JB42_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L51 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_J4
--operation mode is counter

JB42L51 = CARRY(JB42_sload_path[6] & !JB42L31);


--JB42_sload_path[5] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[5] at LC6_1_J4
--operation mode is counter

JB42_sload_path[5]_lut_out = JB42_sload_path[5] $ JB42L11;
JB42_sload_path[5]_reg_input = Y1_command_2_local[24] & JB42_sload_path[5]_lut_out;
JB42_sload_path[5] = DFFE(JB42_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L31 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_J4
--operation mode is counter

JB42L31 = CARRY(!JB42L11 # !JB42_sload_path[5]);


--JB42_sload_path[4] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[4] at LC5_1_J4
--operation mode is counter

JB42_sload_path[4]_lut_out = JB42_sload_path[4] $ !JB42L9;
JB42_sload_path[4]_reg_input = Y1_command_2_local[24] & JB42_sload_path[4]_lut_out;
JB42_sload_path[4] = DFFE(JB42_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L11 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_J4
--operation mode is counter

JB42L11 = CARRY(JB42_sload_path[4] & !JB42L9);


--JB42_sload_path[3] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[3] at LC4_1_J4
--operation mode is counter

JB42_sload_path[3]_lut_out = JB42_sload_path[3] $ JB42L7;
JB42_sload_path[3]_reg_input = Y1_command_2_local[24] & JB42_sload_path[3]_lut_out;
JB42_sload_path[3] = DFFE(JB42_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L9 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_J4
--operation mode is counter

JB42L9 = CARRY(!JB42L7 # !JB42_sload_path[3]);


--JB42_sload_path[2] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[2] at LC3_1_J4
--operation mode is counter

JB42_sload_path[2]_lut_out = JB42_sload_path[2] $ !JB42L5;
JB42_sload_path[2]_reg_input = Y1_command_2_local[24] & JB42_sload_path[2]_lut_out;
JB42_sload_path[2] = DFFE(JB42_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L7 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_J4
--operation mode is counter

JB42L7 = CARRY(JB42_sload_path[2] & !JB42L5);


--JB42_sload_path[1] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_J4
--operation mode is counter

JB42_sload_path[1]_lut_out = JB42_sload_path[1] $ JB42L3;
JB42_sload_path[1]_reg_input = Y1_command_2_local[24] & JB42_sload_path[1]_lut_out;
JB42_sload_path[1] = DFFE(JB42_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L5 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_J4
--operation mode is counter

JB42L5 = CARRY(!JB42L3 # !JB42_sload_path[1]);


--JB42_sload_path[0] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_J4
--operation mode is qfbk_counter

JB42_sload_path[0]_lut_out = !JB42_sload_path[0];
JB42_sload_path[0]_reg_input = Y1_command_2_local[24] & JB42_sload_path[0]_lut_out;
JB42_sload_path[0] = DFFE(JB42_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB42L3 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_J4
--operation mode is qfbk_counter

JB42L3 = CARRY(JB42_sload_path[0]);


--JB23_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[15] at LC6_9_Z2
--operation mode is normal

JB23_sload_path[15]_lut_out = JB23L13 $ JB23_sload_path[15];
JB23_sload_path[15]_reg_input = Y1_command_0_local[26] & JB23_sload_path[15]_lut_out;
JB23_sload_path[15] = DFFE(JB23_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--JB23_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[14] at LC5_9_Z2
--operation mode is counter

JB23_sload_path[14]_lut_out = JB23_sload_path[14] $ !JB23L92;
JB23_sload_path[14]_reg_input = Y1_command_0_local[26] & JB23_sload_path[14]_lut_out;
JB23_sload_path[14] = DFFE(JB23_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_Z2
--operation mode is counter

JB23L13 = CARRY(JB23_sload_path[14] & !JB23L92);


--JB23_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[13] at LC4_9_Z2
--operation mode is counter

JB23_sload_path[13]_lut_out = JB23_sload_path[13] $ JB23L72;
JB23_sload_path[13]_reg_input = Y1_command_0_local[26] & JB23_sload_path[13]_lut_out;
JB23_sload_path[13] = DFFE(JB23_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_Z2
--operation mode is counter

JB23L92 = CARRY(!JB23L72 # !JB23_sload_path[13]);


--JB23_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[12] at LC3_9_Z2
--operation mode is counter

JB23_sload_path[12]_lut_out = JB23_sload_path[12] $ !JB23L52;
JB23_sload_path[12]_reg_input = Y1_command_0_local[26] & JB23_sload_path[12]_lut_out;
JB23_sload_path[12] = DFFE(JB23_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_Z2
--operation mode is counter

JB23L72 = CARRY(JB23_sload_path[12] & !JB23L52);


--JB23_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[11] at LC2_9_Z2
--operation mode is counter

JB23_sload_path[11]_lut_out = JB23_sload_path[11] $ JB23L32;
JB23_sload_path[11]_reg_input = Y1_command_0_local[26] & JB23_sload_path[11]_lut_out;
JB23_sload_path[11] = DFFE(JB23_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_Z2
--operation mode is counter

JB23L52 = CARRY(!JB23L32 # !JB23_sload_path[11]);


--JB23_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[10] at LC1_9_Z2
--operation mode is counter

JB23_sload_path[10]_lut_out = JB23_sload_path[10] $ !JB23L12;
JB23_sload_path[10]_reg_input = Y1_command_0_local[26] & JB23_sload_path[10]_lut_out;
JB23_sload_path[10] = DFFE(JB23_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_Z2
--operation mode is counter

JB23L32 = CARRY(JB23_sload_path[10] & !JB23L12);


--JB23_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_Z2
--operation mode is counter

JB23_sload_path[9]_lut_out = JB23_sload_path[9] $ JB23L91;
JB23_sload_path[9]_reg_input = Y1_command_0_local[26] & JB23_sload_path[9]_lut_out;
JB23_sload_path[9] = DFFE(JB23_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_Z2
--operation mode is counter

JB23L12 = CARRY(!JB23L91 # !JB23_sload_path[9]);


--JB23_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_Z2
--operation mode is counter

JB23_sload_path[8]_lut_out = JB23_sload_path[8] $ !JB23L71;
JB23_sload_path[8]_reg_input = Y1_command_0_local[26] & JB23_sload_path[8]_lut_out;
JB23_sload_path[8] = DFFE(JB23_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_Z2
--operation mode is counter

JB23L91 = CARRY(JB23_sload_path[8] & !JB23L71);


--JB23_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_Z2
--operation mode is counter

JB23_sload_path[7]_lut_out = JB23_sload_path[7] $ JB23L51;
JB23_sload_path[7]_reg_input = Y1_command_0_local[26] & JB23_sload_path[7]_lut_out;
JB23_sload_path[7] = DFFE(JB23_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_Z2
--operation mode is counter

JB23L71 = CARRY(!JB23L51 # !JB23_sload_path[7]);


--JB23_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_Z2
--operation mode is counter

JB23_sload_path[6]_lut_out = JB23_sload_path[6] $ !JB23L31;
JB23_sload_path[6]_reg_input = Y1_command_0_local[26] & JB23_sload_path[6]_lut_out;
JB23_sload_path[6] = DFFE(JB23_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_Z2
--operation mode is counter

JB23L51 = CARRY(JB23_sload_path[6] & !JB23L31);


--JB23_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_Z2
--operation mode is counter

JB23_sload_path[5]_lut_out = JB23_sload_path[5] $ JB23L11;
JB23_sload_path[5]_reg_input = Y1_command_0_local[26] & JB23_sload_path[5]_lut_out;
JB23_sload_path[5] = DFFE(JB23_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_Z2
--operation mode is counter

JB23L31 = CARRY(!JB23L11 # !JB23_sload_path[5]);


--JB23_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_Z2
--operation mode is counter

JB23_sload_path[4]_lut_out = JB23_sload_path[4] $ !JB23L9;
JB23_sload_path[4]_reg_input = Y1_command_0_local[26] & JB23_sload_path[4]_lut_out;
JB23_sload_path[4] = DFFE(JB23_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_Z2
--operation mode is counter

JB23L11 = CARRY(JB23_sload_path[4] & !JB23L9);


--JB23_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_Z2
--operation mode is counter

JB23_sload_path[3]_lut_out = JB23_sload_path[3] $ JB23L7;
JB23_sload_path[3]_reg_input = Y1_command_0_local[26] & JB23_sload_path[3]_lut_out;
JB23_sload_path[3] = DFFE(JB23_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_Z2
--operation mode is counter

JB23L9 = CARRY(!JB23L7 # !JB23_sload_path[3]);


--JB23_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_Z2
--operation mode is counter

JB23_sload_path[2]_lut_out = JB23_sload_path[2] $ !JB23L5;
JB23_sload_path[2]_reg_input = Y1_command_0_local[26] & JB23_sload_path[2]_lut_out;
JB23_sload_path[2] = DFFE(JB23_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_Z2
--operation mode is counter

JB23L7 = CARRY(JB23_sload_path[2] & !JB23L5);


--JB23_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_Z2
--operation mode is counter

JB23_sload_path[1]_lut_out = JB23_sload_path[1] $ JB23L3;
JB23_sload_path[1]_reg_input = Y1_command_0_local[26] & JB23_sload_path[1]_lut_out;
JB23_sload_path[1] = DFFE(JB23_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_Z2
--operation mode is counter

JB23L5 = CARRY(!JB23L3 # !JB23_sload_path[1]);


--JB23_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_Z2
--operation mode is qfbk_counter

JB23_sload_path[0]_lut_out = !JB23_sload_path[0];
JB23_sload_path[0]_reg_input = Y1_command_0_local[26] & JB23_sload_path[0]_lut_out;
JB23_sload_path[0] = DFFE(JB23_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--JB23L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_Z2
--operation mode is qfbk_counter

JB23L3 = CARRY(JB23_sload_path[0]);


--JB03_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[15] at LC6_14_M3
--operation mode is normal

JB03_sload_path[15]_lut_out = JB03_sload_path[15] $ (JB03L13 & Q1_i19);
JB03_sload_path[15]_reg_input = !Q1L86 & JB03_sload_path[15]_lut_out;
JB03_sload_path[15] = DFFE(JB03_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);


--JB03_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[14] at LC5_14_M3
--operation mode is counter

JB03_sload_path[14]_lut_out = JB03_sload_path[14] $ (Q1_i19 & !JB03L92);
JB03_sload_path[14]_reg_input = !Q1L86 & JB03_sload_path[14]_lut_out;
JB03_sload_path[14] = DFFE(JB03_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_14_M3
--operation mode is counter

JB03L13 = CARRY(JB03_sload_path[14] & !JB03L92);


--JB03_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[13] at LC4_14_M3
--operation mode is counter

JB03_sload_path[13]_lut_out = JB03_sload_path[13] $ (Q1_i19 & JB03L72);
JB03_sload_path[13]_reg_input = !Q1L86 & JB03_sload_path[13]_lut_out;
JB03_sload_path[13] = DFFE(JB03_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_14_M3
--operation mode is counter

JB03L92 = CARRY(!JB03L72 # !JB03_sload_path[13]);


--JB03_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[12] at LC3_14_M3
--operation mode is counter

JB03_sload_path[12]_lut_out = JB03_sload_path[12] $ (Q1_i19 & !JB03L52);
JB03_sload_path[12]_reg_input = !Q1L86 & JB03_sload_path[12]_lut_out;
JB03_sload_path[12] = DFFE(JB03_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_14_M3
--operation mode is counter

JB03L72 = CARRY(JB03_sload_path[12] & !JB03L52);


--JB03_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[11] at LC2_14_M3
--operation mode is counter

JB03_sload_path[11]_lut_out = JB03_sload_path[11] $ (Q1_i19 & JB03L32);
JB03_sload_path[11]_reg_input = !Q1L86 & JB03_sload_path[11]_lut_out;
JB03_sload_path[11] = DFFE(JB03_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_14_M3
--operation mode is counter

JB03L52 = CARRY(!JB03L32 # !JB03_sload_path[11]);


--JB03_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[10] at LC1_14_M3
--operation mode is counter

JB03_sload_path[10]_lut_out = JB03_sload_path[10] $ (Q1_i19 & !JB03L12);
JB03_sload_path[10]_reg_input = !Q1L86 & JB03_sload_path[10]_lut_out;
JB03_sload_path[10] = DFFE(JB03_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_14_M3
--operation mode is counter

JB03L32 = CARRY(JB03_sload_path[10] & !JB03L12);


--JB03_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[9] at LC10_12_M3
--operation mode is counter

JB03_sload_path[9]_lut_out = JB03_sload_path[9] $ (Q1_i19 & JB03L91);
JB03_sload_path[9]_reg_input = !Q1L86 & JB03_sload_path[9]_lut_out;
JB03_sload_path[9] = DFFE(JB03_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_12_M3
--operation mode is counter

JB03L12 = CARRY(!JB03L91 # !JB03_sload_path[9]);


--JB03_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[8] at LC9_12_M3
--operation mode is counter

JB03_sload_path[8]_lut_out = JB03_sload_path[8] $ (Q1_i19 & !JB03L71);
JB03_sload_path[8]_reg_input = !Q1L86 & JB03_sload_path[8]_lut_out;
JB03_sload_path[8] = DFFE(JB03_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_12_M3
--operation mode is counter

JB03L91 = CARRY(JB03_sload_path[8] & !JB03L71);


--JB03_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[7] at LC8_12_M3
--operation mode is counter

JB03_sload_path[7]_lut_out = JB03_sload_path[7] $ (Q1_i19 & JB03L51);
JB03_sload_path[7]_reg_input = !Q1L86 & JB03_sload_path[7]_lut_out;
JB03_sload_path[7] = DFFE(JB03_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_12_M3
--operation mode is counter

JB03L71 = CARRY(!JB03L51 # !JB03_sload_path[7]);


--JB03_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[6] at LC7_12_M3
--operation mode is counter

JB03_sload_path[6]_lut_out = JB03_sload_path[6] $ (Q1_i19 & !JB03L31);
JB03_sload_path[6]_reg_input = !Q1L86 & JB03_sload_path[6]_lut_out;
JB03_sload_path[6] = DFFE(JB03_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_M3
--operation mode is counter

JB03L51 = CARRY(JB03_sload_path[6] & !JB03L31);


--JB03_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[5] at LC6_12_M3
--operation mode is counter

JB03_sload_path[5]_lut_out = JB03_sload_path[5] $ (Q1_i19 & JB03L11);
JB03_sload_path[5]_reg_input = !Q1L86 & JB03_sload_path[5]_lut_out;
JB03_sload_path[5] = DFFE(JB03_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_M3
--operation mode is counter

JB03L31 = CARRY(!JB03L11 # !JB03_sload_path[5]);


--JB03_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[4] at LC5_12_M3
--operation mode is counter

JB03_sload_path[4]_lut_out = JB03_sload_path[4] $ (Q1_i19 & !JB03L9);
JB03_sload_path[4]_reg_input = !Q1L86 & JB03_sload_path[4]_lut_out;
JB03_sload_path[4] = DFFE(JB03_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_M3
--operation mode is counter

JB03L11 = CARRY(JB03_sload_path[4] & !JB03L9);


--JB03_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[3] at LC4_12_M3
--operation mode is counter

JB03_sload_path[3]_lut_out = JB03_sload_path[3] $ (Q1_i19 & JB03L7);
JB03_sload_path[3]_reg_input = !Q1L86 & JB03_sload_path[3]_lut_out;
JB03_sload_path[3] = DFFE(JB03_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_M3
--operation mode is counter

JB03L9 = CARRY(!JB03L7 # !JB03_sload_path[3]);


--JB03_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[2] at LC3_12_M3
--operation mode is counter

JB03_sload_path[2]_lut_out = JB03_sload_path[2] $ (Q1_i19 & !JB03L5);
JB03_sload_path[2]_reg_input = !Q1L86 & JB03_sload_path[2]_lut_out;
JB03_sload_path[2] = DFFE(JB03_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_M3
--operation mode is counter

JB03L7 = CARRY(JB03_sload_path[2] & !JB03L5);


--JB03_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[1] at LC2_12_M3
--operation mode is counter

JB03_sload_path[1]_lut_out = JB03_sload_path[1] $ (Q1_i19 & JB03L3);
JB03_sload_path[1]_reg_input = !Q1L86 & JB03_sload_path[1]_lut_out;
JB03_sload_path[1] = DFFE(JB03_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_M3
--operation mode is counter

JB03L5 = CARRY(!JB03L3 # !JB03_sload_path[1]);


--JB03_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[0] at LC1_12_M3
--operation mode is qfbk_counter

JB03_sload_path[0]_lut_out = Q1_i19 $ JB03_sload_path[0];
JB03_sload_path[0]_reg_input = !Q1L86 & JB03_sload_path[0]_lut_out;
JB03_sload_path[0] = DFFE(JB03_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB03L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_M3
--operation mode is qfbk_counter

JB03L3 = CARRY(JB03_sload_path[0]);


--JB13_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[15] at LC6_13_L3
--operation mode is normal

JB13_sload_path[15]_lut_out = JB13_sload_path[15] $ (JB13L13 & Q1_i38);
JB13_sload_path[15]_reg_input = !Q1L86 & JB13_sload_path[15]_lut_out;
JB13_sload_path[15] = DFFE(JB13_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);


--JB13_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[14] at LC5_13_L3
--operation mode is counter

JB13_sload_path[14]_lut_out = JB13_sload_path[14] $ (Q1_i38 & !JB13L92);
JB13_sload_path[14]_reg_input = !Q1L86 & JB13_sload_path[14]_lut_out;
JB13_sload_path[14] = DFFE(JB13_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_13_L3
--operation mode is counter

JB13L13 = CARRY(JB13_sload_path[14] & !JB13L92);


--JB13_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[13] at LC4_13_L3
--operation mode is counter

JB13_sload_path[13]_lut_out = JB13_sload_path[13] $ (Q1_i38 & JB13L72);
JB13_sload_path[13]_reg_input = !Q1L86 & JB13_sload_path[13]_lut_out;
JB13_sload_path[13] = DFFE(JB13_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_L3
--operation mode is counter

JB13L92 = CARRY(!JB13L72 # !JB13_sload_path[13]);


--JB13_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[12] at LC3_13_L3
--operation mode is counter

JB13_sload_path[12]_lut_out = JB13_sload_path[12] $ (Q1_i38 & !JB13L52);
JB13_sload_path[12]_reg_input = !Q1L86 & JB13_sload_path[12]_lut_out;
JB13_sload_path[12] = DFFE(JB13_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_L3
--operation mode is counter

JB13L72 = CARRY(JB13_sload_path[12] & !JB13L52);


--JB13_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[11] at LC2_13_L3
--operation mode is counter

JB13_sload_path[11]_lut_out = JB13_sload_path[11] $ (Q1_i38 & JB13L32);
JB13_sload_path[11]_reg_input = !Q1L86 & JB13_sload_path[11]_lut_out;
JB13_sload_path[11] = DFFE(JB13_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_L3
--operation mode is counter

JB13L52 = CARRY(!JB13L32 # !JB13_sload_path[11]);


--JB13_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[10] at LC1_13_L3
--operation mode is counter

JB13_sload_path[10]_lut_out = JB13_sload_path[10] $ (Q1_i38 & !JB13L12);
JB13_sload_path[10]_reg_input = !Q1L86 & JB13_sload_path[10]_lut_out;
JB13_sload_path[10] = DFFE(JB13_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_L3
--operation mode is counter

JB13L32 = CARRY(JB13_sload_path[10] & !JB13L12);


--JB13_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[9] at LC10_11_L3
--operation mode is counter

JB13_sload_path[9]_lut_out = JB13_sload_path[9] $ (Q1_i38 & JB13L91);
JB13_sload_path[9]_reg_input = !Q1L86 & JB13_sload_path[9]_lut_out;
JB13_sload_path[9] = DFFE(JB13_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_L3
--operation mode is counter

JB13L12 = CARRY(!JB13L91 # !JB13_sload_path[9]);


--JB13_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[8] at LC9_11_L3
--operation mode is counter

JB13_sload_path[8]_lut_out = JB13_sload_path[8] $ (Q1_i38 & !JB13L71);
JB13_sload_path[8]_reg_input = !Q1L86 & JB13_sload_path[8]_lut_out;
JB13_sload_path[8] = DFFE(JB13_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_L3
--operation mode is counter

JB13L91 = CARRY(JB13_sload_path[8] & !JB13L71);


--JB13_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[7] at LC8_11_L3
--operation mode is counter

JB13_sload_path[7]_lut_out = JB13_sload_path[7] $ (Q1_i38 & JB13L51);
JB13_sload_path[7]_reg_input = !Q1L86 & JB13_sload_path[7]_lut_out;
JB13_sload_path[7] = DFFE(JB13_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_L3
--operation mode is counter

JB13L71 = CARRY(!JB13L51 # !JB13_sload_path[7]);


--JB13_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[6] at LC7_11_L3
--operation mode is counter

JB13_sload_path[6]_lut_out = JB13_sload_path[6] $ (Q1_i38 & !JB13L31);
JB13_sload_path[6]_reg_input = !Q1L86 & JB13_sload_path[6]_lut_out;
JB13_sload_path[6] = DFFE(JB13_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_L3
--operation mode is counter

JB13L51 = CARRY(JB13_sload_path[6] & !JB13L31);


--JB13_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[5] at LC6_11_L3
--operation mode is counter

JB13_sload_path[5]_lut_out = JB13_sload_path[5] $ (Q1_i38 & JB13L11);
JB13_sload_path[5]_reg_input = !Q1L86 & JB13_sload_path[5]_lut_out;
JB13_sload_path[5] = DFFE(JB13_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_L3
--operation mode is counter

JB13L31 = CARRY(!JB13L11 # !JB13_sload_path[5]);


--JB13_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[4] at LC5_11_L3
--operation mode is counter

JB13_sload_path[4]_lut_out = JB13_sload_path[4] $ (Q1_i38 & !JB13L9);
JB13_sload_path[4]_reg_input = !Q1L86 & JB13_sload_path[4]_lut_out;
JB13_sload_path[4] = DFFE(JB13_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_L3
--operation mode is counter

JB13L11 = CARRY(JB13_sload_path[4] & !JB13L9);


--JB13_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_L3
--operation mode is counter

JB13_sload_path[3]_lut_out = JB13_sload_path[3] $ (Q1_i38 & JB13L7);
JB13_sload_path[3]_reg_input = !Q1L86 & JB13_sload_path[3]_lut_out;
JB13_sload_path[3] = DFFE(JB13_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_L3
--operation mode is counter

JB13L9 = CARRY(!JB13L7 # !JB13_sload_path[3]);


--JB13_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_L3
--operation mode is counter

JB13_sload_path[2]_lut_out = JB13_sload_path[2] $ (Q1_i38 & !JB13L5);
JB13_sload_path[2]_reg_input = !Q1L86 & JB13_sload_path[2]_lut_out;
JB13_sload_path[2] = DFFE(JB13_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_L3
--operation mode is counter

JB13L7 = CARRY(JB13_sload_path[2] & !JB13L5);


--JB13_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_L3
--operation mode is counter

JB13_sload_path[1]_lut_out = JB13_sload_path[1] $ (Q1_i38 & JB13L3);
JB13_sload_path[1]_reg_input = !Q1L86 & JB13_sload_path[1]_lut_out;
JB13_sload_path[1] = DFFE(JB13_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_L3
--operation mode is counter

JB13L5 = CARRY(!JB13L3 # !JB13_sload_path[1]);


--JB13_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_L3
--operation mode is qfbk_counter

JB13_sload_path[0]_lut_out = Q1_i38 $ JB13_sload_path[0];
JB13_sload_path[0]_reg_input = !Q1L86 & JB13_sload_path[0]_lut_out;
JB13_sload_path[0] = DFFE(JB13_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB13L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_L3
--operation mode is qfbk_counter

JB13L3 = CARRY(JB13_sload_path[0]);


--JB82_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[15] at LC6_9_G3
--operation mode is normal

JB82_sload_path[15]_lut_out = JB82_sload_path[15] $ (JB82L13 & P1_i19);
JB82_sload_path[15]_reg_input = !P1L76 & JB82_sload_path[15]_lut_out;
JB82_sload_path[15] = DFFE(JB82_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);


--JB82_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[14] at LC5_9_G3
--operation mode is counter

JB82_sload_path[14]_lut_out = JB82_sload_path[14] $ (P1_i19 & !JB82L92);
JB82_sload_path[14]_reg_input = !P1L76 & JB82_sload_path[14]_lut_out;
JB82_sload_path[14] = DFFE(JB82_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_G3
--operation mode is counter

JB82L13 = CARRY(JB82_sload_path[14] & !JB82L92);


--JB82_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[13] at LC4_9_G3
--operation mode is counter

JB82_sload_path[13]_lut_out = JB82_sload_path[13] $ (P1_i19 & JB82L72);
JB82_sload_path[13]_reg_input = !P1L76 & JB82_sload_path[13]_lut_out;
JB82_sload_path[13] = DFFE(JB82_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_G3
--operation mode is counter

JB82L92 = CARRY(!JB82L72 # !JB82_sload_path[13]);


--JB82_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[12] at LC3_9_G3
--operation mode is counter

JB82_sload_path[12]_lut_out = JB82_sload_path[12] $ (P1_i19 & !JB82L52);
JB82_sload_path[12]_reg_input = !P1L76 & JB82_sload_path[12]_lut_out;
JB82_sload_path[12] = DFFE(JB82_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_G3
--operation mode is counter

JB82L72 = CARRY(JB82_sload_path[12] & !JB82L52);


--JB82_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[11] at LC2_9_G3
--operation mode is counter

JB82_sload_path[11]_lut_out = JB82_sload_path[11] $ (P1_i19 & JB82L32);
JB82_sload_path[11]_reg_input = !P1L76 & JB82_sload_path[11]_lut_out;
JB82_sload_path[11] = DFFE(JB82_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_G3
--operation mode is counter

JB82L52 = CARRY(!JB82L32 # !JB82_sload_path[11]);


--JB82_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[10] at LC1_9_G3
--operation mode is counter

JB82_sload_path[10]_lut_out = JB82_sload_path[10] $ (P1_i19 & !JB82L12);
JB82_sload_path[10]_reg_input = !P1L76 & JB82_sload_path[10]_lut_out;
JB82_sload_path[10] = DFFE(JB82_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_G3
--operation mode is counter

JB82L32 = CARRY(JB82_sload_path[10] & !JB82L12);


--JB82_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_G3
--operation mode is counter

JB82_sload_path[9]_lut_out = JB82_sload_path[9] $ (P1_i19 & JB82L91);
JB82_sload_path[9]_reg_input = !P1L76 & JB82_sload_path[9]_lut_out;
JB82_sload_path[9] = DFFE(JB82_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_G3
--operation mode is counter

JB82L12 = CARRY(!JB82L91 # !JB82_sload_path[9]);


--JB82_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_G3
--operation mode is counter

JB82_sload_path[8]_lut_out = JB82_sload_path[8] $ (P1_i19 & !JB82L71);
JB82_sload_path[8]_reg_input = !P1L76 & JB82_sload_path[8]_lut_out;
JB82_sload_path[8] = DFFE(JB82_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_G3
--operation mode is counter

JB82L91 = CARRY(JB82_sload_path[8] & !JB82L71);


--JB82_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_G3
--operation mode is counter

JB82_sload_path[7]_lut_out = JB82_sload_path[7] $ (P1_i19 & JB82L51);
JB82_sload_path[7]_reg_input = !P1L76 & JB82_sload_path[7]_lut_out;
JB82_sload_path[7] = DFFE(JB82_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_G3
--operation mode is counter

JB82L71 = CARRY(!JB82L51 # !JB82_sload_path[7]);


--JB82_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_G3
--operation mode is counter

JB82_sload_path[6]_lut_out = JB82_sload_path[6] $ (P1_i19 & !JB82L31);
JB82_sload_path[6]_reg_input = !P1L76 & JB82_sload_path[6]_lut_out;
JB82_sload_path[6] = DFFE(JB82_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_G3
--operation mode is counter

JB82L51 = CARRY(JB82_sload_path[6] & !JB82L31);


--JB82_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_G3
--operation mode is counter

JB82_sload_path[5]_lut_out = JB82_sload_path[5] $ (P1_i19 & JB82L11);
JB82_sload_path[5]_reg_input = !P1L76 & JB82_sload_path[5]_lut_out;
JB82_sload_path[5] = DFFE(JB82_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_G3
--operation mode is counter

JB82L31 = CARRY(!JB82L11 # !JB82_sload_path[5]);


--JB82_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_G3
--operation mode is counter

JB82_sload_path[4]_lut_out = JB82_sload_path[4] $ (P1_i19 & !JB82L9);
JB82_sload_path[4]_reg_input = !P1L76 & JB82_sload_path[4]_lut_out;
JB82_sload_path[4] = DFFE(JB82_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_G3
--operation mode is counter

JB82L11 = CARRY(JB82_sload_path[4] & !JB82L9);


--JB82_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_G3
--operation mode is counter

JB82_sload_path[3]_lut_out = JB82_sload_path[3] $ (P1_i19 & JB82L7);
JB82_sload_path[3]_reg_input = !P1L76 & JB82_sload_path[3]_lut_out;
JB82_sload_path[3] = DFFE(JB82_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_G3
--operation mode is counter

JB82L9 = CARRY(!JB82L7 # !JB82_sload_path[3]);


--JB82_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_G3
--operation mode is counter

JB82_sload_path[2]_lut_out = JB82_sload_path[2] $ (P1_i19 & !JB82L5);
JB82_sload_path[2]_reg_input = !P1L76 & JB82_sload_path[2]_lut_out;
JB82_sload_path[2] = DFFE(JB82_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_G3
--operation mode is counter

JB82L7 = CARRY(JB82_sload_path[2] & !JB82L5);


--JB82_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_G3
--operation mode is counter

JB82_sload_path[1]_lut_out = JB82_sload_path[1] $ (P1_i19 & JB82L3);
JB82_sload_path[1]_reg_input = !P1L76 & JB82_sload_path[1]_lut_out;
JB82_sload_path[1] = DFFE(JB82_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_G3
--operation mode is counter

JB82L5 = CARRY(!JB82L3 # !JB82_sload_path[1]);


--JB82_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_G3
--operation mode is qfbk_counter

JB82_sload_path[0]_lut_out = P1_i19 $ JB82_sload_path[0];
JB82_sload_path[0]_reg_input = !P1L76 & JB82_sload_path[0]_lut_out;
JB82_sload_path[0] = DFFE(JB82_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB82L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_G3
--operation mode is qfbk_counter

JB82L3 = CARRY(JB82_sload_path[0]);


--JB92_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[15] at LC6_13_G3
--operation mode is normal

JB92_sload_path[15]_lut_out = JB92_sload_path[15] $ (P1_i38 & JB92L13);
JB92_sload_path[15]_reg_input = !P1L76 & JB92_sload_path[15]_lut_out;
JB92_sload_path[15] = DFFE(JB92_sload_path[15]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);


--JB92_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[14] at LC5_13_G3
--operation mode is counter

JB92_sload_path[14]_lut_out = JB92_sload_path[14] $ (P1_i38 & !JB92L92);
JB92_sload_path[14]_reg_input = !P1L76 & JB92_sload_path[14]_lut_out;
JB92_sload_path[14] = DFFE(JB92_sload_path[14]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_13_G3
--operation mode is counter

JB92L13 = CARRY(JB92_sload_path[14] & !JB92L92);


--JB92_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[13] at LC4_13_G3
--operation mode is counter

JB92_sload_path[13]_lut_out = JB92_sload_path[13] $ (P1_i38 & JB92L72);
JB92_sload_path[13]_reg_input = !P1L76 & JB92_sload_path[13]_lut_out;
JB92_sload_path[13] = DFFE(JB92_sload_path[13]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_G3
--operation mode is counter

JB92L92 = CARRY(!JB92L72 # !JB92_sload_path[13]);


--JB92_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[12] at LC3_13_G3
--operation mode is counter

JB92_sload_path[12]_lut_out = JB92_sload_path[12] $ (P1_i38 & !JB92L52);
JB92_sload_path[12]_reg_input = !P1L76 & JB92_sload_path[12]_lut_out;
JB92_sload_path[12] = DFFE(JB92_sload_path[12]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_G3
--operation mode is counter

JB92L72 = CARRY(JB92_sload_path[12] & !JB92L52);


--JB92_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[11] at LC2_13_G3
--operation mode is counter

JB92_sload_path[11]_lut_out = JB92_sload_path[11] $ (P1_i38 & JB92L32);
JB92_sload_path[11]_reg_input = !P1L76 & JB92_sload_path[11]_lut_out;
JB92_sload_path[11] = DFFE(JB92_sload_path[11]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_G3
--operation mode is counter

JB92L52 = CARRY(!JB92L32 # !JB92_sload_path[11]);


--JB92_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[10] at LC1_13_G3
--operation mode is counter

JB92_sload_path[10]_lut_out = JB92_sload_path[10] $ (P1_i38 & !JB92L12);
JB92_sload_path[10]_reg_input = !P1L76 & JB92_sload_path[10]_lut_out;
JB92_sload_path[10] = DFFE(JB92_sload_path[10]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_G3
--operation mode is counter

JB92L32 = CARRY(JB92_sload_path[10] & !JB92L12);


--JB92_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[9] at LC10_11_G3
--operation mode is counter

JB92_sload_path[9]_lut_out = JB92_sload_path[9] $ (P1_i38 & JB92L91);
JB92_sload_path[9]_reg_input = !P1L76 & JB92_sload_path[9]_lut_out;
JB92_sload_path[9] = DFFE(JB92_sload_path[9]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_G3
--operation mode is counter

JB92L12 = CARRY(!JB92L91 # !JB92_sload_path[9]);


--JB92_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[8] at LC9_11_G3
--operation mode is counter

JB92_sload_path[8]_lut_out = JB92_sload_path[8] $ (P1_i38 & !JB92L71);
JB92_sload_path[8]_reg_input = !P1L76 & JB92_sload_path[8]_lut_out;
JB92_sload_path[8] = DFFE(JB92_sload_path[8]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_G3
--operation mode is counter

JB92L91 = CARRY(JB92_sload_path[8] & !JB92L71);


--JB92_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[7] at LC8_11_G3
--operation mode is counter

JB92_sload_path[7]_lut_out = JB92_sload_path[7] $ (P1_i38 & JB92L51);
JB92_sload_path[7]_reg_input = !P1L76 & JB92_sload_path[7]_lut_out;
JB92_sload_path[7] = DFFE(JB92_sload_path[7]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_G3
--operation mode is counter

JB92L71 = CARRY(!JB92L51 # !JB92_sload_path[7]);


--JB92_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[6] at LC7_11_G3
--operation mode is counter

JB92_sload_path[6]_lut_out = JB92_sload_path[6] $ (P1_i38 & !JB92L31);
JB92_sload_path[6]_reg_input = !P1L76 & JB92_sload_path[6]_lut_out;
JB92_sload_path[6] = DFFE(JB92_sload_path[6]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_G3
--operation mode is counter

JB92L51 = CARRY(JB92_sload_path[6] & !JB92L31);


--JB92_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[5] at LC6_11_G3
--operation mode is counter

JB92_sload_path[5]_lut_out = JB92_sload_path[5] $ (P1_i38 & JB92L11);
JB92_sload_path[5]_reg_input = !P1L76 & JB92_sload_path[5]_lut_out;
JB92_sload_path[5] = DFFE(JB92_sload_path[5]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_G3
--operation mode is counter

JB92L31 = CARRY(!JB92L11 # !JB92_sload_path[5]);


--JB92_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[4] at LC5_11_G3
--operation mode is counter

JB92_sload_path[4]_lut_out = JB92_sload_path[4] $ (P1_i38 & !JB92L9);
JB92_sload_path[4]_reg_input = !P1L76 & JB92_sload_path[4]_lut_out;
JB92_sload_path[4] = DFFE(JB92_sload_path[4]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_G3
--operation mode is counter

JB92L11 = CARRY(JB92_sload_path[4] & !JB92L9);


--JB92_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_G3
--operation mode is counter

JB92_sload_path[3]_lut_out = JB92_sload_path[3] $ (P1_i38 & JB92L7);
JB92_sload_path[3]_reg_input = !P1L76 & JB92_sload_path[3]_lut_out;
JB92_sload_path[3] = DFFE(JB92_sload_path[3]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_G3
--operation mode is counter

JB92L9 = CARRY(!JB92L7 # !JB92_sload_path[3]);


--JB92_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_G3
--operation mode is counter

JB92_sload_path[2]_lut_out = JB92_sload_path[2] $ (P1_i38 & !JB92L5);
JB92_sload_path[2]_reg_input = !P1L76 & JB92_sload_path[2]_lut_out;
JB92_sload_path[2] = DFFE(JB92_sload_path[2]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_G3
--operation mode is counter

JB92L7 = CARRY(JB92_sload_path[2] & !JB92L5);


--JB92_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_G3
--operation mode is counter

JB92_sload_path[1]_lut_out = JB92_sload_path[1] $ (P1_i38 & JB92L3);
JB92_sload_path[1]_reg_input = !P1L76 & JB92_sload_path[1]_lut_out;
JB92_sload_path[1] = DFFE(JB92_sload_path[1]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_G3
--operation mode is counter

JB92L5 = CARRY(!JB92L3 # !JB92_sload_path[1]);


--JB92_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_G3
--operation mode is qfbk_counter

JB92_sload_path[0]_lut_out = P1_i38 $ JB92_sload_path[0];
JB92_sload_path[0]_reg_input = !P1L76 & JB92_sload_path[0]_lut_out;
JB92_sload_path[0] = DFFE(JB92_sload_path[0]_reg_input, GLOBAL(FE1_outclock0), , , !V1L4Q);

--JB92L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_G3
--operation mode is qfbk_counter

JB92L3 = CARRY(JB92_sload_path[0]);


--JB72_sload_path[9] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[9] at LC10_6_F2
--operation mode is normal

JB72_sload_path[9]_lut_out = JB72_sload_path[9] $ (JB72L91 & N1L43);
JB72_sload_path[9]_reg_input = !N1_i16 & JB72_sload_path[9]_lut_out;
JB72_sload_path[9] = DFFE(JB72_sload_path[9]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--JB72_sload_path[8] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[8] at LC9_6_F2
--operation mode is counter

JB72_sload_path[8]_lut_out = JB72_sload_path[8] $ (N1L43 & !JB72L71);
JB72_sload_path[8]_reg_input = !N1_i16 & JB72_sload_path[8]_lut_out;
JB72_sload_path[8] = DFFE(JB72_sload_path[8]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L91 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_F2
--operation mode is counter

JB72L91 = CARRY(JB72_sload_path[8] & !JB72L71);


--JB72_sload_path[7] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[7] at LC8_6_F2
--operation mode is counter

JB72_sload_path[7]_lut_out = JB72_sload_path[7] $ (N1L43 & JB72L51);
JB72_sload_path[7]_reg_input = !N1_i16 & JB72_sload_path[7]_lut_out;
JB72_sload_path[7] = DFFE(JB72_sload_path[7]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L71 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_F2
--operation mode is counter

JB72L71 = CARRY(!JB72L51 # !JB72_sload_path[7]);


--JB72_sload_path[6] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[6] at LC7_6_F2
--operation mode is counter

JB72_sload_path[6]_lut_out = JB72_sload_path[6] $ (N1L43 & !JB72L31);
JB72_sload_path[6]_reg_input = !N1_i16 & JB72_sload_path[6]_lut_out;
JB72_sload_path[6] = DFFE(JB72_sload_path[6]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L51 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_F2
--operation mode is counter

JB72L51 = CARRY(JB72_sload_path[6] & !JB72L31);


--JB72_sload_path[5] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[5] at LC6_6_F2
--operation mode is counter

JB72_sload_path[5]_lut_out = JB72_sload_path[5] $ (N1L43 & JB72L11);
JB72_sload_path[5]_reg_input = !N1_i16 & JB72_sload_path[5]_lut_out;
JB72_sload_path[5] = DFFE(JB72_sload_path[5]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L31 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_F2
--operation mode is counter

JB72L31 = CARRY(!JB72L11 # !JB72_sload_path[5]);


--JB72_sload_path[4] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_F2
--operation mode is counter

JB72_sload_path[4]_lut_out = JB72_sload_path[4] $ (N1L43 & !JB72L9);
JB72_sload_path[4]_reg_input = !N1_i16 & JB72_sload_path[4]_lut_out;
JB72_sload_path[4] = DFFE(JB72_sload_path[4]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L11 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_F2
--operation mode is counter

JB72L11 = CARRY(JB72_sload_path[4] & !JB72L9);


--JB72_sload_path[3] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_F2
--operation mode is counter

JB72_sload_path[3]_lut_out = JB72_sload_path[3] $ (N1L43 & JB72L7);
JB72_sload_path[3]_reg_input = !N1_i16 & JB72_sload_path[3]_lut_out;
JB72_sload_path[3] = DFFE(JB72_sload_path[3]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L9 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_F2
--operation mode is counter

JB72L9 = CARRY(!JB72L7 # !JB72_sload_path[3]);


--JB72_sload_path[2] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_F2
--operation mode is counter

JB72_sload_path[2]_lut_out = JB72_sload_path[2] $ (N1L43 & !JB72L5);
JB72_sload_path[2]_reg_input = !N1_i16 & JB72_sload_path[2]_lut_out;
JB72_sload_path[2] = DFFE(JB72_sload_path[2]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L7 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_F2
--operation mode is counter

JB72L7 = CARRY(JB72_sload_path[2] & !JB72L5);


--JB72_sload_path[1] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_F2
--operation mode is counter

JB72_sload_path[1]_lut_out = JB72_sload_path[1] $ (N1L43 & JB72L3);
JB72_sload_path[1]_reg_input = !N1_i16 & JB72_sload_path[1]_lut_out;
JB72_sload_path[1] = DFFE(JB72_sload_path[1]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L5 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_F2
--operation mode is counter

JB72L5 = CARRY(!JB72L3 # !JB72_sload_path[1]);


--JB72_sload_path[0] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_F2
--operation mode is qfbk_counter

JB72_sload_path[0]_lut_out = N1L43 $ JB72_sload_path[0];
JB72_sload_path[0]_reg_input = !N1_i16 & JB72_sload_path[0]_lut_out;
JB72_sload_path[0] = DFFE(JB72_sload_path[0]_reg_input, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB72L3 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_F2
--operation mode is qfbk_counter

JB72L3 = CARRY(JB72_sload_path[0]);


--JB62_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[15] at LC6_15_J4
--operation mode is normal

JB62_sload_path[15]_lut_out = JB62L13 $ JB62_sload_path[15];
JB62_sload_path[15] = DFFE(JB62_sload_path[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);


--JB62_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[14] at LC5_15_J4
--operation mode is arithmetic

JB62_sload_path[14]_lut_out = JB62_sload_path[14] $ !JB62L92;
JB62_sload_path[14] = DFFE(JB62_sload_path[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_15_J4
--operation mode is arithmetic

JB62L13 = CARRY(JB62_sload_path[14] & !JB62L92);


--JB62_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[13] at LC4_15_J4
--operation mode is arithmetic

JB62_sload_path[13]_lut_out = JB62_sload_path[13] $ JB62L72;
JB62_sload_path[13] = DFFE(JB62_sload_path[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_15_J4
--operation mode is arithmetic

JB62L92 = CARRY(!JB62L72 # !JB62_sload_path[13]);


--JB62_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[12] at LC3_15_J4
--operation mode is arithmetic

JB62_sload_path[12]_lut_out = JB62_sload_path[12] $ !JB62L52;
JB62_sload_path[12] = DFFE(JB62_sload_path[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_15_J4
--operation mode is arithmetic

JB62L72 = CARRY(JB62_sload_path[12] & !JB62L52);


--JB62_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[11] at LC2_15_J4
--operation mode is arithmetic

JB62_sload_path[11]_lut_out = JB62_sload_path[11] $ JB62L32;
JB62_sload_path[11] = DFFE(JB62_sload_path[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_15_J4
--operation mode is arithmetic

JB62L52 = CARRY(!JB62L32 # !JB62_sload_path[11]);


--JB62_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[10] at LC1_15_J4
--operation mode is arithmetic

JB62_sload_path[10]_lut_out = JB62_sload_path[10] $ !JB62L12;
JB62_sload_path[10] = DFFE(JB62_sload_path[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_15_J4
--operation mode is arithmetic

JB62L32 = CARRY(JB62_sload_path[10] & !JB62L12);


--JB62_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[9] at LC10_13_J4
--operation mode is arithmetic

JB62_sload_path[9]_lut_out = JB62_sload_path[9] $ JB62L91;
JB62_sload_path[9] = DFFE(JB62_sload_path[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_13_J4
--operation mode is arithmetic

JB62L12 = CARRY(!JB62L91 # !JB62_sload_path[9]);


--JB62_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[8] at LC9_13_J4
--operation mode is arithmetic

JB62_sload_path[8]_lut_out = JB62_sload_path[8] $ !JB62L71;
JB62_sload_path[8] = DFFE(JB62_sload_path[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_13_J4
--operation mode is arithmetic

JB62L91 = CARRY(JB62_sload_path[8] & !JB62L71);


--JB62_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[7] at LC8_13_J4
--operation mode is arithmetic

JB62_sload_path[7]_lut_out = JB62_sload_path[7] $ JB62L51;
JB62_sload_path[7] = DFFE(JB62_sload_path[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_13_J4
--operation mode is arithmetic

JB62L71 = CARRY(!JB62L51 # !JB62_sload_path[7]);


--JB62_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[6] at LC7_13_J4
--operation mode is arithmetic

JB62_sload_path[6]_lut_out = JB62_sload_path[6] $ !JB62L31;
JB62_sload_path[6] = DFFE(JB62_sload_path[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_13_J4
--operation mode is arithmetic

JB62L51 = CARRY(JB62_sload_path[6] & !JB62L31);


--JB62_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[5] at LC6_13_J4
--operation mode is arithmetic

JB62_sload_path[5]_lut_out = JB62_sload_path[5] $ JB62L11;
JB62_sload_path[5] = DFFE(JB62_sload_path[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_13_J4
--operation mode is arithmetic

JB62L31 = CARRY(!JB62L11 # !JB62_sload_path[5]);


--JB62_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[4] at LC5_13_J4
--operation mode is arithmetic

JB62_sload_path[4]_lut_out = JB62_sload_path[4] $ !JB62L9;
JB62_sload_path[4] = DFFE(JB62_sload_path[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_13_J4
--operation mode is arithmetic

JB62L11 = CARRY(JB62_sload_path[4] & !JB62L9);


--JB62_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_J4
--operation mode is arithmetic

JB62_sload_path[3]_lut_out = JB62_sload_path[3] $ JB62L7;
JB62_sload_path[3] = DFFE(JB62_sload_path[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_J4
--operation mode is arithmetic

JB62L9 = CARRY(!JB62L7 # !JB62_sload_path[3]);


--JB62_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_J4
--operation mode is arithmetic

JB62_sload_path[2]_lut_out = JB62_sload_path[2] $ !JB62L5;
JB62_sload_path[2] = DFFE(JB62_sload_path[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_J4
--operation mode is arithmetic

JB62L7 = CARRY(JB62_sload_path[2] & !JB62L5);


--JB62_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_J4
--operation mode is arithmetic

JB62_sload_path[1]_lut_out = JB62_sload_path[1] $ JB62L3;
JB62_sload_path[1] = DFFE(JB62_sload_path[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_J4
--operation mode is arithmetic

JB62L5 = CARRY(!JB62L3 # !JB62_sload_path[1]);


--JB62_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_J4
--operation mode is qfbk_counter

JB62_sload_path[0]_lut_out = !JB62_sload_path[0];
JB62_sload_path[0] = DFFE(JB62_sload_path[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB62L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_J4
--operation mode is qfbk_counter

JB62L3 = CARRY(JB62_sload_path[0]);


--JB33_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[47] at LC8_11_D3
--operation mode is normal

JB33_sload_path[47]_lut_out = JB33_sload_path[47] $ JB33L59;
JB33_sload_path[47] = DFFE(JB33_sload_path[47]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--JB33_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[46] at LC7_11_D3
--operation mode is arithmetic

JB33_sload_path[46]_lut_out = JB33_sload_path[46] $ !JB33L39;
JB33_sload_path[46] = DFFE(JB33_sload_path[46]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_11_D3
--operation mode is arithmetic

JB33L59 = CARRY(JB33_sload_path[46] & !JB33L39);


--JB33_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[45] at LC6_11_D3
--operation mode is arithmetic

JB33_sload_path[45]_lut_out = JB33_sload_path[45] $ JB33L19;
JB33_sload_path[45] = DFFE(JB33_sload_path[45]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_11_D3
--operation mode is arithmetic

JB33L39 = CARRY(!JB33L19 # !JB33_sload_path[45]);


--JB33_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[44] at LC5_11_D3
--operation mode is arithmetic

JB33_sload_path[44]_lut_out = JB33_sload_path[44] $ !JB33L98;
JB33_sload_path[44] = DFFE(JB33_sload_path[44]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_11_D3
--operation mode is arithmetic

JB33L19 = CARRY(JB33_sload_path[44] & !JB33L98);


--JB33_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[43] at LC4_11_D3
--operation mode is arithmetic

JB33_sload_path[43]_lut_out = JB33_sload_path[43] $ JB33L78;
JB33_sload_path[43] = DFFE(JB33_sload_path[43]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_11_D3
--operation mode is arithmetic

JB33L98 = CARRY(!JB33L78 # !JB33_sload_path[43]);


--JB33_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[42] at LC3_11_D3
--operation mode is arithmetic

JB33_sload_path[42]_lut_out = JB33_sload_path[42] $ !JB33L58;
JB33_sload_path[42] = DFFE(JB33_sload_path[42]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_11_D3
--operation mode is arithmetic

JB33L78 = CARRY(JB33_sload_path[42] & !JB33L58);


--JB33_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[41] at LC2_11_D3
--operation mode is arithmetic

JB33_sload_path[41]_lut_out = JB33_sload_path[41] $ JB33L38;
JB33_sload_path[41] = DFFE(JB33_sload_path[41]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_11_D3
--operation mode is arithmetic

JB33L58 = CARRY(!JB33L38 # !JB33_sload_path[41]);


--JB33_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[40] at LC1_11_D3
--operation mode is arithmetic

JB33_sload_path[40]_lut_out = JB33_sload_path[40] $ !JB33L18;
JB33_sload_path[40] = DFFE(JB33_sload_path[40]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_11_D3
--operation mode is arithmetic

JB33L38 = CARRY(JB33_sload_path[40] & !JB33L18);


--JB33_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[39] at LC10_9_D3
--operation mode is arithmetic

JB33_sload_path[39]_lut_out = JB33_sload_path[39] $ JB33L97;
JB33_sload_path[39] = DFFE(JB33_sload_path[39]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_9_D3
--operation mode is arithmetic

JB33L18 = CARRY(!JB33L97 # !JB33_sload_path[39]);


--JB33_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[38] at LC9_9_D3
--operation mode is arithmetic

JB33_sload_path[38]_lut_out = JB33_sload_path[38] $ !JB33L77;
JB33_sload_path[38] = DFFE(JB33_sload_path[38]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_9_D3
--operation mode is arithmetic

JB33L97 = CARRY(JB33_sload_path[38] & !JB33L77);


--JB33_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[37] at LC8_9_D3
--operation mode is arithmetic

JB33_sload_path[37]_lut_out = JB33_sload_path[37] $ JB33L57;
JB33_sload_path[37] = DFFE(JB33_sload_path[37]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_9_D3
--operation mode is arithmetic

JB33L77 = CARRY(!JB33L57 # !JB33_sload_path[37]);


--JB33_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[36] at LC7_9_D3
--operation mode is arithmetic

JB33_sload_path[36]_lut_out = JB33_sload_path[36] $ !JB33L37;
JB33_sload_path[36] = DFFE(JB33_sload_path[36]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_9_D3
--operation mode is arithmetic

JB33L57 = CARRY(JB33_sload_path[36] & !JB33L37);


--JB33_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[35] at LC6_9_D3
--operation mode is arithmetic

JB33_sload_path[35]_lut_out = JB33_sload_path[35] $ JB33L17;
JB33_sload_path[35] = DFFE(JB33_sload_path[35]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_9_D3
--operation mode is arithmetic

JB33L37 = CARRY(!JB33L17 # !JB33_sload_path[35]);


--JB33_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[34] at LC5_9_D3
--operation mode is arithmetic

JB33_sload_path[34]_lut_out = JB33_sload_path[34] $ !JB33L96;
JB33_sload_path[34] = DFFE(JB33_sload_path[34]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_9_D3
--operation mode is arithmetic

JB33L17 = CARRY(JB33_sload_path[34] & !JB33L96);


--JB33_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[33] at LC4_9_D3
--operation mode is arithmetic

JB33_sload_path[33]_lut_out = JB33_sload_path[33] $ JB33L76;
JB33_sload_path[33] = DFFE(JB33_sload_path[33]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_9_D3
--operation mode is arithmetic

JB33L96 = CARRY(!JB33L76 # !JB33_sload_path[33]);


--JB33_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[32] at LC3_9_D3
--operation mode is arithmetic

JB33_sload_path[32]_lut_out = JB33_sload_path[32] $ !JB33L56;
JB33_sload_path[32] = DFFE(JB33_sload_path[32]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_9_D3
--operation mode is arithmetic

JB33L76 = CARRY(JB33_sload_path[32] & !JB33L56);


--JB33_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[31] at LC2_9_D3
--operation mode is arithmetic

JB33_sload_path[31]_lut_out = JB33_sload_path[31] $ JB33L36;
JB33_sload_path[31] = DFFE(JB33_sload_path[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_9_D3
--operation mode is arithmetic

JB33L56 = CARRY(!JB33L36 # !JB33_sload_path[31]);


--JB33_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[30] at LC1_9_D3
--operation mode is arithmetic

JB33_sload_path[30]_lut_out = JB33_sload_path[30] $ !JB33L16;
JB33_sload_path[30] = DFFE(JB33_sload_path[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_9_D3
--operation mode is arithmetic

JB33L36 = CARRY(JB33_sload_path[30] & !JB33L16);


--JB33_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[29] at LC10_7_D3
--operation mode is arithmetic

JB33_sload_path[29]_lut_out = JB33_sload_path[29] $ JB33L95;
JB33_sload_path[29] = DFFE(JB33_sload_path[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_7_D3
--operation mode is arithmetic

JB33L16 = CARRY(!JB33L95 # !JB33_sload_path[29]);


--JB33_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[28] at LC9_7_D3
--operation mode is arithmetic

JB33_sload_path[28]_lut_out = JB33_sload_path[28] $ !JB33L75;
JB33_sload_path[28] = DFFE(JB33_sload_path[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_7_D3
--operation mode is arithmetic

JB33L95 = CARRY(JB33_sload_path[28] & !JB33L75);


--JB33_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[27] at LC8_7_D3
--operation mode is arithmetic

JB33_sload_path[27]_lut_out = JB33_sload_path[27] $ JB33L55;
JB33_sload_path[27] = DFFE(JB33_sload_path[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_7_D3
--operation mode is arithmetic

JB33L75 = CARRY(!JB33L55 # !JB33_sload_path[27]);


--JB33_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[26] at LC7_7_D3
--operation mode is arithmetic

JB33_sload_path[26]_lut_out = JB33_sload_path[26] $ !JB33L35;
JB33_sload_path[26] = DFFE(JB33_sload_path[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_7_D3
--operation mode is arithmetic

JB33L55 = CARRY(JB33_sload_path[26] & !JB33L35);


--JB33_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[25] at LC6_7_D3
--operation mode is arithmetic

JB33_sload_path[25]_lut_out = JB33_sload_path[25] $ JB33L15;
JB33_sload_path[25] = DFFE(JB33_sload_path[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_7_D3
--operation mode is arithmetic

JB33L35 = CARRY(!JB33L15 # !JB33_sload_path[25]);


--JB33_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[24] at LC5_7_D3
--operation mode is arithmetic

JB33_sload_path[24]_lut_out = JB33_sload_path[24] $ !JB33L94;
JB33_sload_path[24] = DFFE(JB33_sload_path[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_7_D3
--operation mode is arithmetic

JB33L15 = CARRY(JB33_sload_path[24] & !JB33L94);


--JB33_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[23] at LC4_7_D3
--operation mode is arithmetic

JB33_sload_path[23]_lut_out = JB33_sload_path[23] $ JB33L74;
JB33_sload_path[23] = DFFE(JB33_sload_path[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_7_D3
--operation mode is arithmetic

JB33L94 = CARRY(!JB33L74 # !JB33_sload_path[23]);


--JB33_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[22] at LC3_7_D3
--operation mode is arithmetic

JB33_sload_path[22]_lut_out = JB33_sload_path[22] $ !JB33L54;
JB33_sload_path[22] = DFFE(JB33_sload_path[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_7_D3
--operation mode is arithmetic

JB33L74 = CARRY(JB33_sload_path[22] & !JB33L54);


--JB33_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[21] at LC2_7_D3
--operation mode is arithmetic

JB33_sload_path[21]_lut_out = JB33_sload_path[21] $ JB33L34;
JB33_sload_path[21] = DFFE(JB33_sload_path[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_7_D3
--operation mode is arithmetic

JB33L54 = CARRY(!JB33L34 # !JB33_sload_path[21]);


--JB33_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[20] at LC1_7_D3
--operation mode is arithmetic

JB33_sload_path[20]_lut_out = JB33_sload_path[20] $ !JB33L14;
JB33_sload_path[20] = DFFE(JB33_sload_path[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_7_D3
--operation mode is arithmetic

JB33L34 = CARRY(JB33_sload_path[20] & !JB33L14);


--JB33_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[19] at LC10_5_D3
--operation mode is arithmetic

JB33_sload_path[19]_lut_out = JB33_sload_path[19] $ JB33L93;
JB33_sload_path[19] = DFFE(JB33_sload_path[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_5_D3
--operation mode is arithmetic

JB33L14 = CARRY(!JB33L93 # !JB33_sload_path[19]);


--JB33_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[18] at LC9_5_D3
--operation mode is arithmetic

JB33_sload_path[18]_lut_out = JB33_sload_path[18] $ !JB33L73;
JB33_sload_path[18] = DFFE(JB33_sload_path[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_5_D3
--operation mode is arithmetic

JB33L93 = CARRY(JB33_sload_path[18] & !JB33L73);


--JB33_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[17] at LC8_5_D3
--operation mode is arithmetic

JB33_sload_path[17]_lut_out = JB33_sload_path[17] $ JB33L53;
JB33_sload_path[17] = DFFE(JB33_sload_path[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_5_D3
--operation mode is arithmetic

JB33L73 = CARRY(!JB33L53 # !JB33_sload_path[17]);


--JB33_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[16] at LC7_5_D3
--operation mode is arithmetic

JB33_sload_path[16]_lut_out = JB33_sload_path[16] $ !JB33L33;
JB33_sload_path[16] = DFFE(JB33_sload_path[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_5_D3
--operation mode is arithmetic

JB33L53 = CARRY(JB33_sload_path[16] & !JB33L33);


--JB33_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[15] at LC6_5_D3
--operation mode is arithmetic

JB33_sload_path[15]_lut_out = JB33_sload_path[15] $ JB33L13;
JB33_sload_path[15] = DFFE(JB33_sload_path[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_5_D3
--operation mode is arithmetic

JB33L33 = CARRY(!JB33L13 # !JB33_sload_path[15]);


--JB33_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[14] at LC5_5_D3
--operation mode is arithmetic

JB33_sload_path[14]_lut_out = JB33_sload_path[14] $ !JB33L92;
JB33_sload_path[14] = DFFE(JB33_sload_path[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_5_D3
--operation mode is arithmetic

JB33L13 = CARRY(JB33_sload_path[14] & !JB33L92);


--JB33_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[13] at LC4_5_D3
--operation mode is arithmetic

JB33_sload_path[13]_lut_out = JB33_sload_path[13] $ JB33L72;
JB33_sload_path[13] = DFFE(JB33_sload_path[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_5_D3
--operation mode is arithmetic

JB33L92 = CARRY(!JB33L72 # !JB33_sload_path[13]);


--JB33_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[12] at LC3_5_D3
--operation mode is arithmetic

JB33_sload_path[12]_lut_out = JB33_sload_path[12] $ !JB33L52;
JB33_sload_path[12] = DFFE(JB33_sload_path[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_5_D3
--operation mode is arithmetic

JB33L72 = CARRY(JB33_sload_path[12] & !JB33L52);


--JB33_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[11] at LC2_5_D3
--operation mode is arithmetic

JB33_sload_path[11]_lut_out = JB33_sload_path[11] $ JB33L32;
JB33_sload_path[11] = DFFE(JB33_sload_path[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_5_D3
--operation mode is arithmetic

JB33L52 = CARRY(!JB33L32 # !JB33_sload_path[11]);


--JB33_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[10] at LC1_5_D3
--operation mode is arithmetic

JB33_sload_path[10]_lut_out = JB33_sload_path[10] $ !JB33L12;
JB33_sload_path[10] = DFFE(JB33_sload_path[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_5_D3
--operation mode is arithmetic

JB33L32 = CARRY(JB33_sload_path[10] & !JB33L12);


--JB33_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[9] at LC10_3_D3
--operation mode is arithmetic

JB33_sload_path[9]_lut_out = JB33_sload_path[9] $ JB33L91;
JB33_sload_path[9] = DFFE(JB33_sload_path[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_3_D3
--operation mode is arithmetic

JB33L12 = CARRY(!JB33L91 # !JB33_sload_path[9]);


--JB33_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[8] at LC9_3_D3
--operation mode is arithmetic

JB33_sload_path[8]_lut_out = JB33_sload_path[8] $ !JB33L71;
JB33_sload_path[8] = DFFE(JB33_sload_path[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_3_D3
--operation mode is arithmetic

JB33L91 = CARRY(JB33_sload_path[8] & !JB33L71);


--JB33_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[7] at LC8_3_D3
--operation mode is arithmetic

JB33_sload_path[7]_lut_out = JB33_sload_path[7] $ JB33L51;
JB33_sload_path[7] = DFFE(JB33_sload_path[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_3_D3
--operation mode is arithmetic

JB33L71 = CARRY(!JB33L51 # !JB33_sload_path[7]);


--JB33_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[6] at LC7_3_D3
--operation mode is arithmetic

JB33_sload_path[6]_lut_out = JB33_sload_path[6] $ !JB33L31;
JB33_sload_path[6] = DFFE(JB33_sload_path[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_3_D3
--operation mode is arithmetic

JB33L51 = CARRY(JB33_sload_path[6] & !JB33L31);


--JB33_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[5] at LC6_3_D3
--operation mode is arithmetic

JB33_sload_path[5]_lut_out = JB33_sload_path[5] $ JB33L11;
JB33_sload_path[5] = DFFE(JB33_sload_path[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_3_D3
--operation mode is arithmetic

JB33L31 = CARRY(!JB33L11 # !JB33_sload_path[5]);


--JB33_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_D3
--operation mode is arithmetic

JB33_sload_path[4]_lut_out = JB33_sload_path[4] $ !JB33L9;
JB33_sload_path[4] = DFFE(JB33_sload_path[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_D3
--operation mode is arithmetic

JB33L11 = CARRY(JB33_sload_path[4] & !JB33L9);


--JB33_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_D3
--operation mode is arithmetic

JB33_sload_path[3]_lut_out = JB33_sload_path[3] $ JB33L7;
JB33_sload_path[3] = DFFE(JB33_sload_path[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_D3
--operation mode is arithmetic

JB33L9 = CARRY(!JB33L7 # !JB33_sload_path[3]);


--JB33_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_D3
--operation mode is arithmetic

JB33_sload_path[2]_lut_out = JB33_sload_path[2] $ !JB33L5;
JB33_sload_path[2] = DFFE(JB33_sload_path[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_D3
--operation mode is arithmetic

JB33L7 = CARRY(JB33_sload_path[2] & !JB33L5);


--JB33_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_D3
--operation mode is arithmetic

JB33_sload_path[1]_lut_out = JB33_sload_path[1] $ JB33L3;
JB33_sload_path[1] = DFFE(JB33_sload_path[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_D3
--operation mode is arithmetic

JB33L5 = CARRY(!JB33L3 # !JB33_sload_path[1]);


--JB33_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_D3
--operation mode is qfbk_counter

JB33_sload_path[0]_lut_out = !JB33_sload_path[0];
JB33_sload_path[0] = DFFE(JB33_sload_path[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--JB33L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_D3
--operation mode is qfbk_counter

JB33L3 = CARRY(JB33_sload_path[0]);


--JB1_sload_path[0] is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_R1
--operation mode is qfbk_counter

JB1_sload_path[0]_lut_out = !JB1_sload_path[0];
JB1_sload_path[0] = DFFE(JB1_sload_path[0]_lut_out, GLOBAL(FE2_outclock1), , , );

--JB1L4 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~lut2 at LC1_1_R1
--operation mode is qfbk_counter

JB1L4 = CARRY(JB1_sload_path[0]);


--QC2L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134 at LC9_15_K4
--operation mode is arithmetic

QC2L61 = JB12_pre_out[13] # JB12_pre_out[12] # !QC2_or_node[0][5];

--QC2_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6] at LC9_15_K4
--operation mode is arithmetic

QC2_or_node[0][6] = CARRY(JB12_pre_out[13] # JB12_pre_out[12] # !QC2_or_node[0][5]);


--QC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134 at LC9_6_U1
--operation mode is arithmetic

QC1L61 = JB6_pre_out[13] # JB6_pre_out[12] # !QC1_or_node[0][5];

--QC1_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6] at LC9_6_U1
--operation mode is arithmetic

QC1_or_node[0][6] = CARRY(JB6_pre_out[13] # JB6_pre_out[12] # !QC1_or_node[0][5]);


--QC2L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135 at LC8_15_K4
--operation mode is arithmetic

QC2L41 = JB12_pre_out[11] # JB12_pre_out[10] # QC2_or_node[0][4];

--QC2_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5] at LC8_15_K4
--operation mode is arithmetic

QC2_or_node[0][5] = CARRY(!JB12_pre_out[11] & !JB12_pre_out[10] & !QC2_or_node[0][4]);


--TC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138 at LC9_8_U1
--operation mode is arithmetic

TC1L51 = JB6_pre_out[13] & JB6_pre_out[12] & !TC1_and_node[0][5];

--TC1_and_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6] at LC9_8_U1
--operation mode is arithmetic

TC1_and_node[0][6] = CARRY(JB6_pre_out[13] & JB6_pre_out[12] & !TC1_and_node[0][5]);


--QC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135 at LC8_6_U1
--operation mode is arithmetic

QC1L41 = JB6_pre_out[11] # JB6_pre_out[10] # QC1_or_node[0][4];

--QC1_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5] at LC8_6_U1
--operation mode is arithmetic

QC1_or_node[0][5] = CARRY(!JB6_pre_out[11] & !JB6_pre_out[10] & !QC1_or_node[0][4]);


--QC2L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136 at LC7_15_K4
--operation mode is arithmetic

QC2L21 = JB12_pre_out[8] # JB12_pre_out[9] # !QC2_or_node[0][3];

--QC2_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4] at LC7_15_K4
--operation mode is arithmetic

QC2_or_node[0][4] = CARRY(JB12_pre_out[8] # JB12_pre_out[9] # !QC2_or_node[0][3]);


--TC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139 at LC8_8_U1
--operation mode is arithmetic

TC1L31 = JB6_pre_out[11] & JB6_pre_out[10] & TC1_and_node[0][4];

--TC1_and_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5] at LC8_8_U1
--operation mode is arithmetic

TC1_and_node[0][5] = CARRY(!TC1_and_node[0][4] # !JB6_pre_out[10] # !JB6_pre_out[11]);


--QC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136 at LC7_6_U1
--operation mode is arithmetic

QC1L21 = JB6_pre_out[9] # JB6_pre_out[8] # !QC1_or_node[0][3];

--QC1_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4] at LC7_6_U1
--operation mode is arithmetic

QC1_or_node[0][4] = CARRY(JB6_pre_out[9] # JB6_pre_out[8] # !QC1_or_node[0][3]);


--PC6L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400 at LC9_12_W1
--operation mode is arithmetic

PC6L12 = COM_AD_D[8] & CC1_inst10[8] & !PC6_lcarry[7] # !COM_AD_D[8] & (CC1_inst10[8] # !PC6_lcarry[7]);

--PC6_lcarry[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_12_W1
--operation mode is arithmetic

PC6_lcarry[8] = CARRY(COM_AD_D[8] & CC1_inst10[8] & !PC6_lcarry[7] # !COM_AD_D[8] & (CC1_inst10[8] # !PC6_lcarry[7]));


--QC2L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137 at LC6_15_K4
--operation mode is arithmetic

QC2L01 = JB12_pre_out[6] # JB12_pre_out[7] # QC2_or_node[0][2];

--QC2_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3] at LC6_15_K4
--operation mode is arithmetic

QC2_or_node[0][3] = CARRY(!JB12_pre_out[6] & !JB12_pre_out[7] & !QC2_or_node[0][2]);


--TC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140 at LC7_8_U1
--operation mode is arithmetic

TC1L11 = JB6_pre_out[8] & JB6_pre_out[9] & !TC1_and_node[0][3];

--TC1_and_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4] at LC7_8_U1
--operation mode is arithmetic

TC1_and_node[0][4] = CARRY(JB6_pre_out[8] & JB6_pre_out[9] & !TC1_and_node[0][3]);


--QC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137 at LC6_6_U1
--operation mode is arithmetic

QC1L01 = JB6_pre_out[7] # JB6_pre_out[6] # QC1_or_node[0][2];

--QC1_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3] at LC6_6_U1
--operation mode is arithmetic

QC1_or_node[0][3] = CARRY(!JB6_pre_out[7] & !JB6_pre_out[6] & !QC1_or_node[0][2]);


--PC6L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401 at LC8_12_W1
--operation mode is arithmetic

PC6L91 = COM_AD_D[7] & CC1_inst10[7] & PC6_lcarry[6] # !COM_AD_D[7] & (CC1_inst10[7] # PC6_lcarry[6]);

--PC6_lcarry[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_12_W1
--operation mode is arithmetic

PC6_lcarry[7] = CARRY(COM_AD_D[7] & (!PC6_lcarry[6] # !CC1_inst10[7]) # !COM_AD_D[7] & !CC1_inst10[7] & !PC6_lcarry[6]);


--QC2L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138 at LC5_15_K4
--operation mode is arithmetic

QC2L8 = JB12_pre_out[4] # JB12_pre_out[5] # !QC2_or_node[0][1];

--QC2_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2] at LC5_15_K4
--operation mode is arithmetic

QC2_or_node[0][2] = CARRY(JB12_pre_out[4] # JB12_pre_out[5] # !QC2_or_node[0][1]);


--TC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141 at LC6_8_U1
--operation mode is arithmetic

TC1L9 = JB6_pre_out[6] & JB6_pre_out[7] & TC1_and_node[0][2];

--TC1_and_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3] at LC6_8_U1
--operation mode is arithmetic

TC1_and_node[0][3] = CARRY(!TC1_and_node[0][2] # !JB6_pre_out[7] # !JB6_pre_out[6]);


--QC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138 at LC5_6_U1
--operation mode is arithmetic

QC1L8 = JB6_pre_out[5] # JB6_pre_out[4] # !QC1_or_node[0][1];

--QC1_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2] at LC5_6_U1
--operation mode is arithmetic

QC1_or_node[0][2] = CARRY(JB6_pre_out[5] # JB6_pre_out[4] # !QC1_or_node[0][1]);


--PC6L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402 at LC7_12_W1
--operation mode is arithmetic

PC6L71 = CC1_inst10[6] & (!PC6_lcarry[5] # !COM_AD_D[6]) # !CC1_inst10[6] & !COM_AD_D[6] & !PC6_lcarry[5];

--PC6_lcarry[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_12_W1
--operation mode is arithmetic

PC6_lcarry[6] = CARRY(CC1_inst10[6] & (!PC6_lcarry[5] # !COM_AD_D[6]) # !CC1_inst10[6] & !COM_AD_D[6] & !PC6_lcarry[5]);


--QC2L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139 at LC4_15_K4
--operation mode is arithmetic

QC2L6 = JB12_pre_out[2] # JB12_pre_out[3] # QC2_or_node[0][0];

--QC2_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1] at LC4_15_K4
--operation mode is arithmetic

QC2_or_node[0][1] = CARRY(!JB12_pre_out[2] & !JB12_pre_out[3] & !QC2_or_node[0][0]);


--TC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142 at LC5_8_U1
--operation mode is arithmetic

TC1L7 = JB6_pre_out[4] & JB6_pre_out[5] & !TC1_and_node[0][1];

--TC1_and_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2] at LC5_8_U1
--operation mode is arithmetic

TC1_and_node[0][2] = CARRY(JB6_pre_out[4] & JB6_pre_out[5] & !TC1_and_node[0][1]);


--QC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139 at LC4_6_U1
--operation mode is arithmetic

QC1L6 = JB6_pre_out[3] # JB6_pre_out[2] # QC1_or_node[0][0];

--QC1_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1] at LC4_6_U1
--operation mode is arithmetic

QC1_or_node[0][1] = CARRY(!JB6_pre_out[3] & !JB6_pre_out[2] & !QC1_or_node[0][0]);


--PC6L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403 at LC6_12_W1
--operation mode is arithmetic

PC6L51 = COM_AD_D[5] & CC1_inst10[5] & PC6_lcarry[4] # !COM_AD_D[5] & (CC1_inst10[5] # PC6_lcarry[4]);

--PC6_lcarry[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_12_W1
--operation mode is arithmetic

PC6_lcarry[5] = CARRY(COM_AD_D[5] & (!PC6_lcarry[4] # !CC1_inst10[5]) # !COM_AD_D[5] & !CC1_inst10[5] & !PC6_lcarry[4]);


--QC2L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140 at LC3_15_K4
--operation mode is arithmetic

QC2L4 = JB12_sload_path[0] # JB12_pre_out[1];

--QC2_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0] at LC3_15_K4
--operation mode is arithmetic

QC2_or_node[0][0] = CARRY(JB12_sload_path[0] # JB12_pre_out[1]);


--TC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143 at LC4_8_U1
--operation mode is arithmetic

TC1L5 = JB6_pre_out[2] & JB6_pre_out[3] & TC1_and_node[0][0];

--TC1_and_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1] at LC4_8_U1
--operation mode is arithmetic

TC1_and_node[0][1] = CARRY(!TC1_and_node[0][0] # !JB6_pre_out[3] # !JB6_pre_out[2]);


--QC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140 at LC3_6_U1
--operation mode is arithmetic

QC1L4 = JB6_pre_out[1] # JB6_sload_path[0];

--QC1_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0] at LC3_6_U1
--operation mode is arithmetic

QC1_or_node[0][0] = CARRY(JB6_pre_out[1] # JB6_sload_path[0]);


--PC6L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404 at LC5_12_W1
--operation mode is arithmetic

PC6L31 = CC1_inst10[4] & (!PC6_lcarry[3] # !COM_AD_D[4]) # !CC1_inst10[4] & !COM_AD_D[4] & !PC6_lcarry[3];

--PC6_lcarry[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_12_W1
--operation mode is arithmetic

PC6_lcarry[4] = CARRY(CC1_inst10[4] & (!PC6_lcarry[3] # !COM_AD_D[4]) # !CC1_inst10[4] & !COM_AD_D[4] & !PC6_lcarry[3]);


--TC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144 at LC3_8_U1
--operation mode is arithmetic

TC1L3 = JB6_sload_path[0] & JB6_pre_out[1];

--TC1_and_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0] at LC3_8_U1
--operation mode is arithmetic

TC1_and_node[0][0] = CARRY(JB6_sload_path[0] & JB6_pre_out[1]);


--PC6L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405 at LC4_12_W1
--operation mode is arithmetic

PC6L11 = COM_AD_D[3] & CC1_inst10[3] & PC6_lcarry[2] # !COM_AD_D[3] & (CC1_inst10[3] # PC6_lcarry[2]);

--PC6_lcarry[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_12_W1
--operation mode is arithmetic

PC6_lcarry[3] = CARRY(COM_AD_D[3] & (!PC6_lcarry[2] # !CC1_inst10[3]) # !COM_AD_D[3] & !CC1_inst10[3] & !PC6_lcarry[2]);


--PC6L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406 at LC3_12_W1
--operation mode is arithmetic

PC6L9 = CC1_inst10[2] & (!PC6_lcarry[1] # !COM_AD_D[2]) # !CC1_inst10[2] & !COM_AD_D[2] & !PC6_lcarry[1];

--PC6_lcarry[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_12_W1
--operation mode is arithmetic

PC6_lcarry[2] = CARRY(CC1_inst10[2] & (!PC6_lcarry[1] # !COM_AD_D[2]) # !CC1_inst10[2] & !COM_AD_D[2] & !PC6_lcarry[1]);


--PC6L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407 at LC2_12_W1
--operation mode is arithmetic

PC6L7 = CC1_inst10[1] & (PC6_lcarry[0] # !COM_AD_D[1]) # !CC1_inst10[1] & !COM_AD_D[1] & PC6_lcarry[0];

--PC6_lcarry[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_12_W1
--operation mode is arithmetic

PC6_lcarry[1] = CARRY(CC1_inst10[1] & COM_AD_D[1] & !PC6_lcarry[0] # !CC1_inst10[1] & (COM_AD_D[1] # !PC6_lcarry[0]));


--PC6L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408 at LC1_12_W1
--operation mode is arithmetic

PC6L5 = !COM_AD_D[0] & CC1_inst10[0];

--PC6_lcarry[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_12_W1
--operation mode is arithmetic

PC6_lcarry[0] = CARRY(!COM_AD_D[0] & CC1_inst10[0]);


--ME2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0] at DPRAM_1
ME2_portadataout[0] = INPUT(GR0_GC2_C12_5);


--ME1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
ME1_portadataout[0] = INPUT(GR0_GC2_C12_5, GR24_GC3_C7_2, GR24_GC3_C7_3, GR19_GC3_C2_2);

--ME1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1] at DPRAM_0
ME1_portadataout[1] = INPUT(GR24_GC3_C7_2, GR24_GC3_C7_3, GR19_GC2_C3_5);

--ME1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2] at DPRAM_0
ME1_portadataout[2] = INPUT(GR24_GC2_C7_0, GR19_GC2_C2_4);

--ME1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3] at DPRAM_0
ME1_portadataout[3] = INPUT(GR24_GC2_C7_1, GR19_GC3_C3_4);

--ME1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4] at DPRAM_0
ME1_portadataout[4] = INPUT(GR24_GC2_C7_2, GR19_GC2_C13_4);

--ME1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5] at DPRAM_0
ME1_portadataout[5] = INPUT(GR24_GC2_C7_3, GR19_GC2_C3_8);

--ME1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6] at DPRAM_0
ME1_portadataout[6] = INPUT(GR24_GC2_C7_4, GR0_GC3_C15_4);

--ME1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7] at DPRAM_0
ME1_portadataout[7] = INPUT(GR24_GC2_C7_5, GR24_GC3_C1_6);

--ME1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8] at DPRAM_0
ME1_portadataout[8] = INPUT(GR24_GC2_C7_6, GR19_GC3_C2_2);

--ME1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9] at DPRAM_0
ME1_portadataout[9] = INPUT(GR24_GC2_C7_7, GR19_GC2_C3_5);

--ME1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10] at DPRAM_0
ME1_portadataout[10] = INPUT(GR24_GC2_C7_8, GR19_GC2_C2_4);

--ME1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11] at DPRAM_0
ME1_portadataout[11] = INPUT(GR24_GC2_C7_9, GR19_GC3_C3_4);

--ME1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12] at DPRAM_0
ME1_portadataout[12] = INPUT(GR19_GC2_C13_4);

--ME1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13] at DPRAM_0
ME1_portadataout[13] = INPUT(GR19_GC2_C3_8);

--ME1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14] at DPRAM_0
ME1_portadataout[14] = INPUT(GR0_GC3_C15_4);

--ME1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15] at DPRAM_0
ME1_portadataout[15] = INPUT(GR24_GC3_C2_5);

--ME1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16] at DPRAM_0
ME1_portadataout[16] = INPUT(GR19_GC3_C2_3);

--ME1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17] at DPRAM_0
ME1_portadataout[17] = INPUT(GR19_GC2_C3_6);

--ME1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18] at DPRAM_0
ME1_portadataout[18] = INPUT(GR19_GC2_C2_5);

--ME1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19] at DPRAM_0
ME1_portadataout[19] = INPUT(GR19_GC3_C3_5);

--ME1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20] at DPRAM_0
ME1_portadataout[20] = INPUT(GR19_GC2_C13_5);

--ME1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21] at DPRAM_0
ME1_portadataout[21] = INPUT(GR19_GC2_C3_9);

--ME1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22] at DPRAM_0
ME1_portadataout[22] = INPUT(GR0_GC3_C15_5);

--ME1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23] at DPRAM_0
ME1_portadataout[23] = INPUT(GR24_GC3_C1_7);

--ME1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24] at DPRAM_0
ME1_portadataout[24] = INPUT(GR19_GC3_C2_3);

--ME1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25] at DPRAM_0
ME1_portadataout[25] = INPUT(GR19_GC2_C3_6);

--ME1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26] at DPRAM_0
ME1_portadataout[26] = INPUT(GR19_GC2_C2_5);

--ME1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27] at DPRAM_0
ME1_portadataout[27] = INPUT(GR19_GC3_C3_5);

--ME1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28] at DPRAM_0
ME1_portadataout[28] = INPUT(GR19_GC2_C13_5);

--ME1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29] at DPRAM_0
ME1_portadataout[29] = INPUT(GR19_GC2_C3_9);

--ME1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30] at DPRAM_0
ME1_portadataout[30] = INPUT(GR0_GC3_C15_5);

--ME1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31] at DPRAM_0
ME1_portadataout[31] = INPUT(GR24_GC3_C1_7);


--LE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
LE1_core = INPUT(31);

--LE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
LE1_MASTERHWRITE = INPUT(GR0_GC0_C12_6, GR0_GC0_C13_4, GR0_GC0_C15_1, GR0_GC0_C12_5, GR0_GC0_C15_6, GR0_GC0_C12_9, GR0_GC0_C14_9);

--LE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
LE1_SLAVEHREADYO = INPUT(GR7_GC2_C7_4, 0);

--LE1L391 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
LE1L391 = INPUT(GC0_C8_0);

--LE1L791 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
LE1L791 = INPUT(GC0_C8_1);

--LE1L591 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
LE1L591 = INPUT(21);

--LE1L582 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
LE1L582 = INPUT(GC0_C11_0);

--LE1L191 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
LE1L191 = INPUT(GC0_C10_1);

--LE1L382 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
LE1L382 = INPUT(GC0_C10_0);

--LE1L772 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
LE1L772 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--LE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
LE1L37 = INPUT(GC3_C6_0);

--LE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
LE1L17 = INPUT(GC3_C5_1);

--LE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
LE1L13 = INPUT(GC3_C8_1);

--LE1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
LE1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--LE1L453 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
LE1L453 = INPUT(GC3_C2_1);

--LE1L643 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
LE1L643 = INPUT(GC3_C2_0);

--LE1L843 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
LE1L843 = INPUT(GC3_C2_1, GC3_C2_0);

--LE1L953 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
LE1L953 = INPUT(GC3_C3_0);

--LE1L653 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
LE1L653 = INPUT(GC3_C3_1);

--LE1L153 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
LE1L153 = INPUT(GC3_C4_0);

--LE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
LE1_MASTERHADDR[2] = INPUT(GR0_GC2_C2_0);

--LE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
LE1_MASTERHADDR[3] = INPUT(GR8_GC2_C5_4);

--LE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
LE1_MASTERHADDR[4] = INPUT(GR8_GC2_C5_6);

--LE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
LE1_MASTERHADDR[5] = INPUT(GR8_GC2_C3_8);

--LE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
LE1_MASTERHADDR[6] = INPUT(GR8_GC2_C3_1);

--LE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
LE1_MASTERHADDR[7] = INPUT(GR0_GC2_C4_2);

--LE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
LE1_MASTERHADDR[8] = INPUT(GR0_GC2_C7_5);

--LE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
LE1_MASTERHADDR[9] = INPUT(GR0_GC0_C14_0);

--LE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
LE1_MASTERHADDR[10] = INPUT(GR0_GC0_C14_6);

--LE1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11] at UPCORE
LE1_MASTERHADDR[11] = INPUT(GR0_GC0_C14_3);

--LE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
LE1_MASTERHADDR[12] = INPUT(GR8_GC0_C12_2);

--LE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
LE1_MASTERHADDR[13] = INPUT(GR0_GC1_C2_1);

--LE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14] at UPCORE
LE1_MASTERHADDR[14] = INPUT(GR0_GC1_C2_3);

--LE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15] at UPCORE
LE1_MASTERHADDR[15] = INPUT(GR8_GC0_C12_9);

--LE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18] at UPCORE
LE1_MASTERHADDR[18] = INPUT(GR0_GC1_C2_9);

--LE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19] at UPCORE
LE1_MASTERHADDR[19] = INPUT(GR0_GC1_C2_4);

--LE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
LE1_MASTERHTRANS[0] = INPUT(GR0_GC0_C14_1, GR0_GC0_C14_2, GR0_GC0_C13_3, GR0_GC0_C15_3, GR0_GC0_C12_0, GR0_GC0_C12_4, GR0_GC0_C12_3, GR0_GC0_C13_9, GR0_GC0_C15_7, GR0_GC0_C13_1, GR0_GC0_C11_4, GR0_GC0_C15_5, GR0_GC0_C14_9);

--LE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
LE1_MASTERHTRANS[1] = INPUT(GR0_GC0_C14_1, GR0_GC0_C15_1, GR0_GC0_C15_4, GR0_GC0_C14_2, GR0_GC0_C13_3, GR0_GC0_C13_0, GR0_GC0_C13_8, GR0_GC0_C15_0, GR0_GC0_C15_3, GR0_GC0_C11_0, GR0_GC0_C12_0, GR0_GC0_C12_4, GR0_GC0_C12_3, GR0_GC0_C12_8, GR0_GC0_C13_9, GR0_GC0_C15_7, GR0_GC0_C13_1, GR0_GC0_C11_4, GR0_GC0_C15_5, GR0_GC0_C14_9);

--LE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
LE1_MASTERHSIZE[0] = INPUT(GR0_GC0_C14_8);

--LE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
LE1_MASTERHSIZE[1] = INPUT(GR0_GC0_C14_8);

--LE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
LE1_MASTERHBURST[0] = INPUT(GR0_GC0_C15_4, GR0_GC0_C13_2, GR0_GC0_C13_7);

--LE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
LE1_MASTERHBURST[1] = INPUT(GR0_GC0_C15_4, GR0_GC0_C14_8, GR0_GC0_C13_2, GR0_GC0_C13_7);

--LE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
LE1_MASTERHBURST[2] = INPUT(GR0_GC0_C15_4, GR0_GC0_C14_8, GR0_GC0_C13_2, GR0_GC0_C13_7);

--LE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
LE1_MASTERHWDATA[0] = INPUT(GR9_GC2_C2_7, GR9_GC2_C1_4, GR9_GC2_C2_1, GR11_GC1_C1_8, GR9_GC2_C0_2, GR9_GC2_C0_5, GR9_GC1_C3_4, GR25_GC1_C10_6, GR11_GC1_C2_4, GR9_GC2_C2_3, GR1_GC1_C15_2, GR8_GC1_C15_4, GR4_GC1_C15_8, GR4_GC1_C5_2, GR3_GC0_C12_4, GR3_GC0_C13_1, GR2_GC1_C12_9);

--LE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
LE1_MASTERHWDATA[1] = INPUT(GR11_GC2_C4_9, GR4_GC2_C4_6, GR2_GC1_C0_8, GR4_GC2_C2_8, GR4_GC2_C0_2, GR4_GC1_C0_0, GR25_GC1_C10_3, GR4_GC2_C0_6, GR11_GC2_C3_6, GR6_GC1_C15_2, GR8_GC1_C15_2, GR4_GC1_C15_7, GR4_GC1_C5_4, GR3_GC0_C11_9, GR3_GC0_C14_6, GR2_GC1_C5_6);

--LE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
LE1_MASTERHWDATA[2] = INPUT(GR9_GC2_C2_1, GR9_GC2_C2_3, GR9_GC2_C2_5, GR8_GC2_C1_1, GR2_GC2_C6_1, GR12_GC2_C0_8, GR12_GC2_C0_9, GR12_GC1_C0_3, GR11_GC2_C3_8, GR25_GC1_C2_4, GR1_GC1_C14_2, GR9_GC1_C15_4, GR4_GC1_C15_4, GR4_GC1_C6_2, GR3_GC0_C11_8, GR3_GC0_C14_3, GR2_GC1_C9_2);

--LE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
LE1_MASTERHWDATA[3] = INPUT(GR1_GC2_C4_5, GR1_GC2_C4_1, GR1_GC1_C1_0, GR1_GC1_C0_6, GR1_GC1_C0_2, GR2_GC1_C8_3, GR1_GC2_C3_9, GR11_GC2_C1_5, GR25_GC1_C2_9, GR1_GC1_C15_4, GR9_GC1_C15_5, GR4_GC1_C15_6, GR2_GC1_C3_4, GR3_GC0_C12_6, GR3_GC0_C13_3, GR2_GC1_C9_1);

--LE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
LE1_MASTERHWDATA[4] = INPUT(GR12_GC2_C6_2, GR12_GC2_C3_9, GR12_GC1_C4_4, GR12_GC2_C0_5, GR12_GC2_C0_7, GR2_GC1_C4_0, GR12_GC2_C3_3, GR9_GC1_C0_4, GR9_GC1_C0_2, GR3_GC1_C15_2, GR9_GC1_C15_2, GR12_GC1_C14_5, GR2_GC1_C5_3, GR3_GC0_C12_5, GR3_GC0_C13_5, GR2_GC1_C14_5);

--LE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
LE1_MASTERHWDATA[5] = INPUT(GR8_GC2_C2_7, GR8_GC2_C3_9, GR8_GC1_C10_8, GR8_GC1_C15_5, GR8_GC1_C15_8, GR2_GC1_C13_9, GR8_GC2_C5_3, GR8_GC1_C2_2, GR8_GC1_C3_6, GR3_GC1_C15_5, GR8_GC1_C15_6, GR0_GC1_C6_9, GR3_GC0_C8_8, GR2_GC1_C4_7, GR3_GC0_C14_5, GR2_GC1_C14_4);

--LE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
LE1_MASTERHWDATA[6] = INPUT(GR0_GC2_C11_6, GR2_GC1_C14_6, GR8_GC1_C6_2, GR8_GC1_C6_5, GR8_GC1_C7_6, GR0_GC2_C10_2, GR0_GC2_C11_7, GR0_GC1_C0_7, GR0_GC1_C15_8, GR6_GC1_C15_5, GR7_GC1_C15_6, GR0_GC1_C15_7, GR3_GC0_C11_6, GR2_GC1_C5_8, GR3_GC0_C15_5, GR2_GC1_C5_1);

--LE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
LE1_MASTERHWDATA[7] = INPUT(GR11_GC2_C4_8, GR9_GC2_C3_0, GR3_GC2_C3_5, GR6_GC1_C1_9, GR6_GC1_C0_1, GR6_GC1_C1_2, GR11_GC2_C3_1, GR11_GC1_C4_2, GR9_GC1_C2_8, GR6_GC1_C15_4, GR7_GC1_C15_4, GR0_GC1_C15_4, GR3_GC0_C11_7, GR2_GC1_C7_8, GR3_GC0_C14_8, GR2_GC1_C14_8);

--LE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
LE1_MASTERHWDATA[8] = INPUT(GR5_GC2_C2_6, GR8_GC2_C10_8, GR8_GC1_C8_6, GR8_GC1_C4_9, GR8_GC1_C4_4, GR8_GC1_C7_2, GR5_GC2_C1_6, GR5_GC1_C0_5, GR5_GC1_C0_3, GR3_GC0_C15_4, GR3_GC1_C15_4, GR8_GC1_C14_6, GR0_GC1_C4_5, GR2_GC1_C9_3, GR3_GC0_C15_9, GR2_GC1_C12_2);

--LE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
LE1_MASTERHWDATA[9] = INPUT(GR8_GC2_C6_6, GR2_GC2_C0_5, GR2_GC1_C0_6, GR8_GC2_C13_2, GR8_GC2_C14_4, GR8_GC1_C7_4, GR2_GC2_C4_4, GR2_GC2_C4_9, GR11_GC2_C1_8, GR3_GC0_C11_5, GR6_GC1_C15_6, GR7_GC1_C13_9, GR12_GC1_C15_7, GR2_GC1_C9_8, GR3_GC0_C14_4, GR2_GC1_C9_7);

--LE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
LE1_MASTERHWDATA[10] = INPUT(GR8_GC2_C2_8, GR8_GC2_C6_7, GR8_GC2_C9_2, GR8_GC2_C8_8, GR8_GC1_C13_1, GR8_GC1_C8_7, GR11_GC2_C5_3, GR11_GC1_C3_0, GR11_GC1_C4_7, GR8_GC1_C14_9, GR10_GC1_C15_5, GR12_GC1_C15_4, GR2_GC1_C9_6, GR2_GC1_C5_0);

--LE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
LE1_MASTERHWDATA[11] = INPUT(GR8_GC2_C2_6, GR8_GC2_C3_2, GR3_GC2_C3_9, GR8_GC2_C0_6, GR8_GC2_C0_5, GR2_GC1_C8_8, GR3_GC2_C10_9, GR3_GC1_C3_6, GR8_GC1_C2_1, GR8_GC1_C14_4, GR10_GC1_C15_2, GR11_GC1_C15_5, GR2_GC1_C6_6, GR2_GC1_C6_7);

--LE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
LE1_MASTERHWDATA[12] = INPUT(GR1_GC1_C5_2, GR1_GC2_C1_3, GR8_GC2_C7_8, GR1_GC2_C3_4, GR8_GC1_C4_1, GR8_GC1_C4_7, GR1_GC1_C4_2, GR8_GC2_C3_5, GR10_GC1_C0_3, GR8_GC1_C14_5, GR10_GC1_C15_4, GR11_GC1_C15_2, GR2_GC1_C6_0, GR2_GC1_C6_9);

--LE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
LE1_MASTERHWDATA[13] = INPUT(GR2_GC2_C6_9, GR1_GC2_C4_6, GR1_GC2_C4_2, GR2_GC2_C2_2, GR8_GC2_C8_2, GR8_GC2_C9_0, GR2_GC1_C4_9, GR11_GC2_C1_7, GR1_GC1_C3_9, GR8_GC1_C14_3, GR9_GC1_C15_6, GR12_GC1_C15_6, GR2_GC1_C4_2, GR2_GC1_C6_8);

--LE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
LE1_MASTERHWDATA[14] = INPUT(GR5_GC1_C4_4, GR5_GC2_C2_8, GR5_GC2_C2_5, GR5_GC2_C4_3, GR8_GC1_C1_9, GR8_GC1_C1_2, GR5_GC1_C2_2, GR5_GC2_C8_3, GR5_GC1_C0_6, GR8_GC1_C13_6, GR10_GC1_C15_6, GR11_GC1_C15_4, GR2_GC1_C7_5, GR2_GC1_C5_9);

--LE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
LE1_MASTERHWDATA[15] = INPUT(GR2_GC1_C0_5, GR2_GC2_C2_6, GR8_GC2_C2_2, GR2_GC2_C1_2, GR2_GC2_C1_0, GR2_GC1_C4_3, GR2_GC2_C10_6, GR5_GC1_C0_1, GR2_GC2_C0_3, GR8_GC1_C13_5, GR8_GC1_C12_5, GR11_GC1_C15_6, GR2_GC1_C4_4, GR2_GC1_C9_5);

--LE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
LE1_MASTERHWDATA[16] = INPUT(GR1_GC1_C1_5, GR1_GC1_C1_8, GR8_GC1_C5_4, GR2_GC1_C4_8, GR8_GC1_C6_6, GR8_GC1_C4_3, GR8_GC1_C9_2, GR0_GC2_C4_6, GR0_GC2_C4_7, GR2_GC1_C12_4, GR3_GC0_C11_2, GR2_GC1_C7_1, GR3_GC0_C14_9);

--LE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
LE1_MASTERHWDATA[17] = INPUT(GR3_GC1_C1_3, GR0_GC1_C4_2, GR0_GC1_C0_2, GR3_GC1_C5_5, GR3_GC1_C3_7, GR2_GC1_C10_5, GR0_GC1_C5_9, GR8_GC1_C10_4, GR5_GC1_C0_2, GR3_GC0_C12_1, GR2_GC1_C4_6, GR3_GC0_C13_9);

--LE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
LE1_MASTERHWDATA[18] = INPUT(GR3_GC1_C0_6, GR3_GC1_C0_2, GR2_GC1_C0_2, GR2_GC1_C2_2, GR3_GC1_C10_4, GR2_GC1_C10_3, GR3_GC1_C12_2, GR9_GC1_C8_3, GR3_GC1_C1_0, GR3_GC0_C11_1, GR3_GC0_C13_4, GR2_GC1_C7_6);

--LE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
LE1_MASTERHWDATA[19] = INPUT(GR3_GC1_C0_9, GR3_GC1_C0_1, GR1_GC1_C1_1, GR1_GC1_C2_9, GR3_GC1_C8_7, GR3_GC1_C7_9, GR3_GC1_C11_9, GR3_GC1_C2_6, GR3_GC1_C2_3, GR3_GC0_C11_3, GR3_GC0_C13_7, GR2_GC1_C9_4);

--LE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
LE1_MASTERHWDATA[20] = INPUT(GR3_GC1_C1_8, GR3_GC1_C0_0, GR3_GC1_C0_7, GR3_GC1_C4_1, GR3_GC1_C8_3, GR9_GC1_C6_4, GR3_GC1_C7_7, GR3_GC1_C8_8, GR3_GC1_C1_9, GR3_GC0_C12_8, GR3_GC0_C13_8, GR2_GC1_C7_7);

--LE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
LE1_MASTERHWDATA[21] = INPUT(GR3_GC1_C0_3, GR3_GC1_C0_5, GR2_GC1_C0_9, GR2_GC1_C0_7, GR3_GC1_C3_9, GR3_GC1_C7_3, GR3_GC1_C7_8, GR3_GC1_C14_2, GR3_GC1_C2_5, GR3_GC0_C15_2, GR3_GC0_C14_7, GR2_GC1_C6_2);

--LE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
LE1_MASTERHWDATA[22] = INPUT(GR3_GC1_C0_8, GR3_GC1_C0_4, GR2_GC1_C0_4, GR2_GC1_C1_2, GR3_GC1_C3_5, GR3_GC1_C7_4, GR3_GC1_C7_5, GR3_GC1_C2_8, GR3_GC1_C2_4, GR3_GC0_C12_9, GR3_GC0_C13_6, GR2_GC1_C2_7);

--LE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
LE1_MASTERHWDATA[23] = INPUT(GR12_GC1_C2_3, GR0_GC1_C1_7, GR0_GC1_C0_5, GR2_GC1_C2_5, GR0_GC1_C13_6, GR0_GC1_C13_4, GR0_GC1_C5_7, GR0_GC1_C15_5, GR0_GC1_C0_1, GR3_GC0_C11_4, GR3_GC0_C14_1, GR2_GC1_C2_4);

--LE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
LE1_MASTERHWDATA[24] = INPUT(GR2_GC1_C0_1, GR11_GC2_C3_0, GR0_GC1_C13_2, GR0_GC1_C13_5, GR0_GC1_C9_7, GR0_GC1_C9_6, GR11_GC2_C1_9, GR0_GC2_C4_9, GR0_GC2_C11_5, GR3_GC0_C11_0, GR3_GC0_C13_0, GR2_GC1_C12_3);

--LE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
LE1_MASTERHWDATA[25] = INPUT(GR0_GC1_C2_8, GR0_GC1_C1_1, GR0_GC1_C1_9, GR2_GC1_C14_2, GR0_GC1_C13_9, GR0_GC1_C13_8, GR0_GC1_C9_9, GR0_GC1_C9_5, GR0_GC1_C6_1, GR3_GC0_C10_4, GR3_GC0_C13_2, GR2_GC1_C12_8);

--LE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
LE1_MASTERHWDATA[26] = INPUT(GR2_GC1_C1_4, GR0_GC2_C12_9, GR0_GC1_C4_7, GR2_GC1_C0_3, GR0_GC1_C13_7, GR0_GC1_C13_3, GR8_GC1_C13_8, GR8_GC1_C13_2, GR7_GC1_C2_4, GR3_GC0_C15_8, GR2_GC1_C2_9);

--LE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
LE1_MASTERHWDATA[27] = INPUT(GR12_GC1_C1_8, GR0_GC1_C1_6, GR2_GC1_C1_8, GR2_GC1_C2_0, GR0_GC1_C11_2, GR2_GC1_C13_2, GR0_GC1_C9_2, GR0_GC1_C12_4, GR0_GC1_C0_6, GR3_GC0_C15_6, GR2_GC1_C4_5);

--LE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
LE1_MASTERHWDATA[28] = INPUT(GR1_GC1_C1_7, GR1_GC1_C1_2, GR0_GC1_C15_2, GR2_GC1_C4_1, GR0_GC1_C9_1, GR0_GC1_C9_4, GR0_GC1_C6_3, GR0_GC1_C4_3, GR0_GC1_C2_5, GR3_GC0_C8_6, GR2_GC1_C9_9);

--LE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
LE1_MASTERHWDATA[29] = INPUT(GR11_GC1_C2_8, GR12_GC1_C1_5, GR12_GC1_C1_6, GR11_GC1_C1_9, GR12_GC1_C5_2, GR2_GC1_C13_4, GR12_GC1_C1_0, GR12_GC1_C3_1, GR12_GC1_C3_6, GR3_GC0_C8_4, GR2_GC1_C5_2);

--LE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
LE1_MASTERHWDATA[30] = INPUT(GR11_GC1_C1_3, GR11_GC1_C0_8, GR11_GC1_C0_9, GR11_GC1_C1_7, GR11_GC1_C7_1, GR11_GC1_C6_1, GR11_GC1_C7_2, GR11_GC1_C8_3, GR11_GC2_C3_5, GR3_GC0_C10_3, GR2_GC1_C5_5);

--LE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
LE1_MASTERHWDATA[31] = INPUT(GR11_GC1_C2_6, GR11_GC1_C0_3, GR11_GC1_C0_7, GR11_GC1_C0_1, GR11_GC1_C4_1, GR11_GC1_C6_9, GR11_GC1_C7_4, GR11_GC1_C8_5, GR11_GC1_C2_2, GR3_GC0_C8_2, GR2_GC1_C12_6);

--LE1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
LE1L332 = INPUT(GC1_C8_0);

--LE1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
LE1L432 = INPUT(GC1_C13_1);

--LE1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
LE1L532 = INPUT(GC0_C12_0);

--LE1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
LE1L632 = INPUT(GC0_C11_1);

--LE1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
LE1L671 = INPUT(GC0_C7_1);

--LE1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
LE1L771 = INPUT(GC0_C7_0);

--LE1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
LE1L871 = INPUT(GC0_C6_1);

--LE1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
LE1L971 = INPUT(GC0_C6_0);

--LE1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
LE1L081 = INPUT(GC0_C5_1);

--LE1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
LE1L181 = INPUT(GC0_C5_0);

--LE1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
LE1L281 = INPUT(GC0_C4_1);

--LE1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
LE1L381 = INPUT(GC0_C4_0);

--LE1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
LE1L481 = INPUT(GC0_C3_1);

--LE1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
LE1L581 = INPUT(GC0_C3_0);

--LE1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
LE1L681 = INPUT(GC0_C2_1);

--LE1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
LE1L781 = INPUT(GC0_C2_0);

--LE1L881 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
LE1L881 = INPUT(GC0_C1_1);

--LE1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
LE1L981 = INPUT(GC0_C1_0);

--LE1L091 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
LE1L091 = INPUT(GC0_C0_1);

--LE1L991 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
LE1L991 = INPUT(GC0_C9_1);

--LE1L002 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
LE1L002 = INPUT(GC0_C9_0);

--LE1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
LE1L142 = INPUT(GC1_C3_0);

--LE1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
LE1L242 = INPUT(GC1_C3_1);

--LE1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
LE1L342 = INPUT(GC1_C4_0);

--LE1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
LE1L442 = INPUT(GC1_C4_1);

--LE1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
LE1L542 = INPUT(GC1_C5_0);

--LE1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
LE1L642 = INPUT(GC1_C5_1);

--LE1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
LE1L742 = INPUT(GC1_C6_1);

--LE1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
LE1L842 = INPUT(GC1_C7_0);

--LE1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
LE1L942 = INPUT(GC1_C8_1);

--LE1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
LE1L052 = INPUT(GC1_C9_0);

--LE1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
LE1L152 = INPUT(GC1_C9_1);

--LE1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
LE1L252 = INPUT(GC1_C10_0);

--LE1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
LE1L352 = INPUT(GC1_C10_1);

--LE1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
LE1L452 = INPUT(GC1_C11_0);

--LE1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
LE1L552 = INPUT(GC1_C11_1);

--LE1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
LE1L652 = INPUT(GC1_C12_1);

--LE1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
LE1L752 = INPUT(GC1_C14_0);

--LE1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
LE1L852 = INPUT(GC1_C14_1);

--LE1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
LE1L952 = INPUT(GC1_C15_0);

--LE1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
LE1L062 = INPUT(GC0_C15_0);

--LE1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
LE1L162 = INPUT(GC0_C14_1);

--LE1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
LE1L262 = INPUT(GC0_C14_0);

--LE1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
LE1L362 = INPUT(GC0_C13_1);

--LE1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
LE1L462 = INPUT(GC0_C13_0);

--LE1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
LE1L562 = INPUT(30);

--LE1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
LE1L662 = INPUT(29);

--LE1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
LE1L762 = INPUT(28);

--LE1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
LE1L862 = INPUT(27);

--LE1L962 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
LE1L962 = INPUT(26);

--LE1L072 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
LE1L072 = INPUT(25);

--LE1L172 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
LE1L172 = INPUT(24);

--LE1L272 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
LE1L272 = INPUT(23);

--LE1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
LE1L972 = INPUT(GC1_C7_1);

--LE1L082 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
LE1L082 = INPUT(GC1_C13_0);

--LE1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
LE1L182 = INPUT(GC0_C12_1);

--LE1L282 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
LE1L282 = INPUT(22);

--LE1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
LE1L732 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--LE1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
LE1L832 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--LE1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
LE1L932 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--LE1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
LE1L042 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--LE1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
LE1L55 = INPUT(GC2_C9_1);

--LE1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
LE1L65 = INPUT(GC2_C9_0);

--LE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
LE1L75 = INPUT(GC2_C8_1);

--LE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
LE1L85 = INPUT(GC2_C8_0);

--LE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
LE1L95 = INPUT(GC2_C7_1);

--LE1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
LE1L06 = INPUT(GC2_C7_0);

--LE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
LE1L16 = INPUT(GC2_C6_1);

--LE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
LE1L26 = INPUT(GC2_C6_0);

--LE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
LE1L36 = INPUT(GC2_C5_1);

--LE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
LE1L46 = INPUT(GC2_C5_0);

--LE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
LE1L56 = INPUT(GC2_C4_1);

--LE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
LE1L66 = INPUT(GC2_C4_0);

--LE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
LE1L76 = INPUT(GC2_C3_1);

--LE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
LE1L86 = INPUT(GC2_C3_0);

--LE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
LE1L96 = INPUT(GC2_C2_1);

--LE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
LE1L07 = INPUT(GC2_C2_0);

--LE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
LE1L92 = INPUT(GC3_C4_1);

--LE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
LE1L03 = INPUT(GC3_C5_0);

--LE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
LE1L33 = INPUT(GC3_C6_1);

--LE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
LE1L43 = INPUT(GC3_C7_0);

--LE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
LE1L53 = INPUT(GC3_C7_1);

--LE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
LE1L63 = INPUT(GC3_C8_0);

--LE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
LE1L4 = INPUT(GC3_C10_0);

--LE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
LE1L5 = INPUT(GC3_C10_1);

--LE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
LE1L6 = INPUT(GC3_C11_0);

--LE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
LE1L7 = INPUT(GC3_C11_1);

--LE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
LE1L8 = INPUT(GC3_C12_0);

--LE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
LE1L9 = INPUT(GC3_C12_1);

--LE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
LE1L01 = INPUT(GC3_C13_0);

--LE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
LE1L11 = INPUT(GC3_C13_1);

--LE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
LE1L21 = INPUT(GC3_C14_0);

--LE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
LE1L31 = INPUT(GC3_C14_1);

--LE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
LE1L41 = INPUT(GC3_C15_0);

--LE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
LE1L51 = INPUT(GC2_C15_0);

--LE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
LE1L61 = INPUT(GC2_C14_1);

--LE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
LE1L71 = INPUT(GC2_C14_0);

--LE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
LE1L81 = INPUT(GC2_C13_1);

--LE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
LE1L91 = INPUT(GC2_C13_0);

--LE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
LE1L02 = INPUT(GC2_C12_1);

--LE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
LE1L12 = INPUT(GC2_C12_0);

--LE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
LE1L22 = INPUT(GC2_C11_1);

--LE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
LE1L32 = INPUT(GC2_C11_0);

--LE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
LE1L42 = INPUT(GC2_C10_1);

--LE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
LE1L52 = INPUT(GC2_C10_0);

--LE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
LE1L62 = INPUT(34);

--LE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
LE1L72 = INPUT(33);

--LE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
LE1L82 = INPUT(32);


--KB1_SYS_RESET is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SYS_RESET at LC7_12_E4
--operation mode is normal

KB1_SYS_RESET_lut_out = !NB1L22Q & (KB1_SYS_RESET # KB1_CMD_WAIT & TB1L32Q);
KB1_SYS_RESET = DFFE(KB1_SYS_RESET_lut_out, GLOBAL(FE1_outclock0), , , );


--GD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~36 at LC3_11_O4
--operation mode is normal

GD1L22 = !JB41_sload_path[2] & !JB41_sload_path[1] # !JB41_sload_path[3];


--JC4_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_9_T4
--operation mode is normal

JC4_dffs[0]_lut_out = JC4_dffs[1] # XD1L9Q;
JC4_dffs[0] = DFFE(JC4_dffs[0]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--GD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2222 at LC3_12_O3
--operation mode is normal

GD1L41 = JB31_pre_out[7] $ (JB41_sload_path[4] # !GD1L22) # !JC4_dffs[0];


--NB1L81Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg at LC3_13_O3
--operation mode is normal

NB1L81Q_lut_out = NB1L1 # NB1L81Q & (!NB1L21 # !NB1L7);
NB1L81Q = DFFE(NB1L81Q_lut_out, GLOBAL(FE1_outclock0), !KB1L25, , );


--NB1L91Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg at LC10_13_O3
--operation mode is normal

NB1L91Q_lut_out = KB1_SND_PULSE & (NB1L2 # !NB1L4 & NB1L91Q) # !KB1_SND_PULSE & !NB1L4 & NB1L91Q;
NB1L91Q = DFFE(NB1L91Q_lut_out, GLOBAL(FE1_outclock0), !KB1L25, , );


--GD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2223 at LC5_12_O3
--operation mode is normal

GD1L51 = NB1L81Q & !NB1L91Q & JB31_pre_out[7] # !NB1L81Q & (NB1L91Q & !JB31_pre_out[7] # !NB1L91Q & GD1L41);


--GD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~37 at LC5_11_O4
--operation mode is normal

GD1L32 = !JB41_sload_path[4] & (!JB41_sload_path[2] & !JB41_sload_path[1] # !JB41_sload_path[3]);


--GD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2224 at LC4_13_O3
--operation mode is normal

GD1L01 = !NB1L91Q & (NB1L81Q # GD1L32 & JC4_dffs[0]);


--GD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2225 at LC5_13_O3
--operation mode is normal

GD1L11 = !NB1L81Q & (NB1L91Q # !GD1L32 & JC4_dffs[0]);


--GD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[6]~2226 at LC8_16_T4
--operation mode is normal

GD1L31 = GD1L01 & (JB31_pre_out[6] # GD1L11) # !GD1L01 & !JB31_pre_out[6] & GD1L11;


--GD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2227 at LC5_16_T4
--operation mode is normal

GD1L21 = GD1L01 & (JB31_pre_out[5] # GD1L11) # !GD1L01 & !JB31_pre_out[5] & GD1L11;


--GD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[4]~2228 at LC6_16_T4
--operation mode is normal

GD1L9 = GD1L01 & (JB31_pre_out[4] # GD1L11) # !GD1L01 & !JB31_pre_out[4] & GD1L11;


--GD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[3]~2229 at LC7_16_T4
--operation mode is normal

GD1L8 = GD1L01 & (JB31_pre_out[3] # GD1L11) # !GD1L01 & !JB31_pre_out[3] & GD1L11;


--GD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[2]~2230 at LC9_16_T4
--operation mode is normal

GD1L7 = GD1L01 & (JB31_pre_out[2] # GD1L11) # !GD1L01 & !JB31_pre_out[2] & GD1L11;


--GD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[1]~2231 at LC10_16_T4
--operation mode is normal

GD1L6 = GD1L01 & (JB31_pre_out[1] # GD1L11) # !GD1L01 & !JB31_pre_out[1] & GD1L11;


--GD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[0]~2232 at LC3_16_T4
--operation mode is normal

GD1L5 = GD1L01 & (JB31_q[0] # GD1L11) # !GD1L01 & !JB31_q[0] & GD1L11;


--DB1L2 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC8_2_Z2
--operation mode is normal

DB1L2 = DB1_launch_mode[0] # DB1_discFF & DB1_launch_mode[1];


--BB1L712Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC3_6_Z3
--operation mode is normal

BB1L712Q_lut_out = BB1L162Q # BB1L712Q & (BB1L852Q # !BB1L181);
BB1L712Q = DFFE(BB1L712Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L9Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0 at LC6_7_Z3
--operation mode is normal

BB1L9Q_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1L9Q = DFFE(BB1L9Q_lut_out, GLOBAL(FE2_outclock1), !GLOBAL(V1L4Q), , );


--CB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC8_2_R2
--operation mode is normal

CB1L671Q_lut_out = CB1L971Q # CB1L671Q & (CB1L081Q # !CB1L011);
CB1L671Q = DFFE(CB1L671Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L812Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0 at LC3_3_Z3
--operation mode is normal

BB1L812Q_lut_out = BB1L281 # BB1L812Q & (BB1L381 # !BB1L081);
BB1L812Q = DFFE(BB1L812Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1] at LC8_6_Z3
--operation mode is normal

BB1_channel[1]_lut_out = BB1_channel[1] & (BB1L852Q & !BB1_channel[0] # !BB1L581) # !BB1_channel[1] & BB1L852Q & BB1_channel[0];
BB1_channel[1] = DFFE(BB1_channel[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0] at LC5_6_Z3
--operation mode is normal

BB1_channel[0]_lut_out = BB1L852Q & (!BB1_channel[0] # !BB1L581) # !BB1L852Q & !BB1L581 & BB1_channel[0];
BB1_channel[0] = DFFE(BB1_channel[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L912Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC4_2_Z3
--operation mode is normal

BB1L912Q_lut_out = BB1L462Q # BB1L912Q & (!BB1L681 # !BB1L781);
BB1L912Q = DFFE(BB1L912Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L1Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC5_5_Z3
--operation mode is normal

BB1L1Q_lut_out = BB1L981 # BB1L1Q & (BB1L652Q # !BB1L091);
BB1L1Q = DFFE(BB1L1Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L01Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC7_7_Z3
--operation mode is normal

BB1L01Q_lut_out = BB1L01Q & (BB1L191 # !BB1L481) # !BB1L291;
BB1L01Q = DFFE(BB1L01Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L11Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC9_6_Z3
--operation mode is normal

BB1L11Q_lut_out = BB1L11Q & (BB1L752Q # !BB1L091) # !BB1L481;
BB1L11Q = DFFE(BB1L11Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--DB2L2 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC7_1_Z2
--operation mode is normal

DB2L2 = DB2_launch_mode[0] # DB2_discFF & DB2_launch_mode[1];


--BB2L912Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC8_5_V2
--operation mode is normal

BB2L912Q_lut_out = BB2L462Q # BB2L912Q & (!BB2L281 # !BB2L381);
BB2L912Q = DFFE(BB2L912Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L9Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0 at LC5_14_V2
--operation mode is normal

BB2L9Q_lut_out = BB2_counterclk_high # !BB2_cclk & !BB2_counterclk_low;
BB2L9Q = DFFE(BB2L9Q_lut_out, GLOBAL(FE2_outclock1), !GLOBAL(V1L4Q), , );


--CB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC6_6_S4
--operation mode is normal

CB2L671Q_lut_out = CB2L971Q # CB2L671Q & (CB2L081Q # !CB2L011);
CB2L671Q = DFFE(CB2L671Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L022Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0 at LC9_15_V2
--operation mode is normal

BB2L022Q_lut_out = BB2L022Q & (BB2L062Q # !BB2L481) # !BB2L581;
BB2L022Q = DFFE(BB2L022Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1] at LC9_4_V2
--operation mode is normal

BB2_channel[1]_lut_out = BB2_channel[1] & (!BB2_channel[0] & BB2L162Q # !BB2L781) # !BB2_channel[1] & BB2_channel[0] & BB2L162Q;
BB2_channel[1] = DFFE(BB2_channel[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0] at LC7_4_V2
--operation mode is normal

BB2_channel[0]_lut_out = BB2_channel[0] & (!BB2L281 # !BB2L681) # !BB2_channel[0] & BB2L162Q;
BB2_channel[0] = DFFE(BB2_channel[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L122Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC3_3_V2
--operation mode is normal

BB2L122Q_lut_out = BB2L762Q # BB2L122Q & BB2L15;
BB2L122Q = DFFE(BB2L122Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L1Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC6_5_V2
--operation mode is normal

BB2L1Q_lut_out = BB2L162Q # BB2L1Q & BB2L981 # !BB2L581;
BB2L1Q = DFFE(BB2L1Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L01Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC4_1_V2
--operation mode is normal

BB2L01Q_lut_out = BB2L091 # BB2L01Q & (BB2L191 # !BB2L681);
BB2L01Q = DFFE(BB2L01Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L11Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC1_5_V2
--operation mode is normal

BB2L11Q_lut_out = BB2L562Q # BB2L462Q # BB2L11Q & !BB2L281;
BB2L11Q = DFFE(BB2L11Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--P1L18Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0 at LC6_14_G3
--operation mode is normal

P1L18Q_lut_out = !P1_MultiSPE1;
P1L18Q = DFFE(P1L18Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--P1L101Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0 at LC3_3_Y3
--operation mode is normal

P1L101Q_lut_out = !P1_OneSPE1;
P1L101Q = DFFE(P1L101Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--M1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0 at LC5_16_J4
--operation mode is normal

M1L3Q_lut_out = M1_tick_old # M1_i4 # M1_tick_old0 # M1_tick_old1;
M1L3Q = DFFE(M1L3Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1L35Q is r2r:inst_r2r|R2BUS[6]~reg0 at LC9_1_P2
--operation mode is normal

U1L35Q_lut_out = !U1_cnt[6];
U1L35Q = DFFE(U1L35Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--U1L25Q is r2r:inst_r2r|R2BUS[5]~reg0 at LC3_1_P2
--operation mode is normal

U1L25Q_lut_out = U1_cnt[5];
U1L25Q = DFFE(U1L25Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--U1L15Q is r2r:inst_r2r|R2BUS[4]~reg0 at LC6_1_P2
--operation mode is normal

U1L15Q_lut_out = U1_cnt[4];
U1L15Q = DFFE(U1L15Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--U1L05Q is r2r:inst_r2r|R2BUS[3]~reg0 at LC5_1_P2
--operation mode is normal

U1L05Q_lut_out = U1_cnt[3];
U1L05Q = DFFE(U1L05Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--U1L94Q is r2r:inst_r2r|R2BUS[2]~reg0 at LC3_12_P2
--operation mode is normal

U1L94Q_lut_out = U1_cnt[2];
U1L94Q = DFFE(U1L94Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--U1L84Q is r2r:inst_r2r|R2BUS[1]~reg0 at LC5_12_P2
--operation mode is normal

U1L84Q_lut_out = U1_cnt[1];
U1L84Q = DFFE(U1L84Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--U1L74Q is r2r:inst_r2r|R2BUS[0]~reg0 at LC7_1_P2
--operation mode is normal

U1L74Q_lut_out = U1_cnt[0];
U1L74Q = DFFE(U1L74Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--W1L8Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0 at LC5_14_Z2
--operation mode is normal

W1L8Q_lut_out = W1_LEDdelay[3];
W1L8Q = DFFE(W1L8Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L81Q is flasher_board:flasher_board_inst|FL_Trigger~reg0 at LC10_8_J4
--operation mode is normal

F1L81Q_lut_out = F1_LEDdelay[3];
F1L81Q = DFFE(F1L81Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26] at LC5_2_C2
--operation mode is normal

Y1_command_2_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_2_local[26] = DFFE(Y1_command_2_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--K1_atwd1_trigger_old is coinc:inst_coinc|atwd1_trigger_old at LC2_9_X2
--operation mode is normal

K1_atwd1_trigger_old_lut_out = DB2_ATWDTrigger_sig;
K1_atwd1_trigger_old = DFFE(K1_atwd1_trigger_old_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_i1217 is coinc:inst_coinc|i1217 at LC9_8_X2
--operation mode is normal

K1_i1217 = DB2_ATWDTrigger_sig & !K1_atwd1_trigger_old;


--K1_atwd0_trigger_old is coinc:inst_coinc|atwd0_trigger_old at LC5_14_U2
--operation mode is normal

K1_atwd0_trigger_old_lut_out = DB1_ATWDTrigger_sig;
K1_atwd0_trigger_old = DFFE(K1_atwd0_trigger_old_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_i1213 is coinc:inst_coinc|i1213 at LC4_14_U2
--operation mode is normal

K1_i1213 = !K1_atwd0_trigger_old & DB1_ATWDTrigger_sig;


--K1_LC_down_b is coinc:inst_coinc|LC_down_b at LC8_8_C3
--operation mode is normal

K1_LC_down_b_lut_out = VCC;
K1_LC_down_b = DFFE(K1_LC_down_b_lut_out, COINC_DOWN_B, !K1_LC_down_b_rst[0], , );


--K1_LC_down_a is coinc:inst_coinc|LC_down_a at LC5_7_B3
--operation mode is normal

K1_LC_down_a_lut_out = VCC;
K1_LC_down_a = DFFE(K1_LC_down_a_lut_out, COINC_DOWN_A, !K1_LC_down_a_rst[0], , );


--K1_LC_RX_down_old is coinc:inst_coinc|LC_RX_down_old at LC4_8_J2
--operation mode is normal

K1_LC_RX_down_old_lut_out = !K1_LC_RX_down_old & K1_LC_down_a & K1_LC_down_b;
K1_LC_RX_down_old = DFFE(K1_LC_RX_down_old_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L67 is coinc:inst_coinc|i955~35 at LC7_4_J2
--operation mode is normal

K1L67 = K1_LC_down_b & !K1_LC_RX_down_old & K1_LC_down_a;


--K1_LC_up_b is coinc:inst_coinc|LC_up_b at LC10_9_C3
--operation mode is normal

K1_LC_up_b_lut_out = VCC;
K1_LC_up_b = DFFE(K1_LC_up_b_lut_out, COINC_UP_B, !K1_LC_up_b_rst[0], , );


--K1_LC_up_a is coinc:inst_coinc|LC_up_a at LC9_12_B3
--operation mode is normal

K1_LC_up_a_lut_out = VCC;
K1_LC_up_a = DFFE(K1_LC_up_a_lut_out, COINC_UP_A, !K1_LC_up_a_rst[0], , );


--K1_LC_RX_up_old is coinc:inst_coinc|LC_RX_up_old at LC10_8_R2
--operation mode is normal

K1_LC_RX_up_old_lut_out = !K1_LC_RX_up_old & K1_LC_up_a & K1_LC_up_b;
K1_LC_RX_up_old = DFFE(K1_LC_RX_up_old_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L57 is coinc:inst_coinc|i950~35 at LC4_2_J2
--operation mode is normal

K1L57 = K1_LC_up_a & K1_LC_up_b & !K1_LC_RX_up_old;


--VB1_DPR_DAT_WR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR at LC2_4_A4
--operation mode is normal

VB1_DPR_DAT_WR_lut_out = !EC1L92Q & EC1L01Q & VB1_BYTE0 & VB1_DAT_MSG;
VB1_DPR_DAT_WR = DFFE(VB1_DPR_DAT_WR_lut_out, GLOBAL(FE1_outclock0), , , );


--LB1_inst46[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0] at LC8_8_A4
--operation mode is normal

LB1_inst46[0]_lut_out = LB1_inst45[0];
LB1_inst46[0] = DFFE(LB1_inst46[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst46[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1] at LC6_8_A4
--operation mode is normal

LB1_inst46[1]_lut_out = LB1_inst45[1];
LB1_inst46[1] = DFFE(LB1_inst46[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst46[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2] at LC10_8_A4
--operation mode is normal

LB1_inst46[2]_lut_out = LB1_inst45[2];
LB1_inst46[2] = DFFE(LB1_inst46[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst46[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3] at LC4_11_A4
--operation mode is normal

LB1_inst46[3]_lut_out = LB1_inst45[3];
LB1_inst46[3] = DFFE(LB1_inst46[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst46[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4] at LC2_11_A4
--operation mode is normal

LB1_inst46[4]_lut_out = LB1_inst45[4];
LB1_inst46[4] = DFFE(LB1_inst46[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst46[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5] at LC7_9_A4
--operation mode is normal

LB1_inst46[5]_lut_out = LB1_inst45[5];
LB1_inst46[5] = DFFE(LB1_inst46[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst46[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6] at LC9_12_A4
--operation mode is normal

LB1_inst46[6]_lut_out = LB1_inst45[6];
LB1_inst46[6] = DFFE(LB1_inst46[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst46[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7] at LC7_11_A4
--operation mode is normal

LB1_inst46[7]_lut_out = LB1_inst45[7];
LB1_inst46[7] = DFFE(LB1_inst46[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst43[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0] at LC9_11_A4
--operation mode is normal

LB1_inst43[0]_lut_out = JC1_dffs[0];
LB1_inst43[0] = DFFE(LB1_inst43[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst43[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1] at LC7_12_A4
--operation mode is normal

LB1_inst43[1]_lut_out = JC1_dffs[1];
LB1_inst43[1] = DFFE(LB1_inst43[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst43[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2] at LC4_13_A4
--operation mode is normal

LB1_inst43[2]_lut_out = JC1_dffs[2];
LB1_inst43[2] = DFFE(LB1_inst43[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst43[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3] at LC8_11_A4
--operation mode is normal

LB1_inst43[3]_lut_out = JC1_dffs[3];
LB1_inst43[3] = DFFE(LB1_inst43[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst43[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4] at LC5_12_A4
--operation mode is normal

LB1_inst43[4]_lut_out = JC1_dffs[4];
LB1_inst43[4] = DFFE(LB1_inst43[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst43[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5] at LC8_13_A4
--operation mode is normal

LB1_inst43[5]_lut_out = JC1_dffs[5];
LB1_inst43[5] = DFFE(LB1_inst43[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst43[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6] at LC6_11_A4
--operation mode is normal

LB1_inst43[6]_lut_out = JC1_dffs[6];
LB1_inst43[6] = DFFE(LB1_inst43[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst43[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7] at LC3_12_A4
--operation mode is normal

LB1_inst43[7]_lut_out = JC1_dffs[7];
LB1_inst43[7] = DFFE(LB1_inst43[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1L11);


--LB1_inst41[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0] at LC10_13_A4
--operation mode is normal

LB1_inst41[0]_lut_out = JC1_dffs[0];
LB1_inst41[0] = DFFE(LB1_inst41[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1L21);


--LB1_inst41[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1] at LC6_12_A4
--operation mode is normal

LB1_inst41[1]_lut_out = JC1_dffs[1];
LB1_inst41[1] = DFFE(LB1_inst41[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1L21);


--LB1_inst41[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2] at LC1_13_A4
--operation mode is normal

LB1_inst41[2]_lut_out = JC1_dffs[2];
LB1_inst41[2] = DFFE(LB1_inst41[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1L21);


--LB1_inst41[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3] at LC7_13_A4
--operation mode is normal

LB1_inst41[3]_lut_out = JC1_dffs[3];
LB1_inst41[3] = DFFE(LB1_inst41[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1L21);


--LB1_inst41[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4] at LC3_13_A4
--operation mode is normal

LB1_inst41[4]_lut_out = JC1_dffs[4];
LB1_inst41[4] = DFFE(LB1_inst41[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1L21);


--LB1_inst41[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5] at LC5_13_A4
--operation mode is normal

LB1_inst41[5]_lut_out = JC1_dffs[5];
LB1_inst41[5] = DFFE(LB1_inst41[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1L21);


--LB1_inst41[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6] at LC2_13_A4
--operation mode is normal

LB1_inst41[6]_lut_out = JC1_dffs[6];
LB1_inst41[6] = DFFE(LB1_inst41[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1L21);


--LB1_inst41[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7] at LC9_13_A4
--operation mode is normal

LB1_inst41[7]_lut_out = JC1_dffs[7];
LB1_inst41[7] = DFFE(LB1_inst41[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1L21);


--LB1_inst38[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0] at LC2_15_A4
--operation mode is normal

LB1_inst38[0]_lut_out = JC1_dffs[0];
LB1_inst38[0] = DFFE(LB1_inst38[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1L31);


--LB1_inst38[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1] at LC10_15_A4
--operation mode is normal

LB1_inst38[1]_lut_out = JC1_dffs[1];
LB1_inst38[1] = DFFE(LB1_inst38[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1L31);


--LB1_inst38[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2] at LC8_15_A4
--operation mode is normal

LB1_inst38[2]_lut_out = JC1_dffs[2];
LB1_inst38[2] = DFFE(LB1_inst38[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1L31);


--LB1_inst38[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3] at LC4_15_A4
--operation mode is normal

LB1_inst38[3]_lut_out = JC1_dffs[3];
LB1_inst38[3] = DFFE(LB1_inst38[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1L31);


--LB1_inst38[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4] at LC7_15_A4
--operation mode is normal

LB1_inst38[4]_lut_out = JC1_dffs[4];
LB1_inst38[4] = DFFE(LB1_inst38[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1L31);


--LB1_inst38[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5] at LC5_15_A4
--operation mode is normal

LB1_inst38[5]_lut_out = JC1_dffs[5];
LB1_inst38[5] = DFFE(LB1_inst38[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1L31);


--LB1_inst38[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6] at LC9_15_A4
--operation mode is normal

LB1_inst38[6]_lut_out = JC1_dffs[6];
LB1_inst38[6] = DFFE(LB1_inst38[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1L31);


--LB1_inst38[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7] at LC6_15_A4
--operation mode is normal

LB1_inst38[7]_lut_out = JC1_dffs[7];
LB1_inst38[7] = DFFE(LB1_inst38[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1L31);


--B1L33Q is ahb_slave:ahb_slave_inst|masterhready~reg0 at LC6_15_A1
--operation mode is normal

B1L33Q_lut_out = !B1L9 & !B1L75Q & (B1L35Q # !B1L01);
B1L33Q = DFFE(B1L33Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--KE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0 at LC6_13_A3
--operation mode is normal

KE1L1 = ME1_portadataout[0] & ME2_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC1_8_H3
--operation mode is normal

G1L1Q_lut_out = R1L501Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC4_2_H3
--operation mode is normal

G1L2Q_lut_out = R1L601Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC7_6_H3
--operation mode is normal

G1L3Q_lut_out = R1L701Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC6_6_H3
--operation mode is normal

G1L4Q_lut_out = R1L801Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC5_3_H3
--operation mode is normal

G1L5Q_lut_out = R1L901Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC1_5_H3
--operation mode is normal

G1L6Q_lut_out = R1L011Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC7_5_H3
--operation mode is normal

G1L7Q_lut_out = R1L111Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC6_5_H3
--operation mode is normal

G1L8Q_lut_out = R1L211Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC10_4_H3
--operation mode is normal

G1L9Q_lut_out = R1L311Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC2_6_H3
--operation mode is normal

G1L01Q_lut_out = R1L411Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC6_3_H3
--operation mode is normal

G1L11Q_lut_out = R1L511Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC4_3_H3
--operation mode is normal

G1L21Q_lut_out = R1L611Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC10_3_H3
--operation mode is normal

G1L31Q_lut_out = R1L711Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC2_3_H3
--operation mode is normal

G1L41Q_lut_out = R1L811Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC9_6_H3
--operation mode is normal

G1L51Q_lut_out = R1L911Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC2_8_H3
--operation mode is normal

G1L61Q_lut_out = R1L021Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC3_5_H3
--operation mode is normal

G1L71Q_lut_out = R1L121Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC2_15_H3
--operation mode is normal

G1L81Q_lut_out = R1L221Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC7_3_H3
--operation mode is normal

G1L91Q_lut_out = R1L321Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC10_6_H3
--operation mode is normal

G1L02Q_lut_out = R1L421Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC6_16_H3
--operation mode is normal

G1L12Q_lut_out = R1L521Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC4_4_H3
--operation mode is normal

G1L22Q_lut_out = R1L621Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC8_15_H3
--operation mode is normal

G1L32Q_lut_out = R1L721Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC1_1_H3
--operation mode is normal

G1L42Q_lut_out = R1L821Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC1_3_H3
--operation mode is normal

G1L52Q_lut_out = R1L921Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC7_4_H3
--operation mode is normal

G1L62Q_lut_out = R1L031Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC9_15_H3
--operation mode is normal

G1L72Q_lut_out = R1L131Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC3_16_H3
--operation mode is normal

G1L82Q_lut_out = R1L231Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC6_15_H3
--operation mode is normal

G1L92Q_lut_out = R1L331Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC7_16_H3
--operation mode is normal

G1L03Q_lut_out = R1L431Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC4_15_H3
--operation mode is normal

G1L13Q_lut_out = R1L531Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC5_16_H3
--operation mode is normal

G1L23Q_lut_out = R1L631Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L9201Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0 at LC8_8_J3
--operation mode is normal

Y1L9201Q_lut_out = Y1L234 # Y1L134 # Y1L383 & Y1L247;
Y1L9201Q = DFFE(Y1L9201Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L0301Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0 at LC7_2_E3
--operation mode is normal

Y1L0301Q_lut_out = Y1L824 # Y1L724 # Y1L383 & Y1L447;
Y1L0301Q = DFFE(Y1L0301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L1301Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0 at LC9_4_J3
--operation mode is normal

Y1L1301Q_lut_out = Y1L524 # Y1L424 # Y1L383 & Y1L647;
Y1L1301Q = DFFE(Y1L1301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L2301Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0 at LC7_2_B3
--operation mode is normal

Y1L2301Q_lut_out = Y1L124 # Y1L224 # Y1L383 & Y1L847;
Y1L2301Q = DFFE(Y1L2301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L3301Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0 at LC10_2_M3
--operation mode is normal

Y1L3301Q_lut_out = Y1L914 # Y1L814 # Y1L383 & Y1L057;
Y1L3301Q = DFFE(Y1L3301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L4301Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0 at LC10_12_I3
--operation mode is normal

Y1L4301Q_lut_out = Y1L514 # Y1L414 # Y1L383 & Y1L257;
Y1L4301Q = DFFE(Y1L4301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L5301Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0 at LC10_1_A3
--operation mode is normal

Y1L5301Q_lut_out = Y1L214 # Y1L014 # Y1L383 & Y1L457;
Y1L5301Q = DFFE(Y1L5301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L6301Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0 at LC9_6_A3
--operation mode is normal

Y1L6301Q_lut_out = Y1L904 # Y1L804 # Y1L383 & Y1L657;
Y1L6301Q = DFFE(Y1L6301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L7301Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0 at LC10_3_A3
--operation mode is normal

Y1L7301Q_lut_out = Y1L604 # Y1L704 # Y1L383 & Y1L857;
Y1L7301Q = DFFE(Y1L7301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L8301Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0 at LC8_8_A3
--operation mode is normal

Y1L8301Q_lut_out = Y1L504 # Y1L404 # Y1L383 & Y1L067;
Y1L8301Q = DFFE(Y1L8301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L9301Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0 at LC4_7_I3
--operation mode is normal

Y1L9301Q_lut_out = Y1L204 # Y1L304 # Y1L383 & Y1L267;
Y1L9301Q = DFFE(Y1L9301Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L0401Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0 at LC4_3_A3
--operation mode is normal

Y1L0401Q_lut_out = Y1L004 # Y1L104 # Y1L383 & Y1L467;
Y1L0401Q = DFFE(Y1L0401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L1401Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0 at LC9_2_B3
--operation mode is normal

Y1L1401Q_lut_out = Y1L993 # Y1L893 # Y1L383 & Y1L667;
Y1L1401Q = DFFE(Y1L1401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L2401Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0 at LC9_12_A3
--operation mode is normal

Y1L2401Q_lut_out = Y1L793 # Y1L693 # Y1L383 & Y1L867;
Y1L2401Q = DFFE(Y1L2401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L3401Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0 at LC7_7_F3
--operation mode is normal

Y1L3401Q_lut_out = Y1L493 # Y1L593 # Y1L383 & Y1L077;
Y1L3401Q = DFFE(Y1L3401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L4401Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0 at LC8_6_A3
--operation mode is normal

Y1L4401Q_lut_out = Y1L193 # Y1L293 # Y1L383 & Y1L277;
Y1L4401Q = DFFE(Y1L4401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L5401Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0 at LC4_4_A2
--operation mode is normal

Y1L5401Q_lut_out = Y1L483 & (Y1L683 # Y1L783 & !Y1L654);
Y1L5401Q = DFFE(Y1L5401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L6401Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0 at LC2_4_A2
--operation mode is normal

Y1L6401Q_lut_out = Y1L483 & (Y1L083 # Y1L405 & Y1L183);
Y1L6401Q = DFFE(Y1L6401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L7401Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0 at LC4_4_D2
--operation mode is normal

Y1L7401Q_lut_out = Y1L483 & (Y1L873 # Y1L805 & Y1L183);
Y1L7401Q = DFFE(Y1L7401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L8401Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0 at LC5_4_D2
--operation mode is normal

Y1L8401Q_lut_out = Y1L483 & (Y1L673 # Y1L215 & Y1L183);
Y1L8401Q = DFFE(Y1L8401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L9401Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0 at LC7_2_D2
--operation mode is normal

Y1L9401Q_lut_out = Y1L483 & (Y1L473 # Y1L183 & Y1L615);
Y1L9401Q = DFFE(Y1L9401Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L0501Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0 at LC8_6_D2
--operation mode is normal

Y1L0501Q_lut_out = Y1L483 & (Y1L273 # Y1L025 & Y1L183);
Y1L0501Q = DFFE(Y1L0501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L1501Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0 at LC1_4_D2
--operation mode is normal

Y1L1501Q_lut_out = Y1L483 & (Y1L073 # Y1L425 & Y1L183);
Y1L1501Q = DFFE(Y1L1501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L2501Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0 at LC2_15_A2
--operation mode is normal

Y1L2501Q_lut_out = Y1L483 & (Y1L863 # Y1L183 & Y1L825);
Y1L2501Q = DFFE(Y1L2501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L3501Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0 at LC10_9_A2
--operation mode is normal

Y1L3501Q_lut_out = Y1L483 & (Y1L563 # !Y1L654 & Y1L663);
Y1L3501Q = DFFE(Y1L3501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L4501Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0 at LC5_2_A2
--operation mode is normal

Y1L4501Q_lut_out = Y1L483 & (Y1L363 # Y1L183 & Y1L635);
Y1L4501Q = DFFE(Y1L4501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L5501Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0 at LC5_6_A2
--operation mode is normal

Y1L5501Q_lut_out = Y1L483 & (Y1L163 # Y1L183 & Y1L045);
Y1L5501Q = DFFE(Y1L5501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L6501Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0 at LC7_12_A2
--operation mode is normal

Y1L6501Q_lut_out = Y1L483 & (Y1L953 # Y1L183 & Y1L445);
Y1L6501Q = DFFE(Y1L6501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L7501Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0 at LC1_8_A2
--operation mode is normal

Y1L7501Q_lut_out = Y1L483 & (Y1L653 # Y1L753 & !Y1L654);
Y1L7501Q = DFFE(Y1L7501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L8501Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0 at LC2_3_M2
--operation mode is normal

Y1L8501Q_lut_out = Y1L483 & (Y1L453 # Y1L255 & Y1L183);
Y1L8501Q = DFFE(Y1L8501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L9501Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0 at LC7_1_L2
--operation mode is normal

Y1L9501Q_lut_out = Y1L483 & (Y1L253 # Y1L655 & Y1L183);
Y1L9501Q = DFFE(Y1L9501Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L0601Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0 at LC8_4_L2
--operation mode is normal

Y1L0601Q_lut_out = Y1L483 & (Y1L053 # Y1L065 & Y1L183);
Y1L0601Q = DFFE(Y1L0601Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--TB1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg at LC9_14_E4
--operation mode is normal

TB1L32Q_lut_out = TB1L2Q & TB1L6Q & !TB1L3Q & TB1L61;
TB1L32Q = DFFE(TB1L32Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , );


--KB1_CMD_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT at LC9_16_E4
--operation mode is normal

KB1_CMD_WAIT_lut_out = !NB1L22Q & (KB1L71 # KB1L51);
KB1_CMD_WAIT = DFFE(KB1_CMD_WAIT_lut_out, GLOBAL(FE1_outclock0), , , );


--NB1L22Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~reg at LC4_13_S3
--operation mode is normal

NB1L22Q_lut_out = (JB22_sload_path[1] & JB22_sload_path[2] & JB22_sload_path[3] & !JB22_sload_path[0]) & CASCADE(NB1L12);
NB1L22Q = DFFE(NB1L22Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--XD1L4Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg at LC6_14_O4
--operation mode is normal

XD1L4Q_lut_out = !XD1L3 & (!XD1_TXSHFT & XD1L7Q # !XD1L5);
XD1L4Q = DFFE(XD1L4Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--XD1L7Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg at LC10_15_O4
--operation mode is normal

XD1L7Q_lut_out = XD1L7Q & (!XD1_TXSHFT # !JB51L11) # !XD1L5;
XD1L7Q = DFFE(XD1L7Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--JB41_pre_sclr is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC8_10_O4
--operation mode is normal

JB41_pre_sclr = PC11_aeb_out # !XD1L7Q;


--VB1_CTRL_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK at LC5_13_L4
--operation mode is normal

VB1_CTRL_OK_lut_out = !EC1L92Q & VB1_EOF_WAIT & EC1L11Q & !ZB1L7;
VB1_CTRL_OK = DFFE(VB1_CTRL_OK_lut_out, GLOBAL(FE1_outclock0), , , );


--TB1_domlev_up_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_ at LC5_2_A4
--operation mode is normal

TB1_domlev_up_rq__lut_out = JC1_dffs[7];
TB1_domlev_up_rq_ = DFFE(TB1_domlev_up_rq__lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , VB1L1);


--GD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|daclev_up~150 at LC8_2_A4
--operation mode is normal

GD1L71 = TB1_domlev_up_rq_ & VB1_CTRL_OK;


--PB1L23Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|dac_max[6]~reg at LC6_16_T1
--operation mode is normal

PB1L23Q_lut_out = !Y1L96Q;
PB1L23Q = DFFE(PB1L23Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--GD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~378 at LC10_15_T1
--operation mode is normal

GD1L91 = !JB31_pre_out[6] & !PB1L23Q # !JB31_pre_out[7];


--GD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~379 at LC2_15_T1
--operation mode is normal

GD1L02 = !JB31_pre_out[1] # !JB31_pre_out[4] # !JB31_pre_out[2] # !JB31_pre_out[3];


--PB1L03Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|dac_max[5]~reg at LC5_16_T1
--operation mode is normal

PB1L03Q_lut_out = !Y1L76Q;
PB1L03Q = DFFE(PB1L03Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--GD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~380 at LC9_15_T1
--operation mode is normal

GD1L12 = JB31_pre_out[5] & !PB1L03Q & (GD1L02 # !JB31_q[0]) # !JB31_pre_out[5] & (GD1L02 # !JB31_q[0] # !PB1L03Q);


--GD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~34 at LC8_15_T1
--operation mode is normal

GD1L81 = JB31_pre_out[6] $ !PB1L23Q;


--GD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|daclev_up~0 at LC7_15_T1
--operation mode is normal

GD1L61 = GD1L71 & (GD1L91 # GD1L12 & !GD1L81);


--Y1L68Q is slaveregister:slaveregister_inst|com_thr_del_wr~reg0 at LC3_12_I2
--operation mode is normal

Y1L68Q_lut_out = B1L04Q & Y1L021 & B1L53Q & Y1L644;
Y1L68Q = DFFE(Y1L68Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--KB1_CLR_BUF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CLR_BUF at LC6_16_O2
--operation mode is normal

KB1_CLR_BUF_lut_out = !NB1L22Q & TB1L7Q & (KB1_CMD_WAIT # KB1_CRES_WAIT);
KB1_CLR_BUF = DFFE(KB1_CLR_BUF_lut_out, GLOBAL(FE1_outclock0), , , );


--TB1_domlev_dn_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_ at LC3_2_A4
--operation mode is normal

TB1_domlev_dn_rq__lut_out = JC1_dffs[6];
TB1_domlev_dn_rq_ = DFFE(TB1_domlev_dn_rq__lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , VB1L1);


--GD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~192 at LC5_15_T4
--operation mode is normal

GD1L1 = JB31_pre_out[5] # JB31_pre_out[6];


--GD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~193 at LC7_2_A4
--operation mode is normal

GD1L2 = GD1L1 & VB1_CTRL_OK & JB31_pre_out[7] & TB1_domlev_dn_rq_;


--GD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~194 at LC9_14_T1
--operation mode is normal

GD1L3 = GD1L2 # KB1_CLR_BUF # Y1L68Q # GD1L61;


--GD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~195 at LC2_13_T1
--operation mode is normal

GD1L4 = KB1_CLR_BUF # Y1L68Q;


--JC4_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC10_8_T4
--operation mode is normal

JC4_dffs[1]_lut_out = JC4_dffs[2] & (HD1L71 # !XD1L9Q) # !JC4_dffs[2] & XD1L9Q & HD1L71;
JC4_dffs[1] = DFFE(JC4_dffs[1]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--XD1L9Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg at LC9_15_O4
--operation mode is normal

XD1L9Q_lut_out = !XD1L5 & (JB51L11 & XD1_TXSHFT # !XD1L7Q);
XD1L9Q = DFFE(XD1L9Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--XD1L8Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg at LC3_14_O4
--operation mode is normal

XD1L8Q_lut_out = XD1L1 # XD1L6 & (ND1L63Q # ND1L15Q);
XD1L8Q = DFFE(XD1L8Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--KB1_SND_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE at LC6_10_O3
--operation mode is normal

KB1_SND_PULSE_lut_out = !NB1L22Q & (KB1L94 # KB1_SEND_WT_1 & NB1L11Q);
KB1_SND_PULSE = DFFE(KB1_SND_PULSE_lut_out, GLOBAL(FE1_outclock0), , , );


--NB1L1 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~2 at LC9_13_O3
--operation mode is normal

NB1L1 = KB1_SND_PULSE & JB32_sload_path[1] & NB1L6;


--NB1L21 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_30us~80 at LC6_13_O3
--operation mode is normal

NB1L21 = !JB32_sload_path[2] & !JB32_sload_path[1] & JB32_sload_path[4];


--KB1_REC_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT at LC7_16_O2
--operation mode is normal

KB1_REC_WT_lut_out = !NB1L22Q & (KB1L33 # !NB1L11Q & KB1_REC_WT);
KB1_REC_WT = DFFE(KB1_REC_WT_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_REC_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE at LC1_16_O2
--operation mode is normal

KB1_REC_PULSE_lut_out = !NB1L22Q & (KB1L13 # NB1L11Q & KB1_REC_WT);
KB1_REC_PULSE = DFFE(KB1_REC_PULSE_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1L92 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~10 at LC8_16_O2
--operation mode is normal

KB1L92 = !KB1_REC_PULSE & !KB1_REC_WT;


--KB1_SEND_WT_2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT_2 at LC1_10_O3
--operation mode is normal

KB1_SEND_WT_2_lut_out = !NB1L22Q & (KB1_CLR_TIMER_2 # !NB1L11Q & KB1_SEND_WT_2);
KB1_SEND_WT_2 = DFFE(KB1_SEND_WT_2_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SEND_WT_1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT_1 at LC5_10_O3
--operation mode is normal

KB1_SEND_WT_1_lut_out = !NB1L22Q & (KB1_CLR_TIMER_1 # KB1_SEND_WT_1 & !NB1L11Q);
KB1_SEND_WT_1 = DFFE(KB1_SEND_WT_1_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1L25 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~0 at LC6_9_O3
--operation mode is normal

KB1L25 = KB1L92 & !KB1_SEND_WT_1 & !KB1_SND_PULSE & !KB1_SEND_WT_2;


--NB1L2 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~80 at LC7_13_O3
--operation mode is normal

NB1L2 = !JB32_sload_path[2] & JB32_sload_path[4] & !JB32_sload_path[1] & NB1L7;


--NB1L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~81 at LC3_5_O3
--operation mode is normal

NB1L3 = !JB32_sload_path[5] & JB32_sload_path[6] & !JB32_sload_path[4] & !JB32_sload_path[3];


--NB1L4 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~82 at LC8_13_O3
--operation mode is normal

NB1L4 = !JB32_sload_path[2] & NB1L8 & JB32_sload_path[1] & NB1L3;


--DB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC7_2_Z2
--operation mode is normal

DB1_launch_mode[0]_lut_out = !BB1L022Q & (DB1L31 # Y1_command_0_local[0] & DB1L11);
DB1_launch_mode[0] = DFFE(DB1_launch_mode[0]_lut_out, !GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--DB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF at LC3_13_F2
--operation mode is normal

DB1_discFF_lut_out = VCC;
DB1_discFF = DFFE(DB1_discFF_lut_out, GLOBAL(OneSPE), DB1_rst_trg, , );


--DB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC5_2_Z2
--operation mode is normal

DB1_launch_mode[1]_lut_out = !BB1L022Q & (DB1L21 # DB1L31 # !DB1L41);
DB1_launch_mode[1] = DFFE(DB1_launch_mode[1]_lut_out, !GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--V1L4Q is ROC:inst_ROC|RST~reg0 at LC6_3_N2
--operation mode is normal

V1L4Q_lut_out = !V1L3Q;
V1L4Q = DFFE(V1L4Q_lut_out, GLOBAL(FE1_outclock0), , , );


--BB1L162Q is atwd:atwd0|atwd_control:inst_atwd_control|state~27 at LC9_1_Z3
--operation mode is normal

BB1L162Q_lut_out = !i628 & (BB1L74 # BB1L162Q & !CB1L471Q);
BB1L162Q = DFFE(BB1L162Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~24 at LC7_5_Z3
--operation mode is normal

BB1L852Q_lut_out = BB1L262Q & !i628 & (!BB1_channel[1] # !BB1_channel[0]);
BB1L852Q = DFFE(BB1L852Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L562Q is atwd:atwd0|atwd_control:inst_atwd_control|state~31 at LC5_3_Z3
--operation mode is normal

BB1L562Q_lut_out = BB1L94 & (!K1L1Q # !Y1_command_2_local[3]);
BB1L562Q = DFFE(BB1L562Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L462Q is atwd:atwd0|atwd_control:inst_atwd_control|state~30 at LC7_1_Z3
--operation mode is normal

BB1L462Q_lut_out = !i628 & (BB1L752Q # BB1L462Q & BB1L05);
BB1L462Q = DFFE(BB1L462Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~25 at LC10_4_Z3
--operation mode is normal

BB1L952Q_lut_out = !DB1_TriggerComplete_in_sync & BB1L362Q & (!Y1_command_2_local[3] # !K1L1Q);
BB1L952Q = DFFE(BB1L952Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~26 at LC9_1_V3
--operation mode is normal

BB1L062Q_lut_out = !BB2L752Q & (!Y1_command_2_local[3] # !K1L1Q);
BB1L062Q = DFFE(BB1L062Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|i~5718 at LC7_2_Z3
--operation mode is normal

BB1L081 = !BB1L952Q & !BB1L562Q & !BB1L462Q & !BB1L062Q;


--BB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~21 at LC4_1_Z3
--operation mode is normal

BB1L552Q_lut_out = !i628 & (BB1L54 # BB1L462Q & !BB1L05);
BB1L552Q = DFFE(BB1L552Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~23 at LC9_4_Z3
--operation mode is normal

BB1L752Q_lut_out = !i628 & (BB1L852Q # BB1L562Q & DB1_TriggerComplete_in_sync);
BB1L752Q = DFFE(BB1L752Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~22 at LC2_5_Z3
--operation mode is normal

BB1L652Q_lut_out = !i628 & (BB1L652Q & !DB1_ATWDTrigger_sig # !BB1L64);
BB1L652Q = DFFE(BB1L652Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|i~5719 at LC1_6_Z3
--operation mode is normal

BB1L181 = !BB1L652Q & BB1L081 & !BB1L552Q & !BB1L752Q;


--BB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high at LC3_7_Z3
--operation mode is normal

BB1_counterclk_high_lut_out = BB1L162Q # BB1_counterclk_high & (!BB1L881 # !BB1L081);
BB1_counterclk_high = DFFE(BB1_counterclk_high_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low at LC5_7_Z3
--operation mode is normal

BB1_counterclk_low_lut_out = BB1L312 # BB1_counterclk_low & (!BB1L881 # !BB1L081);
BB1_counterclk_low = DFFE(BB1_counterclk_low_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk at LC3_8_Z3
--operation mode is normal

BB1_cclk_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1_cclk = DFFE(BB1_cclk_lut_out, GLOBAL(FE2_outclock1), , , !V1L4Q);


--CB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~22 at LC7_3_R2
--operation mode is normal

CB1L971Q_lut_out = CB1L871Q & CB1_divide_cnt[1];
CB1L971Q = DFFE(CB1L971Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~23 at LC4_3_R2
--operation mode is normal

CB1L081Q_lut_out = CB1L971Q # CB1L081Q & CB1_divide_cnt[1];
CB1L081Q = DFFE(CB1L081Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB1L381Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~26 at LC3_2_R2
--operation mode is normal

CB1L381Q_lut_out = CB1L281Q;
CB1L381Q = DFFE(CB1L381Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB1L281Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~25 at LC9_2_R2
--operation mode is normal

CB1L281Q_lut_out = CB1L181Q;
CB1L281Q = DFFE(CB1L281Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB1L011 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3130 at LC4_1_R2
--operation mode is normal

CB1L011 = !CB1L281Q & !CB1L381Q;


--BB1L362Q is atwd:atwd0|atwd_control:inst_atwd_control|state~29 at LC6_5_Z3
--operation mode is normal

BB1L362Q_lut_out = BB1L84 # BB1L262Q & BB1_channel[1] & BB1_channel[0];
BB1L362Q = DFFE(BB1L362Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L262Q is atwd:atwd0|atwd_control:inst_atwd_control|state~28 at LC7_3_Z3
--operation mode is normal

BB1L262Q_lut_out = CB1L471Q & BB1L162Q & (!Y1_command_2_local[3] # !K1L1Q);
BB1L262Q = DFFE(BB1L262Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~20 at LC3_8_V3
--operation mode is normal

BB2L752Q_lut_out = VCC;
BB2L752Q = DFFE(BB2L752Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|i~5720 at LC1_4_Z3
--operation mode is normal

BB1L281 = BB1L262Q # BB1L362Q # BB1L162Q # !BB2L752Q;


--BB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|i~5721 at LC2_4_Z3
--operation mode is normal

BB1L381 = BB1L852Q # BB1L752Q # BB1L652Q;


--BB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|i~5723 at LC9_3_Z3
--operation mode is normal

BB1L481 = !BB1L262Q & !BB1L162Q;


--BB1L581 is atwd:atwd0|atwd_control:inst_atwd_control|i~5724 at LC7_6_Z3
--operation mode is normal

BB1L581 = BB1L481 & !BB1L752Q & !BB1L552Q & BB1L081;


--BB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|i301~36 at LC9_7_Z3
--operation mode is normal

BB1L64 = !BB1L952Q & !BB1L062Q;


--BB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|i~5726 at LC1_2_Z3
--operation mode is normal

BB1L681 = BB1L64 & BB1L481 & !BB1L552Q & !BB1L562Q;


--BB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|i~5727 at LC8_4_Z3
--operation mode is normal

BB1L781 = !BB1L652Q & !BB1L752Q;


--BB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|i~5728 at LC4_4_Z3
--operation mode is normal

BB1L881 = !BB1L362Q & !BB1L852Q;


--BB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|i~5729 at LC3_4_Z3
--operation mode is normal

BB1L981 = BB1L262Q # BB1L162Q # !BB2L752Q # !BB1L881;


--BB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|i~5730 at LC6_6_Z3
--operation mode is normal

BB1L091 = !BB1L552Q & BB1L081;


--BB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|i~5732 at LC8_3_Z3
--operation mode is normal

BB1L191 = BB1L562Q # BB1L752Q # BB1L952Q # BB1L462Q;


--BB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|i~5733 at LC9_5_Z3
--operation mode is normal

BB1L291 = !BB1L852Q & !BB1L652Q & !BB1L362Q & BB2L752Q;


--DB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC3_1_Z2
--operation mode is normal

DB2_launch_mode[0]_lut_out = !BB2L222Q & DB2_i99;
DB2_launch_mode[0] = DFFE(DB2_launch_mode[0]_lut_out, !GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--DB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF at LC5_12_U2
--operation mode is normal

DB2_discFF_lut_out = VCC;
DB2_discFF = DFFE(DB2_discFF_lut_out, GLOBAL(OneSPE), DB2_rst_trg, , );


--DB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC5_1_Z2
--operation mode is normal

DB2_launch_mode[1]_lut_out = !BB2L222Q & (DB2_i99 # !BB2L2Q & !DB2L41);
DB2_launch_mode[1] = DFFE(DB2_launch_mode[1]_lut_out, !GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L462Q is atwd:atwd1|atwd_control:inst_atwd_control|state~27 at LC9_2_V2
--operation mode is normal

BB2L462Q_lut_out = !i630 & (BB2L74 # BB2L462Q & !CB2L471Q);
BB2L462Q = DFFE(BB2L462Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L862Q is atwd:atwd1|atwd_control:inst_atwd_control|state~31 at LC6_2_V2
--operation mode is normal

BB2L862Q_lut_out = !i630 & (BB2L94 # !DB2_TriggerComplete_in_sync & BB2L862Q);
BB2L862Q = DFFE(BB2L862Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L762Q is atwd:atwd1|atwd_control:inst_atwd_control|state~30 at LC1_1_V2
--operation mode is normal

BB2L762Q_lut_out = !i630 & (BB2L062Q # BB2L05 & BB2L762Q);
BB2L762Q = DFFE(BB2L762Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~25 at LC3_2_V2
--operation mode is normal

BB2L262Q_lut_out = BB2L662Q & !DB2_TriggerComplete_in_sync & (!Y1_command_2_local[3] # !K1L3Q);
BB2L262Q = DFFE(BB2L262Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~26 at LC8_3_V2
--operation mode is normal

BB2L362Q_lut_out = !BB2L752Q & (!K1L3Q # !Y1_command_2_local[3]);
BB2L362Q = DFFE(BB2L362Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|i~5707 at LC2_2_V2
--operation mode is normal

BB2L181 = !BB2L762Q & !BB2L262Q & !BB2L862Q & !BB2L362Q;


--BB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~21 at LC8_1_V2
--operation mode is normal

BB2L852Q_lut_out = !i630 & (BB2L54 # !BB2L05 & BB2L762Q);
BB2L852Q = DFFE(BB2L852Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~23 at LC8_4_V2
--operation mode is normal

BB2L062Q_lut_out = !i630 & (BB2L162Q # BB2L862Q & DB2_TriggerComplete_in_sync);
BB2L062Q = DFFE(BB2L062Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|i~5708 at LC9_5_V2
--operation mode is normal

BB2L281 = !BB2L852Q & BB2L181 & !BB2L062Q;


--BB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~24 at LC6_4_V2
--operation mode is normal

BB2L162Q_lut_out = BB2L562Q & !i630 & (!BB2_channel[1] # !BB2_channel[0]);
BB2L162Q = DFFE(BB2L162Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~22 at LC10_4_V2
--operation mode is normal

BB2L952Q_lut_out = !i630 & (!DB2_ATWDTrigger_sig & BB2L952Q # !BB2L64);
BB2L952Q = DFFE(BB2L952Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|i~5709 at LC3_5_V2
--operation mode is normal

BB2L381 = !BB2L952Q & !BB2L162Q;


--BB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high at LC5_15_V2
--operation mode is normal

BB2_counterclk_high_lut_out = BB2L462Q # BB2_counterclk_high & (!BB2L212 # !BB2L181);
BB2_counterclk_high = DFFE(BB2_counterclk_high_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low at LC8_15_V2
--operation mode is normal

BB2_counterclk_low_lut_out = BB2L312 # BB2_counterclk_low & (!BB2L212 # !BB2L181);
BB2_counterclk_low = DFFE(BB2_counterclk_low_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk at LC7_14_V2
--operation mode is normal

BB2_cclk_lut_out = BB2_counterclk_high # !BB2_cclk & !BB2_counterclk_low;
BB2_cclk = DFFE(BB2_cclk_lut_out, GLOBAL(FE2_outclock1), , , !V1L4Q);


--CB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~22 at LC3_16_S4
--operation mode is normal

CB2L971Q_lut_out = CB2L871Q & CB2_divide_cnt[1];
CB2L971Q = DFFE(CB2L971Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~23 at LC5_7_S4
--operation mode is normal

CB2L081Q_lut_out = CB2L971Q # CB2L081Q & CB2_divide_cnt[1];
CB2L081Q = DFFE(CB2L081Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB2L381Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~26 at LC4_7_S4
--operation mode is normal

CB2L381Q_lut_out = CB2L281Q;
CB2L381Q = DFFE(CB2L381Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB2L281Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~25 at LC5_8_S4
--operation mode is normal

CB2L281Q_lut_out = CB2L181Q;
CB2L281Q = DFFE(CB2L281Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB2L011 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3130 at LC9_7_S4
--operation mode is normal

CB2L011 = !CB2L281Q & !CB2L381Q;


--BB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|i~5710 at LC3_15_V2
--operation mode is normal

BB2L481 = BB2L181 & !BB2L952Q & !BB2L162Q;


--BB2L662Q is atwd:atwd1|atwd_control:inst_atwd_control|state~29 at LC9_3_V2
--operation mode is normal

BB2L662Q_lut_out = BB2L84 # BB2L562Q & BB2_channel[0] & BB2_channel[1];
BB2L662Q = DFFE(BB2L662Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L562Q is atwd:atwd1|atwd_control:inst_atwd_control|state~28 at LC10_2_V2
--operation mode is normal

BB2L562Q_lut_out = BB2L462Q & CB2L471Q & (!Y1_command_2_local[3] # !K1L3Q);
BB2L562Q = DFFE(BB2L562Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L581 is atwd:atwd1|atwd_control:inst_atwd_control|i~5711 at LC7_1_V2
--operation mode is normal

BB2L581 = !BB2L662Q & !BB2L562Q & BB2L752Q & !BB2L462Q;


--BB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|i~5713 at LC4_2_V2
--operation mode is normal

BB2L681 = !BB2L562Q & !BB2L462Q;


--BB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|i~5714 at LC1_4_V2
--operation mode is normal

BB2L781 = BB2L681 & !BB2L062Q & BB2L181 & !BB2L852Q;


--BB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|i~5716 at LC5_5_V2
--operation mode is normal

BB2L881 = BB2L952Q # BB2L862Q # BB2L062Q;


--BB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|i301~36 at LC4_3_V2
--operation mode is normal

BB2L64 = !BB2L262Q & !BB2L362Q;


--BB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|i~33 at LC2_4_V2
--operation mode is normal

BB2L15 = BB2L852Q # BB2L881 # !BB2L64 # !BB2L681;


--BB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|i~5717 at LC10_5_V2
--operation mode is normal

BB2L981 = BB2L852Q # BB2L952Q # !BB2L181;


--BB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|i~5719 at LC7_15_V2
--operation mode is normal

BB2L091 = BB2L162Q # BB2L952Q # BB2L662Q # !BB2L752Q;


--BB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|i~5720 at LC3_1_V2
--operation mode is normal

BB2L191 = BB2L262Q # BB2L762Q # BB2L062Q # BB2L862Q;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1 at LC3_15_G3
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1 at LC3_4_Y3
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0 at LC9_15_J4
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1 at LC6_16_J4
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo at LC3_16_J4
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o at LC9_16_J4
--operation mode is normal

M1_cnt_o_lut_out = M1L5 & (M1L31 # !Y1_command_1_local[19]) # !M1L5 & Y1_command_1_local[19] & M1L11;
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_i4 is fe_testpulse:inst_fe_testpulse|i4 at LC10_16_J4
--operation mode is normal

M1_i4 = M1_cnt_o $ M1_cnt_oo;


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old at LC7_15_J4
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_o $ M1_cnt_oo;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0 at LC7_7_Q4
--operation mode is normal

L1L81Q_lut_out = L1_cntp[3];
L1L81Q = DFFE(L1L81Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--L1_i113 is fe_r2r:inst_fe_r2r|i113 at LC3_5_Q4
--operation mode is normal

L1_i113_lut_out = !Y1_command_0_local[30];
L1_i113 = DFFE(L1_i113_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L71Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0 at LC6_1_Q4
--operation mode is normal

L1L71Q_lut_out = L1_cntp[2];
L1L71Q = DFFE(L1L71Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--L1L61Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0 at LC5_1_Q4
--operation mode is normal

L1L61Q_lut_out = L1_cntp[1];
L1L61Q = DFFE(L1L61Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--L1L51Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0 at LC3_1_Q4
--operation mode is normal

L1L51Q_lut_out = L1_cntp[0];
L1L51Q = DFFE(L1L51Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--L1L41Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0 at LC7_8_Q4
--operation mode is normal

L1L41Q_lut_out = L1_cntn[3];
L1L41Q = DFFE(L1L41Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--L1L31Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0 at LC6_10_Q4
--operation mode is normal

L1L31Q_lut_out = L1_cntn[2];
L1L31Q = DFFE(L1L31Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--L1L21Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0 at LC9_8_Q4
--operation mode is normal

L1L21Q_lut_out = L1_cntn[1];
L1L21Q = DFFE(L1L21Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--L1L11Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0 at LC8_8_Q4
--operation mode is normal

L1L11Q_lut_out = L1_cntn[0];
L1L11Q = DFFE(L1L11Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--U1_cnt[6] is r2r:inst_r2r|cnt[6] at LC8_6_P2
--operation mode is normal

U1_cnt[6]_lut_out = Y1_command_0_local[28] & !U1L63 & (!U1L22 # !U1_up);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5] at LC2_6_P2
--operation mode is normal

U1_cnt[5]_lut_out = Y1_command_0_local[28] & (U1L73 # U1_up & U1L02);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4] at LC8_7_P2
--operation mode is normal

U1_cnt[4]_lut_out = Y1_command_0_local[28] & (U1L83 # U1L81 & U1_up);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3] at LC6_6_P2
--operation mode is normal

U1_cnt[3]_lut_out = Y1_command_0_local[28] & (U1L93 # U1_up & U1L61);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2] at LC6_13_P2
--operation mode is normal

U1_cnt[2]_lut_out = Y1_command_0_local[28] & (U1L04 # U1_up & U1L41);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1] at LC7_13_P2
--operation mode is normal

U1_cnt[1]_lut_out = Y1_command_0_local[28] & (U1L14 # U1_up & U1L21);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0] at LC5_6_P2
--operation mode is normal

U1_cnt[0]_lut_out = Y1_command_0_local[28] & (U1L24 # U1L01 & U1_up);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--W1_LEDdelay[3] is single_led:inst_single_led|LEDdelay[3] at LC3_14_Z2
--operation mode is normal

W1_LEDdelay[3]_lut_out = W1_LEDdelay[2];
W1_LEDdelay[3] = DFFE(W1_LEDdelay[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L05Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0 at LC7_11_L1
--operation mode is normal

K1L05Q_lut_out = K1L6Q & (K1L46 # Y1_command_2_local[3]) # !K1L6Q & K1L46 & !Y1_command_2_local[3];
K1L05Q = DFFE(K1L05Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1_i648 is coinc:inst_coinc|i648 at LC6_11_L1
--operation mode is normal

K1_i648_lut_out = Y1_command_2_local[3] & K1L5Q # !Y1_command_2_local[3] & K1L76;
K1_i648 = DFFE(K1_i648_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12] at LC3_6_B2
--operation mode is normal

Y1_command_2_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_2_local[12] = DFFE(Y1_command_2_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13] at LC10_7_C3
--operation mode is normal

Y1_command_2_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_2_local[13] = DFFE(Y1_command_2_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--K1L15Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0 at LC5_10_L1
--operation mode is normal

K1L15Q_lut_out = Y1_command_2_local[3] & K1L6Q # !Y1_command_2_local[3] & (K1L96 # K1L86);
K1L15Q = DFFE(K1L15Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1_i650 is coinc:inst_coinc|i650 at LC5_11_L1
--operation mode is normal

K1_i650_lut_out = Y1_command_2_local[3] & K1L5Q # !Y1_command_2_local[3] & K1L17;
K1_i650 = DFFE(K1_i650_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14] at LC5_5_F2
--operation mode is normal

Y1_command_2_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_2_local[14] = DFFE(Y1_command_2_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15] at LC6_1_C2
--operation mode is normal

Y1_command_2_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_2_local[15] = DFFE(Y1_command_2_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--F1_LEDdelay[3] is flasher_board:flasher_board_inst|LEDdelay[3] at LC9_9_J4
--operation mode is normal

F1_LEDdelay[3]_lut_out = F1_LEDdelay[2];
F1_LEDdelay[3] = DFFE(F1_LEDdelay[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L54Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0 at LC3_13_I1
--operation mode is normal

B1L54Q_lut_out = B1L61 & LE1_MASTERHADDR[12] & B1L31 # !B1L61 & (B1L54Q # LE1_MASTERHADDR[12] & B1L31);
B1L54Q = DFFE(B1L54Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L74Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0 at LC4_3_A2
--operation mode is normal

B1L74Q_lut_out = LE1_MASTERHADDR[14] & (B1L31 # B1L74Q & !B1L61) # !LE1_MASTERHADDR[14] & B1L74Q & !B1L61;
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L64Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0 at LC2_3_A2
--operation mode is normal

B1L64Q_lut_out = B1L61 & LE1_MASTERHADDR[13] & B1L31 # !B1L61 & (B1L64Q # LE1_MASTERHADDR[13] & B1L31);
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L84Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0 at LC10_13_I1
--operation mode is normal

B1L84Q_lut_out = LE1_MASTERHADDR[15] & (B1L31 # B1L84Q & !B1L61) # !LE1_MASTERHADDR[15] & B1L84Q & !B1L61;
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L534 is slaveregister:slaveregister_inst|i2255~213 at LC8_2_I2
--operation mode is normal

Y1L534 = !B1L74Q & !B1L64Q & B1L54Q & !B1L84Q;


--B1L15Q is ahb_slave:ahb_slave_inst|reg_enable~reg0 at LC3_2_A2
--operation mode is normal

B1L15Q_lut_out = B1L71 # B1L6 & (B1L91 # B1L81);
B1L15Q = DFFE(B1L15Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L25Q is ahb_slave:ahb_slave_inst|reg_write~reg0 at LC7_14_I1
--operation mode is normal

B1L25Q_lut_out = B1L02 # B1L25Q & (B1L75Q # !B1L61);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L844 is slaveregister:slaveregister_inst|i4874~35 at LC2_15_I2
--operation mode is normal

Y1L844 = B1L15Q & B1L25Q;

--Y1L154 is slaveregister:slaveregister_inst|i4874~42 at LC2_15_I2
--operation mode is normal

Y1L154 = B1L15Q & B1L25Q;


--B1L05Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0 at LC5_3_A2
--operation mode is normal

B1L05Q_lut_out = LE1_MASTERHADDR[19] & (B1L31 # B1L05Q & !B1L61) # !LE1_MASTERHADDR[19] & B1L05Q & !B1L61;
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L94Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0 at LC10_3_A2
--operation mode is normal

B1L94Q_lut_out = LE1_MASTERHADDR[18] & (B1L31 # !B1L61 & B1L94Q) # !LE1_MASTERHADDR[18] & !B1L61 & B1L94Q;
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L644 is slaveregister:slaveregister_inst|i3435~39 at LC6_2_I2
--operation mode is normal

Y1L644 = !B1L94Q & B1L05Q & Y1L534 & Y1L844;


--B1L53Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0 at LC1_3_A3
--operation mode is normal

B1L53Q_lut_out = LE1_MASTERHADDR[2] & (B1L31 # B1L53Q & !B1L61) # !LE1_MASTERHADDR[2] & B1L53Q & !B1L61;
B1L53Q = DFFE(B1L53Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L04Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0 at LC3_5_A3
--operation mode is normal

B1L04Q_lut_out = LE1_MASTERHADDR[7] & (B1L31 # B1L04Q & !B1L61) # !LE1_MASTERHADDR[7] & B1L04Q & !B1L61;
B1L04Q = DFFE(B1L04Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L441 is slaveregister:slaveregister_inst|command_1_local[18]~78 at LC1_5_I3
--operation mode is normal

Y1L441 = !B1L53Q & !B1L04Q;


--B1L63Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0 at LC5_6_I3
--operation mode is normal

B1L63Q_lut_out = B1L63Q & (LE1_MASTERHADDR[3] & B1L31 # !B1L61) # !B1L63Q & LE1_MASTERHADDR[3] & B1L31;
B1L63Q = DFFE(B1L63Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L93Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0 at LC2_4_I3
--operation mode is normal

B1L93Q_lut_out = B1L93Q & (LE1_MASTERHADDR[6] & B1L31 # !B1L61) # !B1L93Q & LE1_MASTERHADDR[6] & B1L31;
B1L93Q = DFFE(B1L93Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L83Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0 at LC9_4_I3
--operation mode is normal

B1L83Q_lut_out = B1L83Q & (LE1_MASTERHADDR[5] & B1L31 # !B1L61) # !B1L83Q & LE1_MASTERHADDR[5] & B1L31;
B1L83Q = DFFE(B1L83Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L541 is slaveregister:slaveregister_inst|command_1_local[18]~79 at LC3_6_I3
--operation mode is normal

Y1L541 = B1L63Q & !B1L83Q & !B1L93Q;


--B1L73Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0 at LC7_6_I3
--operation mode is normal

B1L73Q_lut_out = LE1_MASTERHADDR[4] & (B1L31 # B1L73Q & !B1L61) # !LE1_MASTERHADDR[4] & B1L73Q & !B1L61;
B1L73Q = DFFE(B1L73Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L781 is slaveregister:slaveregister_inst|command_2_local[26]~32 at LC6_2_C2
--operation mode is normal

Y1L781 = Y1L541 & B1L73Q & Y1L441 & Y1L644;


--Y1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28] at LC8_2_B2
--operation mode is normal

Y1_command_2_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_2_local[28] = DFFE(Y1_command_2_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31] at LC7_3_L2
--operation mode is normal

Y1_command_2_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_2_local[31] = DFFE(Y1_command_2_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29] at LC9_3_L2
--operation mode is normal

Y1_command_2_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_2_local[29] = DFFE(Y1_command_2_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30] at LC4_2_L2
--operation mode is normal

Y1_command_2_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_2_local[30] = DFFE(Y1_command_2_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--K1_LC_down_b_rst[0] is coinc:inst_coinc|LC_down_b_rst[0] at LC3_9_C3
--operation mode is normal

K1_LC_down_b_rst[0]_lut_out = K1_LC_down_b_rst[1] & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[0] = DFFE(K1_LC_down_b_rst[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_down_a_rst[0] is coinc:inst_coinc|LC_down_a_rst[0] at LC3_7_B3
--operation mode is normal

K1_LC_down_a_rst[0]_lut_out = K1_LC_down_a_rst[1] & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[0] = DFFE(K1_LC_down_a_rst[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_up_b_rst[0] is coinc:inst_coinc|LC_up_b_rst[0] at LC3_10_C3
--operation mode is normal

K1_LC_up_b_rst[0]_lut_out = K1_LC_up_b_rst[1] & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[0] = DFFE(K1_LC_up_b_rst[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_up_a_rst[0] is coinc:inst_coinc|LC_up_a_rst[0] at LC3_12_B3
--operation mode is normal

K1_LC_up_a_rst[0]_lut_out = K1_LC_up_a_rst[1] & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[0] = DFFE(K1_LC_up_a_rst[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--EC1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg at LC5_6_N4
--operation mode is normal

EC1L01Q_lut_out = EC1_rxcteq5 & (EC1L12Q # SC1L61Q & EC1L52Q);
EC1L01Q = DFFE(EC1L01Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--VB1_DAT_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG at LC8_13_L4
--operation mode is normal

VB1_DAT_MSG_lut_out = VB1L2 & (VB1_DAT_MSG # TB1L5 & VB1L3) # !VB1L2 & TB1L5 & VB1L3;
VB1_DAT_MSG = DFFE(VB1_DAT_MSG_lut_out, GLOBAL(FE1_outclock0), !NB1L22Q, , );


--VB1_BYTE0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0 at LC4_4_A4
--operation mode is normal

VB1_BYTE0_lut_out = !EC1L92Q & (VB1L5 # VB1L6 & EC1L01Q);
VB1_BYTE0 = DFFE(VB1_BYTE0_lut_out, GLOBAL(FE1_outclock0), , , );


--EC1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg at LC10_10_A4
--operation mode is normal

EC1L92Q_lut_out = EC1L1 & EC1L2 & EC1L3 & !JC1_dffs[3];
EC1L92Q = DFFE(EC1L92Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--LB1_inst45[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0] at LC3_8_A4
--operation mode is normal

LB1_inst45[0]_lut_out = JC1_dffs[0];
LB1_inst45[0] = DFFE(LB1_inst45[0]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--VB1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1 at LC3_3_A4
--operation mode is normal

VB1_MTYPE_LEN1_lut_out = !EC1L92Q & (EC1L01Q & VB1_LEN0 # !EC1L01Q & VB1_MTYPE_LEN1);
VB1_MTYPE_LEN1 = DFFE(VB1_MTYPE_LEN1_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_BYTE1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1 at LC5_3_A4
--operation mode is normal

VB1_BYTE1_lut_out = !EC1L92Q & (VB1_DPR_DAT_WR # !EC1L01Q & VB1_BYTE1);
VB1_BYTE1 = DFFE(VB1_BYTE1_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0 at LC9_3_A4
--operation mode is normal

VB1L11 = VB1_BYTE1 # VB1_MTYPE_LEN1;


--LB1_inst45[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1] at LC9_8_A4
--operation mode is normal

LB1_inst45[1]_lut_out = JC1_dffs[1];
LB1_inst45[1] = DFFE(LB1_inst45[1]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2] at LC5_8_A4
--operation mode is normal

LB1_inst45[2]_lut_out = JC1_dffs[2];
LB1_inst45[2] = DFFE(LB1_inst45[2]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3] at LC3_11_A4
--operation mode is normal

LB1_inst45[3]_lut_out = JC1_dffs[3];
LB1_inst45[3] = DFFE(LB1_inst45[3]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4] at LC5_11_A4
--operation mode is normal

LB1_inst45[4]_lut_out = JC1_dffs[4];
LB1_inst45[4] = DFFE(LB1_inst45[4]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5] at LC4_8_A4
--operation mode is normal

LB1_inst45[5]_lut_out = JC1_dffs[5];
LB1_inst45[5] = DFFE(LB1_inst45[5]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6] at LC1_11_A4
--operation mode is normal

LB1_inst45[6]_lut_out = JC1_dffs[6];
LB1_inst45[6] = DFFE(LB1_inst45[6]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--LB1_inst45[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7] at LC10_11_A4
--operation mode is normal

LB1_inst45[7]_lut_out = JC1_dffs[7];
LB1_inst45[7] = DFFE(LB1_inst45[7]_lut_out, GLOBAL(FE1_outclock0), , , VB1L01);


--JC1_dffs[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC4_14_A4
--operation mode is normal

JC1_dffs[0]_lut_out = JC1_dffs[1];
JC1_dffs[0] = DFFE(JC1_dffs[0]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , EC1L02Q);


--JC1_dffs[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC5_14_A4
--operation mode is normal

JC1_dffs[1]_lut_out = JC1_dffs[2];
JC1_dffs[1] = DFFE(JC1_dffs[1]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , EC1L02Q);


--JC1_dffs[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC1_14_A4
--operation mode is normal

JC1_dffs[2]_lut_out = JC1_dffs[3];
JC1_dffs[2] = DFFE(JC1_dffs[2]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , EC1L02Q);


--JC1_dffs[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC6_14_A4
--operation mode is normal

JC1_dffs[3]_lut_out = JC1_dffs[4];
JC1_dffs[3] = DFFE(JC1_dffs[3]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , EC1L02Q);


--JC1_dffs[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC9_14_A4
--operation mode is normal

JC1_dffs[4]_lut_out = JC1_dffs[5];
JC1_dffs[4] = DFFE(JC1_dffs[4]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , EC1L02Q);


--JC1_dffs[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC3_15_A4
--operation mode is normal

JC1_dffs[5]_lut_out = JC1_dffs[6];
JC1_dffs[5] = DFFE(JC1_dffs[5]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , EC1L02Q);


--JC1_dffs[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC10_14_A4
--operation mode is normal

JC1_dffs[6]_lut_out = JC1_dffs[7];
JC1_dffs[6] = DFFE(JC1_dffs[6]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , EC1L02Q);


--JC1_dffs[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC3_4_N4
--operation mode is normal

JC1_dffs[7]_lut_out = EC1L91Q;
JC1_dffs[7] = DFFE(JC1_dffs[7]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , EC1L02Q);


--VB1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0 at LC9_2_A4
--operation mode is normal

VB1_PTYPE_SEQ0_lut_out = !EC1L92Q & (EC1L01Q & VB1_MTYPE_LEN1 # !EC1L01Q & VB1_PTYPE_SEQ0);
VB1_PTYPE_SEQ0 = DFFE(VB1_PTYPE_SEQ0_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_BYTE2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2 at LC7_3_A4
--operation mode is normal

VB1_BYTE2_lut_out = !EC1L92Q & (EC1L01Q & VB1_BYTE1 # !EC1L01Q & VB1_BYTE2);
VB1_BYTE2 = DFFE(VB1_BYTE2_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0 at LC6_3_A4
--operation mode is normal

VB1L21 = VB1_PTYPE_SEQ0 # VB1_BYTE2;


--VB1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1 at LC10_2_A4
--operation mode is normal

VB1_DCMD_SEQ1_lut_out = !EC1L92Q & (EC1L01Q & VB1_PTYPE_SEQ0 # !EC1L01Q & VB1_DCMD_SEQ1);
VB1_DCMD_SEQ1 = DFFE(VB1_DCMD_SEQ1_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_BYTE3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3 at LC4_3_A4
--operation mode is normal

VB1_BYTE3_lut_out = !EC1L92Q & (EC1L01Q & VB1_BYTE2 # !EC1L01Q & VB1_BYTE3);
VB1_BYTE3 = DFFE(VB1_BYTE3_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0 at LC3_16_A4
--operation mode is normal

VB1L31 = VB1_DCMD_SEQ1 # VB1_BYTE3;


--LB1_inst40[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0] at LC7_14_C4
--operation mode is normal

LB1_inst40[0]_lut_out = JB7_q[0];
LB1_inst40[0] = DFFE(LB1_inst40[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--VB1_CRC_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR at LC7_12_L4
--operation mode is normal

VB1_CRC_ERR_lut_out = VB1_DAT_MSG & (EC1L92Q # EC1L11Q & VB1L51);
VB1_CRC_ERR = DFFE(VB1_CRC_ERR_lut_out, GLOBAL(FE1_outclock0), !NB1L22Q, , );


--LB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5 at LC8_15_C4
--operation mode is normal

LB1_inst5 = VB1_CRC_ERR # VB1_DPR_DAT_WR;


--LB1_inst40[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1] at LC10_14_C4
--operation mode is normal

LB1_inst40[1]_lut_out = JB7_q[1];
LB1_inst40[1] = DFFE(LB1_inst40[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2] at LC7_12_C4
--operation mode is normal

LB1_inst40[2]_lut_out = JB7_q[2];
LB1_inst40[2] = DFFE(LB1_inst40[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3] at LC5_12_C4
--operation mode is normal

LB1_inst40[3]_lut_out = JB7_q[3];
LB1_inst40[3] = DFFE(LB1_inst40[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4] at LC8_12_C4
--operation mode is normal

LB1_inst40[4]_lut_out = JB7_q[4];
LB1_inst40[4] = DFFE(LB1_inst40[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5] at LC3_14_C4
--operation mode is normal

LB1_inst40[5]_lut_out = JB7_q[5];
LB1_inst40[5] = DFFE(LB1_inst40[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6] at LC9_12_C4
--operation mode is normal

LB1_inst40[6]_lut_out = JB7_q[6];
LB1_inst40[6] = DFFE(LB1_inst40[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7] at LC9_14_C4
--operation mode is normal

LB1_inst40[7]_lut_out = JB7_q[7];
LB1_inst40[7] = DFFE(LB1_inst40[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8] at LC3_12_C4
--operation mode is normal

LB1_inst40[8]_lut_out = JB7_q[8];
LB1_inst40[8] = DFFE(LB1_inst40[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9] at LC6_12_C4
--operation mode is normal

LB1_inst40[9]_lut_out = JB7_q[9];
LB1_inst40[9] = DFFE(LB1_inst40[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10] at LC1_14_C4
--operation mode is normal

LB1_inst40[10]_lut_out = JB7_q[10];
LB1_inst40[10] = DFFE(LB1_inst40[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11] at LC7_16_C4
--operation mode is normal

LB1_inst40[11]_lut_out = JB7_q[11];
LB1_inst40[11] = DFFE(LB1_inst40[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--LB1_inst40[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12] at LC5_16_C4
--operation mode is normal

LB1_inst40[12]_lut_out = JB7_q[12];
LB1_inst40[12] = DFFE(LB1_inst40[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--ND1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg at LC9_11_Y4
--operation mode is normal

ND1L55Q_lut_out = ND1_BYT3 & XD1L9Q;
ND1L55Q = DFFE(ND1L55Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--B1L75Q is ahb_slave:ahb_slave_inst|slave_state~24 at LC7_13_A1
--operation mode is normal

B1L75Q_lut_out = !LE1_MASTERHWRITE & (B1L12 # B1L22 & B1L7);
B1L75Q = DFFE(B1L75Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~23 at LC2_15_A1
--operation mode is normal

B1L65Q_lut_out = !B1L35Q & !B1L1 & (LE1_MASTERHTRANS[0] # LE1_MASTERHTRANS[1]);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~22 at LC5_14_A1
--operation mode is normal

B1L55Q_lut_out = B1L42 # LE1_MASTERHWRITE & (B1L5 # B1L52);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L8 is ahb_slave:ahb_slave_inst|i~8099 at LC2_16_A1
--operation mode is normal

B1L8 = B1L65Q # B1L55Q & (LE1_MASTERHWRITE # !LE1_MASTERHTRANS[1]);


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~21 at LC6_13_A1
--operation mode is normal

B1L45Q_lut_out = (B1L72 # LE1_MASTERHWRITE & B1L1 & B1L92) & CASCADE(B1L23);
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L3 is ahb_slave:ahb_slave_inst|i464~0 at LC5_16_A1
--operation mode is normal

B1L3 = LE1_MASTERHBURST[2] # LE1_MASTERHBURST[1] # !LE1_MASTERHTRANS[1] # !LE1_MASTERHBURST[0];


--B1L9 is ahb_slave:ahb_slave_inst|i~8100 at LC7_16_A1
--operation mode is normal

B1L9 = B1L8 # B1L45Q & (LE1_MASTERHWRITE # B1L3);


--B1L01 is ahb_slave:ahb_slave_inst|i~8101 at LC3_15_A1
--operation mode is normal

B1L01 = B1L13 # !LE1_MASTERHTRANS[0] & !LE1_MASTERHTRANS[1];


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~20 at LC3_13_A1
--operation mode is normal

B1L35Q_lut_out = !B1L62 & !B1L65Q & (B1L7 # !B1L82);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--R1L501Q is master_data_source:inst_master_data_source|wdata[0]~reg0 at LC3_8_H3
--operation mode is normal

R1L501Q_lut_out = !R1L101 & R1L43 & !R1L401;
R1L501Q = DFFE(R1L501Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L601Q is master_data_source:inst_master_data_source|wdata[1]~reg0 at LC8_7_H3
--operation mode is normal

R1L601Q_lut_out = !R1L101 & !R1L401 & R1L63;
R1L601Q = DFFE(R1L601Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L701Q is master_data_source:inst_master_data_source|wdata[2]~reg0 at LC6_7_H3
--operation mode is normal

R1L701Q_lut_out = !R1L101 & !R1L401 & R1L83;
R1L701Q = DFFE(R1L701Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L801Q is master_data_source:inst_master_data_source|wdata[3]~reg0 at LC4_8_H3
--operation mode is normal

R1L801Q_lut_out = !R1L101 & R1L04 & !R1L401;
R1L801Q = DFFE(R1L801Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L901Q is master_data_source:inst_master_data_source|wdata[4]~reg0 at LC1_4_H3
--operation mode is normal

R1L901Q_lut_out = !R1L401 & !R1L101 & R1L24;
R1L901Q = DFFE(R1L901Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L011Q is master_data_source:inst_master_data_source|wdata[5]~reg0 at LC3_6_H3
--operation mode is normal

R1L011Q_lut_out = !R1L401 & !R1L101 & R1L44;
R1L011Q = DFFE(R1L011Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L111Q is master_data_source:inst_master_data_source|wdata[6]~reg0 at LC5_6_H3
--operation mode is normal

R1L111Q_lut_out = !R1L401 & !R1L101 & R1L64;
R1L111Q = DFFE(R1L111Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L211Q is master_data_source:inst_master_data_source|wdata[7]~reg0 at LC4_6_H3
--operation mode is normal

R1L211Q_lut_out = !R1L401 & !R1L101 & R1L84;
R1L211Q = DFFE(R1L211Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L311Q is master_data_source:inst_master_data_source|wdata[8]~reg0 at LC9_5_H3
--operation mode is normal

R1L311Q_lut_out = !R1L101 & !R1L401 & R1L05;
R1L311Q = DFFE(R1L311Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L411Q is master_data_source:inst_master_data_source|wdata[9]~reg0 at LC2_9_H3
--operation mode is normal

R1L411Q_lut_out = !R1L101 & !R1L401 & R1L25;
R1L411Q = DFFE(R1L411Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L511Q is master_data_source:inst_master_data_source|wdata[10]~reg0 at LC5_4_H3
--operation mode is normal

R1L511Q_lut_out = !R1L401 & !R1L101 & R1L45;
R1L511Q = DFFE(R1L511Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L611Q is master_data_source:inst_master_data_source|wdata[11]~reg0 at LC2_4_H3
--operation mode is normal

R1L611Q_lut_out = !R1L401 & !R1L101 & R1L65;
R1L611Q = DFFE(R1L611Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L711Q is master_data_source:inst_master_data_source|wdata[12]~reg0 at LC3_4_H3
--operation mode is normal

R1L711Q_lut_out = !R1L401 & !R1L101 & R1L85;
R1L711Q = DFFE(R1L711Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L811Q is master_data_source:inst_master_data_source|wdata[13]~reg0 at LC6_4_H3
--operation mode is normal

R1L811Q_lut_out = !R1L401 & !R1L101 & R1L06;
R1L811Q = DFFE(R1L811Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L911Q is master_data_source:inst_master_data_source|wdata[14]~reg0 at LC9_9_H3
--operation mode is normal

R1L911Q_lut_out = !R1L101 & !R1L401 & R1L26;
R1L911Q = DFFE(R1L911Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L021Q is master_data_source:inst_master_data_source|wdata[15]~reg0 at LC1_9_H3
--operation mode is normal

R1L021Q_lut_out = !R1L101 & !R1L401 & R1L46;
R1L021Q = DFFE(R1L021Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L121Q is master_data_source:inst_master_data_source|wdata[16]~reg0 at LC8_6_H3
--operation mode is normal

R1L121Q_lut_out = !R1L401 & !R1L101 & R1L66;
R1L121Q = DFFE(R1L121Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L221Q is master_data_source:inst_master_data_source|wdata[17]~reg0 at LC3_15_H3
--operation mode is normal

R1L221Q_lut_out = !R1L401 & !R1L101 & R1L86;
R1L221Q = DFFE(R1L221Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L321Q is master_data_source:inst_master_data_source|wdata[18]~reg0 at LC9_4_H3
--operation mode is normal

R1L321Q_lut_out = !R1L401 & !R1L101 & R1L07;
R1L321Q = DFFE(R1L321Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L421Q is master_data_source:inst_master_data_source|wdata[19]~reg0 at LC9_13_H3
--operation mode is normal

R1L421Q_lut_out = !R1L101 & R1L27 & !R1L401;
R1L421Q = DFFE(R1L421Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L521Q is master_data_source:inst_master_data_source|wdata[20]~reg0 at LC10_15_H3
--operation mode is normal

R1L521Q_lut_out = !R1L401 & !R1L101 & R1L47;
R1L521Q = DFFE(R1L521Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L621Q is master_data_source:inst_master_data_source|wdata[21]~reg0 at LC3_11_H3
--operation mode is normal

R1L621Q_lut_out = !R1L401 & !R1L101 & R1L67;
R1L621Q = DFFE(R1L621Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L721Q is master_data_source:inst_master_data_source|wdata[22]~reg0 at LC7_15_H3
--operation mode is normal

R1L721Q_lut_out = !R1L401 & !R1L101 & R1L87;
R1L721Q = DFFE(R1L721Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L821Q is master_data_source:inst_master_data_source|wdata[23]~reg0 at LC9_11_H3
--operation mode is normal

R1L821Q_lut_out = !R1L401 & !R1L101 & R1L08;
R1L821Q = DFFE(R1L821Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L921Q is master_data_source:inst_master_data_source|wdata[24]~reg0 at LC4_11_H3
--operation mode is normal

R1L921Q_lut_out = !R1L401 & !R1L101 & R1L28;
R1L921Q = DFFE(R1L921Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L031Q is master_data_source:inst_master_data_source|wdata[25]~reg0 at LC7_11_H3
--operation mode is normal

R1L031Q_lut_out = !R1L401 & !R1L101 & R1L48;
R1L031Q = DFFE(R1L031Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L131Q is master_data_source:inst_master_data_source|wdata[26]~reg0 at LC10_14_H3
--operation mode is normal

R1L131Q_lut_out = !R1L401 & !R1L101 & R1L68;
R1L131Q = DFFE(R1L131Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L231Q is master_data_source:inst_master_data_source|wdata[27]~reg0 at LC5_13_H3
--operation mode is normal

R1L231Q_lut_out = !R1L401 & !R1L101 & R1L88;
R1L231Q = DFFE(R1L231Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L331Q is master_data_source:inst_master_data_source|wdata[28]~reg0 at LC5_15_H3
--operation mode is normal

R1L331Q_lut_out = !R1L401 & R1L09 & !R1L101;
R1L331Q = DFFE(R1L331Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L431Q is master_data_source:inst_master_data_source|wdata[29]~reg0 at LC7_14_H3
--operation mode is normal

R1L431Q_lut_out = !R1L401 & !R1L101 & R1L29;
R1L431Q = DFFE(R1L431Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L531Q is master_data_source:inst_master_data_source|wdata[30]~reg0 at LC8_14_H3
--operation mode is normal

R1L531Q_lut_out = !R1L401 & !R1L101 & R1L49;
R1L531Q = DFFE(R1L531Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--R1L631Q is master_data_source:inst_master_data_source|wdata[31]~reg0 at LC3_13_H3
--operation mode is normal

R1L631Q_lut_out = !R1L401 & !R1L101 & R1L69;
R1L631Q = DFFE(R1L631Q_lut_out, !GLOBAL(FE1_outclock0), , , !V1L4Q);


--JE1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC5_1_A3
JE1_q[0]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[0] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[0]_write_address, JE1_q[0]_read_address);


--B1L34Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0 at LC7_15_A1
--operation mode is normal

B1L34Q_lut_out = B1L34Q & (LE1_MASTERHADDR[10] & B1L31 # !B1L61) # !B1L34Q & LE1_MASTERHADDR[10] & B1L31;
B1L34Q = DFFE(B1L34Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L924 is slaveregister:slaveregister_inst|i2075~413 at LC1_10_J3
--operation mode is normal

Y1L924 = !B1L34Q & JE1_q[0];


--B1L14Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0 at LC6_8_A3
--operation mode is normal

B1L14Q_lut_out = LE1_MASTERHADDR[8] & (B1L31 # !B1L61 & B1L14Q) # !LE1_MASTERHADDR[8] & !B1L61 & B1L14Q;
B1L14Q = DFFE(B1L14Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L283 is slaveregister:slaveregister_inst|i2059~391 at LC7_7_A3
--operation mode is normal

Y1L283 = B1L14Q & B1L34Q;

--Y1L983 is slaveregister:slaveregister_inst|i2059~403 at LC7_7_A3
--operation mode is normal

Y1L983 = B1L14Q & B1L34Q;


--Y1_tx_dpr_wadr_local[0] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0] at LC8_3_J3
--operation mode is normal

Y1_tx_dpr_wadr_local[0]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[0] # !Y1L244 & Y1_tx_dpr_wadr_local[0]);
Y1_tx_dpr_wadr_local[0] = DFFE(Y1_tx_dpr_wadr_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L464 is slaveregister:slaveregister_inst|i~5240 at LC7_2_J3
--operation mode is normal

Y1L464 = Y1L541 & Y1_tx_dpr_wadr_local[0] & !B1L73Q & Y1L441;


--Y1L587 is slaveregister:slaveregister_inst|i~16515 at LC5_8_J3
--operation mode is normal

Y1L587 = !B1L83Q & !B1L93Q;


--KB1_DOM_REBOOT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DOM_REBOOT at LC8_12_E4
--operation mode is normal

KB1_DOM_REBOOT_lut_out = !NB1L22Q & (KB1_DOM_REBOOT # KB1_SND_DRBT & ND1L26Q);
KB1_DOM_REBOOT = DFFE(KB1_DOM_REBOOT_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L687 is slaveregister:slaveregister_inst|i~16516 at LC5_7_J3
--operation mode is normal

Y1L687 = !B1L63Q & !B1L04Q & B1L53Q;


--Y1L564 is slaveregister:slaveregister_inst|i~5241 at LC7_3_J3
--operation mode is normal

Y1L564 = KB1_DOM_REBOOT & !B1L73Q & Y1L687 & Y1L587;


--Y1L787 is slaveregister:slaveregister_inst|i~16517 at LC5_5_I3
--operation mode is normal

Y1L787 = B1L73Q & !B1L83Q;


--Y1L887 is slaveregister:slaveregister_inst|i~16518 at LC4_5_I3
--operation mode is normal

Y1L887 = !B1L93Q & !B1L63Q;


--Y1_rx_dpr_radr_local[0] is slaveregister:slaveregister_inst|rx_dpr_radr_local[0] at LC5_2_J3
--operation mode is normal

Y1_rx_dpr_radr_local[0]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[0] # !Y1L544 & Y1_rx_dpr_radr_local[0]);
Y1_rx_dpr_radr_local[0] = DFFE(Y1_rx_dpr_radr_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L264 is slaveregister:slaveregister_inst|i~5238 at LC2_2_J3
--operation mode is normal

Y1L264 = Y1_rx_dpr_radr_local[0] & Y1L441 & Y1L787 & Y1L887;


--MB1_inst16[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0] at LC10_2_J3
--operation mode is normal

MB1_inst16[0]_lut_out = JB71_q[0];
MB1_inst16[0] = DFFE(MB1_inst16[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L987 is slaveregister:slaveregister_inst|i~16519 at LC10_7_I3
--operation mode is normal

Y1L987 = !B1L04Q & B1L53Q;


--Y1L364 is slaveregister:slaveregister_inst|i~5239 at LC3_2_J3
--operation mode is normal

Y1L364 = MB1_inst16[0] & Y1L541 & !B1L73Q & Y1L987;


--Y1L097 is slaveregister:slaveregister_inst|i~16520 at LC9_2_J3
--operation mode is normal

Y1L097 = Y1L464 # Y1L564 # Y1L264 # Y1L364;


--Y1L164 is slaveregister:slaveregister_inst|i~5237 at LC7_8_J3
--operation mode is normal

Y1L164 = Y1L587 & B1L73Q & JB7_q[0] & Y1L687;


--Y1L021 is slaveregister:slaveregister_inst|command_0_local[30]~117 at LC4_1_I2
--operation mode is normal

Y1L021 = !B1L93Q & !B1L73Q & !B1L63Q & !B1L83Q;

--Y1L121 is slaveregister:slaveregister_inst|command_0_local[30]~151 at LC4_1_I2
--operation mode is normal

Y1L121 = !B1L93Q & !B1L73Q & !B1L63Q & !B1L83Q;


--Y1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0] at LC2_3_J3
--operation mode is normal

Y1_com_ctrl_local[0]_lut_out = B1L05Q & LE1_MASTERHWDATA[2] # !B1L05Q & (B1L94Q & LE1_MASTERHWDATA[2] # !B1L94Q & LE1_MASTERHWDATA[0]);
Y1_com_ctrl_local[0] = DFFE(Y1_com_ctrl_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L197 is slaveregister:slaveregister_inst|i~16521 at LC1_8_J3
--operation mode is normal

Y1L197 = Y1L164 # Y1_com_ctrl_local[0] & Y1L021 & Y1L441;


--Y1L034 is slaveregister:slaveregister_inst|i2075~414 at LC7_9_J3
--operation mode is normal

Y1L034 = Y1L924 # Y1L283 & (Y1L097 # Y1L197);


--Y1L654 is slaveregister:slaveregister_inst|i~0 at LC4_2_A3
--operation mode is normal

Y1L654 = B1L94Q # B1L05Q;


--B1L24Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0 at LC1_15_A1
--operation mode is normal

B1L24Q_lut_out = LE1_MASTERHADDR[9] & (B1L31 # B1L24Q & !B1L61) # !LE1_MASTERHADDR[9] & B1L24Q & !B1L61;
B1L24Q = DFFE(B1L24Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--B1L44Q is ahb_slave:ahb_slave_inst|reg_address[11]~reg0 at LC4_15_A1
--operation mode is normal

B1L44Q_lut_out = LE1_MASTERHADDR[11] & (B1L31 # B1L44Q & !B1L61) # !LE1_MASTERHADDR[11] & B1L44Q & !B1L61;
B1L44Q = DFFE(B1L44Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L134 is slaveregister:slaveregister_inst|i2075~415 at LC10_9_J3
--operation mode is normal

Y1L134 = !B1L44Q & !B1L24Q & !Y1L654 & Y1L034;


--Y1L297 is slaveregister:slaveregister_inst|i~16522 at LC4_3_B3
--operation mode is normal

Y1L297 = !B1L74Q & B1L54Q;


--HB4_q[0] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC4_1_B2
HB4_q[0]_data_in = N1L51;
HB4_q[0]_write_enable = N1L13;
HB4_q[0]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[0]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[0]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[0] = MEMORY_SEGMENT(HB4_q[0]_data_in, HB4_q[0]_write_enable, HB4_q[0]_clock_0, HB4_q[0]_clock_1, , , , , VCC, HB4_q[0]_write_address, HB4_q[0]_read_address);


--Y1L234 is slaveregister:slaveregister_inst|i2075~416 at LC2_2_B3
--operation mode is normal

Y1L234 = Y1L654 & HB4_q[0] & B1L64Q & Y1L297;


--Y1L383 is slaveregister:slaveregister_inst|i2059~392 at LC6_2_A2
--operation mode is normal

Y1L383 = !B1L64Q & (B1L05Q # B1L94Q);


--HB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC1_1_I2
HB1_q[0]_data_in = C1L01;
HB1_q[0]_write_enable = C1L62;
HB1_q[0]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[0]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[0]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[0] = MEMORY_SEGMENT(HB1_q[0]_data_in, HB1_q[0]_write_enable, HB1_q[0]_clock_0, HB1_q[0]_clock_1, , , , , VCC, HB1_q[0]_write_address, HB1_q[0]_read_address);


--J1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0 at LC3_2_K3
--operation mode is normal

J1L33Q_lut_out = JB33_sload_path[32];
J1L33Q = DFFE(J1L33Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L984 is slaveregister:slaveregister_inst|i~6083 at LC1_2_K3
--operation mode is normal

Y1L984 = B1L93Q & !B1L83Q & J1L33Q;


--Y1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0] at LC9_2_L2
--operation mode is normal

Y1_command_2_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_2_local[0] = DFFE(Y1_command_2_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L397 is slaveregister:slaveregister_inst|i~16523 at LC7_1_J3
--operation mode is normal

Y1L397 = B1L93Q & Y1_rx_dpr_radr_local[0] & B1L83Q # !B1L93Q & !B1L83Q & Y1_command_2_local[0];


--Y1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0] at LC3_1_J3
--operation mode is normal

Y1_command_3_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_3_local[0] = DFFE(Y1_command_3_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--J1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0 at LC7_11_J3
--operation mode is normal

J1L1Q_lut_out = JB33_sload_path[0];
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0] at LC6_1_J3
--operation mode is normal

Y1_command_1_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_1_local[0] = DFFE(Y1_command_1_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L375 is slaveregister:slaveregister_inst|i~6516 at LC9_1_J3
--operation mode is normal

Y1L375 = B1L93Q & (B1L83Q # J1L1Q) # !B1L93Q & !B1L83Q & Y1_command_1_local[0];


--Y1_command_5_local[0] is slaveregister:slaveregister_inst|command_5_local[0] at LC5_4_J2
--operation mode is normal

Y1_command_5_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_5_local[0] = DFFE(Y1_command_5_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L475 is slaveregister:slaveregister_inst|i~6517 at LC5_1_J3
--operation mode is normal

Y1L475 = Y1L375 & (Y1_command_5_local[0] # !B1L83Q) # !Y1L375 & B1L83Q & Y1_command_3_local[0];


--Y1L175 is slaveregister:slaveregister_inst|i~6514 at LC5_11_J3
--operation mode is normal

Y1L175 = B1L73Q & (B1L53Q # Y1L397) # !B1L73Q & !B1L53Q & Y1L475;


--Y1L497 is slaveregister:slaveregister_inst|i~16524 at LC5_3_J3
--operation mode is normal

Y1L497 = B1L83Q & (B1L93Q & JB7_q[0] # !B1L93Q & JB4_sload_path[0]);


--Y1L275 is slaveregister:slaveregister_inst|i~6515 at LC4_10_J3
--operation mode is normal

Y1L275 = Y1L175 & (Y1L497 # !B1L53Q) # !Y1L175 & Y1L984 & B1L53Q;


--P1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0 at LC10_1_G3
--operation mode is normal

P1L28Q_lut_out = JB82_sload_path[0];
P1L28Q = DFFE(P1L28Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--J1L94Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0 at LC6_1_G3
--operation mode is normal

J1L94Q_lut_out = JB33_sload_path[0];
J1L94Q = DFFE(J1L94Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0 at LC2_1_G3
--operation mode is normal

P1L301Q_lut_out = JB92_sload_path[0];
P1L301Q = DFFE(P1L301Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L765 is slaveregister:slaveregister_inst|i~6510 at LC7_1_G3
--operation mode is normal

Y1L765 = B1L93Q & (J1L94Q # B1L53Q) # !B1L93Q & P1L301Q & !B1L53Q;


--J1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0 at LC4_1_G3
--operation mode is normal

J1L18Q_lut_out = JB33_sload_path[32];
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L865 is slaveregister:slaveregister_inst|i~6511 at LC5_1_G3
--operation mode is normal

Y1L865 = Y1L765 & (J1L18Q # !B1L53Q) # !Y1L765 & B1L53Q & P1L28Q;


--Q1L301Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0 at LC1_3_L3
--operation mode is normal

Q1L301Q_lut_out = JB03_sload_path[0];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Q1L951Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0 at LC5_3_L3
--operation mode is normal

Q1L951Q_lut_out = JB13_sload_path[0];
Q1L951Q = DFFE(Q1L951Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L597 is slaveregister:slaveregister_inst|i~16525 at LC10_4_L3
--operation mode is normal

Y1L597 = Q1L951Q & (Q1L301Q # !B1L53Q) # !Q1L951Q & Q1L301Q & B1L53Q;


--Y1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0] at LC7_11_Z2
--operation mode is normal

Y1_command_4_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_4_local[0] = DFFE(Y1_command_4_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L697 is slaveregister:slaveregister_inst|i~16526 at LC7_3_L3
--operation mode is normal

Y1L697 = B1L93Q & !B1L53Q & Y1_command_4_local[0] # !B1L93Q & Y1L597;


--DB1L4Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0 at LC8_3_L3
--operation mode is normal

DB1L4Q_lut_out = !BB1L2Q & (DB1L01 # !DB1_enable_disc_sig & C1L72);
DB1L4Q = DFFE(DB1L4Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0] at LC5_3_L2
--operation mode is normal

Y1_command_0_local[0]_lut_out = LE1_MASTERHWDATA[0];
Y1_command_0_local[0] = DFFE(Y1_command_0_local[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L565 is slaveregister:slaveregister_inst|i~6508 at LC6_3_L3
--operation mode is normal

Y1L565 = B1L93Q & (B1L53Q # JB33_sload_path[0]) # !B1L93Q & !B1L53Q & Y1_command_0_local[0];


--Y1L665 is slaveregister:slaveregister_inst|i~6509 at LC3_3_L3
--operation mode is normal

Y1L665 = Y1L565 & (JB33_sload_path[32] # !B1L53Q) # !Y1L565 & DB1L4Q & B1L53Q;


--Y1L365 is slaveregister:slaveregister_inst|i~6506 at LC9_3_L3
--operation mode is normal

Y1L365 = B1L83Q & (B1L73Q # Y1L697) # !B1L83Q & !B1L73Q & Y1L665;


--Y1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2] at LC4_3_J3
--operation mode is normal

Y1_com_ctrl_local[2]_lut_out = B1L05Q & LE1_MASTERHWDATA[0] # !B1L05Q & (B1L94Q & LE1_MASTERHWDATA[0] # !B1L94Q & LE1_MASTERHWDATA[2]);
Y1_com_ctrl_local[2] = DFFE(Y1_com_ctrl_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L965 is slaveregister:slaveregister_inst|i~6512 at LC3_3_J3
--operation mode is normal

Y1L965 = B1L93Q & (B1L53Q # Y1_tx_dpr_wadr_local[0]) # !B1L93Q & Y1_com_ctrl_local[2] & !B1L53Q;


--Y1L075 is slaveregister:slaveregister_inst|i~6513 at LC9_3_J3
--operation mode is normal

Y1L075 = Y1L965 & (MB1_inst16[0] # !B1L53Q) # !Y1L965 & KB1_DOM_REBOOT & B1L53Q;


--Y1L465 is slaveregister:slaveregister_inst|i~6507 at LC5_9_J3
--operation mode is normal

Y1L465 = Y1L365 & (Y1L075 # !B1L73Q) # !Y1L365 & B1L73Q & Y1L865;


--Y1L797 is slaveregister:slaveregister_inst|i~16527 at LC3_9_J3
--operation mode is normal

Y1L797 = !B1L04Q & (B1L63Q & Y1L275 # !B1L63Q & Y1L465);


--Y1L147 is slaveregister:slaveregister_inst|i~6684 at LC9_9_J3
--operation mode is normal

Y1L147 = B1L54Q & (B1L74Q # Y1L797) # !B1L54Q & !B1L74Q & JE1_q[0];


--HB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC3_1_E2
HB2_q[0]_data_in = C2L01;
HB2_q[0]_write_enable = C2L62;
HB2_q[0]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[0]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[0]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[0] = MEMORY_SEGMENT(HB2_q[0]_data_in, HB2_q[0]_write_enable, HB2_q[0]_clock_0, HB2_q[0]_clock_1, , , , , VCC, HB2_q[0]_write_address, HB2_q[0]_read_address);


--Y1L247 is slaveregister:slaveregister_inst|i~6685 at LC6_8_J3
--operation mode is normal

Y1L247 = Y1L147 & (HB2_q[0] # !B1L74Q) # !Y1L147 & HB1_q[0] & B1L74Q;


--Y1L093 is slaveregister:slaveregister_inst|i2060~260 at LC1_2_A3
--operation mode is normal

Y1L093 = !B1L44Q & !B1L24Q & !B1L94Q & !B1L05Q;

--Y1L393 is slaveregister:slaveregister_inst|i2060~265 at LC1_2_A3
--operation mode is normal

Y1L393 = !B1L44Q & !B1L24Q & !B1L94Q & !B1L05Q;


--Y1_tx_dpr_wadr_local[1] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[1] at LC10_5_L3
--operation mode is normal

Y1_tx_dpr_wadr_local[1]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[1] # !Y1L244 & Y1_tx_dpr_wadr_local[1]);
Y1_tx_dpr_wadr_local[1] = DFFE(Y1_tx_dpr_wadr_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L764 is slaveregister:slaveregister_inst|i~5247 at LC10_1_I3
--operation mode is normal

Y1L764 = !B1L73Q & Y1_tx_dpr_wadr_local[1] & Y1L541 & Y1L441;


--ND1L26Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg at LC4_11_Y4
--operation mode is normal

ND1L26Q_lut_out = ND1_EOF_WAIT & !XD1L7Q;
ND1L26Q = DFFE(ND1L26Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--MB1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50~34 at LC8_1_K3
--operation mode is normal

MB1L62 = ND1L26Q & (JB12_pre_out[15] # QC2L81 # JB12_pre_out[14]);


--QD1L9Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~reg at LC6_6_G1
--operation mode is normal

QD1L9Q_lut_out = VCC;
QD1L9Q = DFFE(QD1L9Q_lut_out, GLOBAL(FE1_outclock0), KB1_SND_DAT, , QD1L7);


--Y1L754 is slaveregister:slaveregister_inst|i~3 at LC7_6_J3
--operation mode is normal

Y1L754 = B1L83Q # B1L73Q # B1L93Q # !Y1L687;


--Y1L897 is slaveregister:slaveregister_inst|i~16528 at LC5_1_I3
--operation mode is normal

Y1L897 = Y1L764 # QD1L9Q & MB1L62 & !Y1L754;


--Y1_rx_dpr_radr_local[1] is slaveregister:slaveregister_inst|rx_dpr_radr_local[1] at LC7_5_E3
--operation mode is normal

Y1_rx_dpr_radr_local[1]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[1] # !Y1L544 & Y1_rx_dpr_radr_local[1]);
Y1_rx_dpr_radr_local[1] = DFFE(Y1_rx_dpr_radr_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L954 is slaveregister:slaveregister_inst|i~6 at LC4_4_I3
--operation mode is normal

Y1L954 = B1L63Q # B1L93Q # !Y1L787 # !Y1L441;


--Y1L064 is slaveregister:slaveregister_inst|i~7 at LC10_6_J3
--operation mode is normal

Y1L064 = B1L83Q # B1L93Q # !Y1L687 # !B1L73Q;


--Y1L997 is slaveregister:slaveregister_inst|i~16529 at LC8_1_I3
--operation mode is normal

Y1L997 = JB7_q[1] & (Y1_rx_dpr_radr_local[1] & !Y1L954 # !Y1L064) # !JB7_q[1] & Y1_rx_dpr_radr_local[1] & !Y1L954;


--MB1_inst16[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1] at LC5_5_E3
--operation mode is normal

MB1_inst16[1]_lut_out = JB71_q[1];
MB1_inst16[1] = DFFE(MB1_inst16[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L664 is slaveregister:slaveregister_inst|i~5246 at LC3_1_I3
--operation mode is normal

Y1L664 = Y1L541 & MB1_inst16[1] & !B1L73Q & Y1L987;


--Y1L624 is slaveregister:slaveregister_inst|i2074~405 at LC4_1_I3
--operation mode is normal

Y1L624 = Y1L283 & (Y1L664 # Y1L897 # Y1L997);


--JE1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC7_1_A3
JE1_q[1]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[1] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[1]_write_address, JE1_q[1]_read_address);


--Y1L724 is slaveregister:slaveregister_inst|i2074~406 at LC3_2_E3
--operation mode is normal

Y1L724 = Y1L093 & (Y1L624 # !B1L34Q & JE1_q[1]);


--HB4_q[1] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_G2
HB4_q[1]_data_in = N1L41;
HB4_q[1]_write_enable = N1L13;
HB4_q[1]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[1]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[1]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[1] = MEMORY_SEGMENT(HB4_q[1]_data_in, HB4_q[1]_write_enable, HB4_q[1]_clock_0, HB4_q[1]_clock_1, , , , , VCC, HB4_q[1]_write_address, HB4_q[1]_read_address);


--Y1L824 is slaveregister:slaveregister_inst|i2074~407 at LC6_2_E3
--operation mode is normal

Y1L824 = Y1L654 & B1L64Q & Y1L297 & HB4_q[1];


--J1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0 at LC3_3_E3
--operation mode is normal

J1L43Q_lut_out = JB33_sload_path[33];
J1L43Q = DFFE(J1L43Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L094 is slaveregister:slaveregister_inst|i~6085 at LC6_3_E3
--operation mode is normal

Y1L094 = B1L93Q & !B1L83Q & J1L43Q;


--Y1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1] at LC9_1_C2
--operation mode is normal

Y1_command_2_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_2_local[1] = DFFE(Y1_command_2_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L008 is slaveregister:slaveregister_inst|i~16530 at LC5_4_E3
--operation mode is normal

Y1L008 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[1] # !B1L83Q & Y1_command_2_local[1] & !B1L93Q;


--Y1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1] at LC9_3_E3
--operation mode is normal

Y1_command_3_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_3_local[1] = DFFE(Y1_command_3_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--J1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0 at LC5_2_E3
--operation mode is normal

J1L2Q_lut_out = JB33_sload_path[1];
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1] at LC3_1_E3
--operation mode is normal

Y1_command_1_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_1_local[1] = DFFE(Y1_command_1_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L585 is slaveregister:slaveregister_inst|i~6528 at LC6_1_E3
--operation mode is normal

Y1L585 = B1L93Q & (B1L83Q # J1L2Q) # !B1L93Q & Y1_command_1_local[1] & !B1L83Q;


--Y1_command_5_local[1] is slaveregister:slaveregister_inst|command_5_local[1] at LC1_1_E2
--operation mode is normal

Y1_command_5_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_5_local[1] = DFFE(Y1_command_5_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L685 is slaveregister:slaveregister_inst|i~6529 at LC9_1_E3
--operation mode is normal

Y1L685 = Y1L585 & (Y1_command_5_local[1] # !B1L83Q) # !Y1L585 & Y1_command_3_local[1] & B1L83Q;


--Y1L385 is slaveregister:slaveregister_inst|i~6526 at LC8_4_E3
--operation mode is normal

Y1L385 = B1L73Q & (Y1L008 # B1L53Q) # !B1L73Q & Y1L685 & !B1L53Q;


--Y1L108 is slaveregister:slaveregister_inst|i~16531 at LC10_5_E3
--operation mode is normal

Y1L108 = B1L83Q & (B1L93Q & JB7_q[1] # !B1L93Q & JB4_sload_path[1]);


--Y1L485 is slaveregister:slaveregister_inst|i~6527 at LC2_4_E3
--operation mode is normal

Y1L485 = Y1L385 & (Y1L108 # !B1L53Q) # !Y1L385 & B1L53Q & Y1L094;


--P1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0 at LC6_3_G3
--operation mode is normal

P1L38Q_lut_out = JB82_sload_path[1];
P1L38Q = DFFE(P1L38Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--J1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0 at LC5_4_G3
--operation mode is normal

J1L05Q_lut_out = JB33_sload_path[1];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0 at LC3_3_G3
--operation mode is normal

P1L401Q_lut_out = JB92_sload_path[1];
P1L401Q = DFFE(P1L401Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L975 is slaveregister:slaveregister_inst|i~6522 at LC10_4_G3
--operation mode is normal

Y1L975 = B1L93Q & (B1L53Q # J1L05Q) # !B1L93Q & !B1L53Q & P1L401Q;


--J1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0 at LC9_4_G3
--operation mode is normal

J1L28Q_lut_out = JB33_sload_path[33];
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L085 is slaveregister:slaveregister_inst|i~6523 at LC7_4_G3
--operation mode is normal

Y1L085 = Y1L975 & (J1L28Q # !B1L53Q) # !Y1L975 & B1L53Q & P1L38Q;


--Q1L401Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0 at LC6_11_M3
--operation mode is normal

Q1L401Q_lut_out = JB03_sload_path[1];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Q1L061Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0 at LC8_12_L3
--operation mode is normal

Q1L061Q_lut_out = JB13_sload_path[1];
Q1L061Q = DFFE(Q1L061Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L208 is slaveregister:slaveregister_inst|i~16532 at LC3_7_E3
--operation mode is normal

Y1L208 = Q1L061Q & (Q1L401Q # !B1L53Q) # !Q1L061Q & Q1L401Q & B1L53Q;


--Y1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1] at LC4_11_Z2
--operation mode is normal

Y1_command_4_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_4_local[1] = DFFE(Y1_command_4_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L308 is slaveregister:slaveregister_inst|i~16533 at LC6_4_E3
--operation mode is normal

Y1L308 = B1L93Q & !B1L53Q & Y1_command_4_local[1] # !B1L93Q & Y1L208;


--K1L774Q is coinc:inst_coinc|LC_atwd_a~reg0 at LC3_11_J2
--operation mode is normal

K1L774Q_lut_out = !K1_i999 & (K1L774Q # K1L59 # K1L39);
K1L774Q = DFFE(K1L774Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1] at LC7_1_E3
--operation mode is normal

Y1_command_0_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_command_0_local[1] = DFFE(Y1_command_0_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L775 is slaveregister:slaveregister_inst|i~6520 at LC4_5_E3
--operation mode is normal

Y1L775 = B1L93Q & (B1L53Q # JB33_sload_path[1]) # !B1L93Q & !B1L53Q & Y1_command_0_local[1];


--Y1L875 is slaveregister:slaveregister_inst|i~6521 at LC10_4_E3
--operation mode is normal

Y1L875 = Y1L775 & (JB33_sload_path[33] # !B1L53Q) # !Y1L775 & B1L53Q & K1L774Q;


--Y1L575 is slaveregister:slaveregister_inst|i~6518 at LC7_4_E3
--operation mode is normal

Y1L575 = B1L83Q & (B1L73Q # Y1L308) # !B1L83Q & Y1L875 & !B1L73Q;


--QC2L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15 at LC6_1_K3
--operation mode is normal

QC2L1 = JB12_pre_out[15] # QC2L81 # JB12_pre_out[14];


--MB1_inst50 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50 at LC2_1_K3
--operation mode is normal

MB1_inst50 = ND1L26Q & QD1L9Q & QC2L1;


--Y1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1] at LC7_4_L3
--operation mode is normal

Y1_com_ctrl_local[1]_lut_out = LE1_MASTERHWDATA[1];
Y1_com_ctrl_local[1] = DFFE(Y1_com_ctrl_local[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L185 is slaveregister:slaveregister_inst|i~6524 at LC4_4_L3
--operation mode is normal

Y1L185 = B1L93Q & (Y1_tx_dpr_wadr_local[1] # B1L53Q) # !B1L93Q & Y1_com_ctrl_local[1] & !B1L53Q;


--Y1L285 is slaveregister:slaveregister_inst|i~6525 at LC8_5_E3
--operation mode is normal

Y1L285 = Y1L185 & (MB1_inst16[1] # !B1L53Q) # !Y1L185 & MB1_inst50 & B1L53Q;


--Y1L675 is slaveregister:slaveregister_inst|i~6519 at LC1_4_E3
--operation mode is normal

Y1L675 = Y1L575 & (Y1L285 # !B1L73Q) # !Y1L575 & B1L73Q & Y1L085;


--Y1L408 is slaveregister:slaveregister_inst|i~16534 at LC9_4_E3
--operation mode is normal

Y1L408 = !B1L04Q & (B1L63Q & Y1L485 # !B1L63Q & Y1L675);


--HB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC4_1_I2
HB1_q[1]_data_in = C1L9;
HB1_q[1]_write_enable = C1L62;
HB1_q[1]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[1]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[1]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[1] = MEMORY_SEGMENT(HB1_q[1]_data_in, HB1_q[1]_write_enable, HB1_q[1]_clock_0, HB1_q[1]_clock_1, , , , , VCC, HB1_q[1]_write_address, HB1_q[1]_read_address);


--Y1L347 is slaveregister:slaveregister_inst|i~6686 at LC5_3_E3
--operation mode is normal

Y1L347 = B1L74Q & (HB1_q[1] # B1L54Q) # !B1L74Q & !B1L54Q & JE1_q[1];


--HB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_E2
HB2_q[1]_data_in = C2L9;
HB2_q[1]_write_enable = C2L62;
HB2_q[1]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[1]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[1]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[1] = MEMORY_SEGMENT(HB2_q[1]_data_in, HB2_q[1]_write_enable, HB2_q[1]_clock_0, HB2_q[1]_clock_1, , , , , VCC, HB2_q[1]_write_address, HB2_q[1]_read_address);


--Y1L447 is slaveregister:slaveregister_inst|i~6687 at LC7_3_E3
--operation mode is normal

Y1L447 = Y1L347 & (HB2_q[1] # !B1L54Q) # !Y1L347 & B1L54Q & Y1L408;


--JE1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC9_1_A3
JE1_q[2]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[2] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[2]_write_address, JE1_q[2]_read_address);


--Y1L324 is slaveregister:slaveregister_inst|i2073~241 at LC1_11_J3
--operation mode is normal

Y1L324 = !B1L34Q & JE1_q[2];


--MB1_inst16[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2] at LC8_2_J3
--operation mode is normal

MB1_inst16[2]_lut_out = JB71_q[2];
MB1_inst16[2] = DFFE(MB1_inst16[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L174 is slaveregister:slaveregister_inst|i~5252 at LC6_6_I3
--operation mode is normal

Y1L174 = !B1L73Q & MB1_inst16[2] & Y1L541 & Y1L987;


--Y1_tx_dpr_wadr_local[2] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[2] at LC6_3_J3
--operation mode is normal

Y1_tx_dpr_wadr_local[2]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[2] # !Y1L244 & Y1_tx_dpr_wadr_local[2]);
Y1_tx_dpr_wadr_local[2] = DFFE(Y1_tx_dpr_wadr_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L274 is slaveregister:slaveregister_inst|i~5253 at LC6_7_J3
--operation mode is normal

Y1L274 = !B1L73Q & Y1_tx_dpr_wadr_local[2] & Y1L441 & Y1L541;


--Y1_rx_dpr_radr_local[2] is slaveregister:slaveregister_inst|rx_dpr_radr_local[2] at LC2_2_I3
--operation mode is normal

Y1_rx_dpr_radr_local[2]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[2] # !Y1L544 & Y1_rx_dpr_radr_local[2]);
Y1_rx_dpr_radr_local[2] = DFFE(Y1_rx_dpr_radr_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L074 is slaveregister:slaveregister_inst|i~5251 at LC1_4_I3
--operation mode is normal

Y1L074 = Y1_rx_dpr_radr_local[2] & Y1L441 & Y1L787 & Y1L887;


--Y1L964 is slaveregister:slaveregister_inst|i~5250 at LC3_7_J3
--operation mode is normal

Y1L964 = B1L73Q & JB7_q[2] & Y1L687 & Y1L587;


--Y1L508 is slaveregister:slaveregister_inst|i~16535 at LC7_7_J3
--operation mode is normal

Y1L508 = Y1L174 # Y1L274 # Y1L074 # Y1L964;


--MD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344 at LC3_14_J3
--operation mode is normal

MD1L78 = MD1L04 # MD1L83 # MD1L43 # MD1L63;


--MD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345 at LC9_16_J3
--operation mode is normal

MD1L88 = MD1L44 # MD1L64;


--MD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~346 at LC9_15_J3
--operation mode is normal

MD1L98 = MD1L84 & (MD1L24 # MD1L88 # MD1L78);


--MD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~347 at LC10_7_J3
--operation mode is normal

MD1L09 = MD1L25 # MD1L45 # MD1L65 # MD1L05;


--MD1_tx_dpr_waddr[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14] at LC3_9_K3
--operation mode is normal

MD1_tx_dpr_waddr[14]_lut_out = Y1_tx_dpr_wadr_local[14];
MD1_tx_dpr_waddr[14] = DFFE(MD1_tx_dpr_waddr[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15] at LC6_10_K3
--operation mode is normal

MD1_tx_dpr_waddr[15]_lut_out = Y1_tx_dpr_wadr_local[15];
MD1_tx_dpr_waddr[15] = DFFE(MD1_tx_dpr_waddr[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~152 at LC7_9_K3
--operation mode is normal

MD1L2 = JB71_q[15] & (JB71_q[14] & !MD1_tx_dpr_waddr[14] # !MD1_tx_dpr_waddr[15]) # !JB71_q[15] & !MD1_tx_dpr_waddr[15] & JB71_q[14] & !MD1_tx_dpr_waddr[14];


--MD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~153 at LC5_9_K3
--operation mode is normal

MD1L3 = JB71_q[15] & MD1_tx_dpr_waddr[15] & (JB71_q[14] $ !MD1_tx_dpr_waddr[14]) # !JB71_q[15] & !MD1_tx_dpr_waddr[15] & (JB71_q[14] $ !MD1_tx_dpr_waddr[14]);


--MD1_tx_dpr_waddr[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13] at LC10_15_J3
--operation mode is normal

MD1_tx_dpr_waddr[13]_lut_out = Y1_tx_dpr_wadr_local[13];
MD1_tx_dpr_waddr[13] = DFFE(MD1_tx_dpr_waddr[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~9 at LC8_12_J3
--operation mode is normal

MD1L1 = MD1L2 # !MD1_tx_dpr_waddr[13] & JB71_q[13] & MD1L3;

--MD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~155 at LC8_12_J3
--operation mode is normal

MD1L4 = MD1L2 # !MD1_tx_dpr_waddr[13] & JB71_q[13] & MD1L3;


--MD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~348 at LC6_6_J3
--operation mode is normal

MD1L19 = !MD1L1 & (MD1L85 # MD1L98 # MD1L09);


--Y1L864 is slaveregister:slaveregister_inst|i~5249 at LC1_6_J3
--operation mode is normal

Y1L864 = Y1L508 # !Y1L754 & (MD1L19 # MD1L59);


--Y1L424 is slaveregister:slaveregister_inst|i2073~242 at LC6_11_J3
--operation mode is normal

Y1L424 = Y1L093 & (Y1L324 # Y1L283 & Y1L864);


--HB4_q[2] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC3_1_B2
HB4_q[2]_data_in = N1L31;
HB4_q[2]_write_enable = N1L13;
HB4_q[2]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[2]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[2]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[2] = MEMORY_SEGMENT(HB4_q[2]_data_in, HB4_q[2]_write_enable, HB4_q[2]_clock_0, HB4_q[2]_clock_1, , , , , VCC, HB4_q[2]_write_address, HB4_q[2]_read_address);


--Y1L524 is slaveregister:slaveregister_inst|i2073~243 at LC10_2_B3
--operation mode is normal

Y1L524 = Y1L654 & HB4_q[2] & B1L64Q & Y1L297;


--HB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC1_1_J2
HB1_q[2]_data_in = C1L8;
HB1_q[2]_write_enable = C1L62;
HB1_q[2]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[2]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[2]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[2] = MEMORY_SEGMENT(HB1_q[2]_data_in, HB1_q[2]_write_enable, HB1_q[2]_clock_0, HB1_q[2]_clock_1, , , , , VCC, HB1_q[2]_write_address, HB1_q[2]_read_address);


--J1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0 at LC4_15_D3
--operation mode is normal

J1L53Q_lut_out = JB33_sload_path[34];
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L194 is slaveregister:slaveregister_inst|i~6088 at LC5_14_D3
--operation mode is normal

Y1L194 = J1L53Q & !B1L83Q & B1L93Q;


--Y1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2] at LC2_7_C3
--operation mode is normal

Y1_command_2_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_2_local[2] = DFFE(Y1_command_2_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L608 is slaveregister:slaveregister_inst|i~16536 at LC4_3_I3
--operation mode is normal

Y1L608 = B1L93Q & Y1_rx_dpr_radr_local[2] & B1L83Q # !B1L93Q & Y1_command_2_local[2] & !B1L83Q;


--J1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0 at LC3_6_M3
--operation mode is normal

J1L3Q_lut_out = JB33_sload_path[2];
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2] at LC9_1_M3
--operation mode is normal

Y1_command_3_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_3_local[2] = DFFE(Y1_command_3_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2] at LC10_1_M3
--operation mode is normal

Y1_command_1_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_1_local[2] = DFFE(Y1_command_1_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L795 is slaveregister:slaveregister_inst|i~6540 at LC3_1_M3
--operation mode is normal

Y1L795 = B1L83Q & (Y1_command_3_local[2] # B1L93Q) # !B1L83Q & Y1_command_1_local[2] & !B1L93Q;


--Y1_command_5_local[2] is slaveregister:slaveregister_inst|command_5_local[2] at LC4_1_M2
--operation mode is normal

Y1_command_5_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_5_local[2] = DFFE(Y1_command_5_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L895 is slaveregister:slaveregister_inst|i~6541 at LC7_1_M3
--operation mode is normal

Y1L895 = Y1L795 & (Y1_command_5_local[2] # !B1L93Q) # !Y1L795 & J1L3Q & B1L93Q;


--Y1L595 is slaveregister:slaveregister_inst|i~6538 at LC10_5_J3
--operation mode is normal

Y1L595 = B1L73Q & (B1L53Q # Y1L608) # !B1L73Q & !B1L53Q & Y1L895;


--Y1L708 is slaveregister:slaveregister_inst|i~16537 at LC7_5_J3
--operation mode is normal

Y1L708 = B1L83Q & (B1L93Q & JB7_q[2] # !B1L93Q & JB4_sload_path[2]);


--Y1L695 is slaveregister:slaveregister_inst|i~6539 at LC8_5_J3
--operation mode is normal

Y1L695 = Y1L595 & (Y1L708 # !B1L53Q) # !Y1L595 & Y1L194 & B1L53Q;


--Q1L501Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0 at LC9_13_M3
--operation mode is normal

Q1L501Q_lut_out = JB03_sload_path[2];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L808 is slaveregister:slaveregister_inst|i~16538 at LC5_6_J3
--operation mode is normal

Y1L808 = B1L83Q & Q1L501Q & !B1L93Q # !B1L83Q & B1L93Q & JB33_sload_path[34];


--J1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0 at LC2_8_J3
--operation mode is normal

J1L15Q_lut_out = JB33_sload_path[2];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0 at LC5_12_G3
--operation mode is normal

P1L501Q_lut_out = JB92_sload_path[2];
P1L501Q = DFFE(P1L501Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L195 is slaveregister:slaveregister_inst|i~6534 at LC9_8_J3
--operation mode is normal

Y1L195 = B1L83Q & (Y1_com_ctrl_local[0] # B1L93Q) # !B1L83Q & P1L501Q & !B1L93Q;


--Y1L295 is slaveregister:slaveregister_inst|i~6535 at LC10_8_J3
--operation mode is normal

Y1L295 = Y1L195 & (Y1_tx_dpr_wadr_local[2] # !B1L93Q) # !Y1L195 & B1L93Q & J1L15Q;


--Q1L161Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0 at LC5_2_L3
--operation mode is normal

Q1L161Q_lut_out = JB13_sload_path[2];
Q1L161Q = DFFE(Q1L161Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2] at LC9_4_L3
--operation mode is normal

Y1_command_0_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_0_local[2] = DFFE(Y1_command_0_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L985 is slaveregister:slaveregister_inst|i~6532 at LC8_4_L3
--operation mode is normal

Y1L985 = B1L93Q & (JB33_sload_path[2] # B1L83Q) # !B1L93Q & !B1L83Q & Y1_command_0_local[2];


--Y1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2] at LC5_3_Z2
--operation mode is normal

Y1_command_4_local[2]_lut_out = LE1_MASTERHWDATA[2];
Y1_command_4_local[2] = DFFE(Y1_command_4_local[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L095 is slaveregister:slaveregister_inst|i~6533 at LC10_3_L3
--operation mode is normal

Y1L095 = Y1L985 & (Y1_command_4_local[2] # !B1L83Q) # !Y1L985 & Q1L161Q & B1L83Q;


--Y1L785 is slaveregister:slaveregister_inst|i~6530 at LC4_5_J3
--operation mode is normal

Y1L785 = B1L73Q & (B1L53Q # Y1L295) # !B1L73Q & !B1L53Q & Y1L095;


--MD1L29 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~349 at LC9_7_J3
--operation mode is normal

MD1L29 = MD1L25 # MD1L05;


--MD1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~350 at LC3_6_J3
--operation mode is normal

MD1L39 = MD1L98 # MD1L65 # MD1L45 # MD1L29;


--MD1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~351 at LC8_6_J3
--operation mode is normal

MD1L49 = MD1L59 # !MD1L1 & (MD1L85 # MD1L39);


--J1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0 at LC4_7_J3
--operation mode is normal

J1L38Q_lut_out = JB33_sload_path[34];
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0 at LC9_8_G3
--operation mode is normal

P1L48Q_lut_out = JB82_sload_path[2];
P1L48Q = DFFE(P1L48Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L395 is slaveregister:slaveregister_inst|i~6536 at LC2_6_J3
--operation mode is normal

Y1L395 = B1L93Q & (B1L83Q # J1L38Q) # !B1L93Q & P1L48Q & !B1L83Q;


--Y1L495 is slaveregister:slaveregister_inst|i~6537 at LC9_5_J3
--operation mode is normal

Y1L495 = Y1L395 & (MB1_inst16[2] # !B1L83Q) # !Y1L395 & B1L83Q & MD1L49;


--Y1L885 is slaveregister:slaveregister_inst|i~6531 at LC1_5_J3
--operation mode is normal

Y1L885 = Y1L785 & (Y1L495 # !B1L53Q) # !Y1L785 & Y1L808 & B1L53Q;


--Y1L908 is slaveregister:slaveregister_inst|i~16539 at LC3_5_J3
--operation mode is normal

Y1L908 = !B1L04Q & (B1L63Q & Y1L695 # !B1L63Q & Y1L885);


--Y1L547 is slaveregister:slaveregister_inst|i~6688 at LC6_5_J3
--operation mode is normal

Y1L547 = B1L54Q & (B1L74Q # Y1L908) # !B1L54Q & !B1L74Q & JE1_q[2];


--HB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC2_1_E2
HB2_q[2]_data_in = C2L8;
HB2_q[2]_write_enable = C2L62;
HB2_q[2]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[2]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[2]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[2] = MEMORY_SEGMENT(HB2_q[2]_data_in, HB2_q[2]_write_enable, HB2_q[2]_clock_0, HB2_q[2]_clock_1, , , , , VCC, HB2_q[2]_write_address, HB2_q[2]_read_address);


--Y1L647 is slaveregister:slaveregister_inst|i~6689 at LC3_4_J3
--operation mode is normal

Y1L647 = Y1L547 & (HB2_q[2] # !B1L74Q) # !Y1L547 & HB1_q[2] & B1L74Q;


--Y1_tx_dpr_wadr_local[3] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[3] at LC6_5_B3
--operation mode is normal

Y1_tx_dpr_wadr_local[3]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[3] # !Y1L244 & Y1_tx_dpr_wadr_local[3]);
Y1_tx_dpr_wadr_local[3] = DFFE(Y1_tx_dpr_wadr_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--QC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15 at LC10_6_U1
--operation mode is normal

QC1L1 = JB6_pre_out[15] # QC1_or_node[0][6] # JB6_pre_out[14];


--Y1L018 is slaveregister:slaveregister_inst|i~16540 at LC2_5_A3
--operation mode is normal

Y1L018 = B1L63Q & !B1L93Q;


--Y1L854 is slaveregister:slaveregister_inst|i~4 at LC5_5_A3
--operation mode is normal

Y1L854 = B1L83Q # B1L73Q # !Y1L441 # !Y1L018;


--Y1L118 is slaveregister:slaveregister_inst|i~16541 at LC8_5_B3
--operation mode is normal

Y1L118 = Y1L754 & Y1_tx_dpr_wadr_local[3] & !Y1L854 # !Y1L754 & (QC1L1 # Y1_tx_dpr_wadr_local[3] & !Y1L854);


--Y1_rx_dpr_radr_local[3] is slaveregister:slaveregister_inst|rx_dpr_radr_local[3] at LC2_5_B3
--operation mode is normal

Y1_rx_dpr_radr_local[3]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[3] # !Y1L544 & Y1_rx_dpr_radr_local[3]);
Y1_rx_dpr_radr_local[3] = DFFE(Y1_rx_dpr_radr_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L218 is slaveregister:slaveregister_inst|i~16542 at LC4_5_B3
--operation mode is normal

Y1L218 = JB7_q[3] & (!Y1L954 & Y1_rx_dpr_radr_local[3] # !Y1L064) # !JB7_q[3] & !Y1L954 & Y1_rx_dpr_radr_local[3];


--MB1_inst16[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3] at LC3_16_I3
--operation mode is normal

MB1_inst16[3]_lut_out = JB71_q[3];
MB1_inst16[3] = DFFE(MB1_inst16[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L374 is slaveregister:slaveregister_inst|i~5258 at LC3_7_I3
--operation mode is normal

Y1L374 = !B1L73Q & MB1_inst16[3] & Y1L987 & Y1L541;


--Y1L024 is slaveregister:slaveregister_inst|i2072~405 at LC4_4_B3
--operation mode is normal

Y1L024 = Y1L283 & (Y1L218 # Y1L374 # Y1L118);


--JE1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC11_1_A3
JE1_q[3]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[3] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[3]_write_address, JE1_q[3]_read_address);


--Y1L124 is slaveregister:slaveregister_inst|i2072~406 at LC8_3_B3
--operation mode is normal

Y1L124 = Y1L093 & (Y1L024 # !B1L34Q & JE1_q[3]);


--HB4_q[3] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC1_1_B2
HB4_q[3]_data_in = N1L21;
HB4_q[3]_write_enable = N1L13;
HB4_q[3]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[3]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[3]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[3] = MEMORY_SEGMENT(HB4_q[3]_data_in, HB4_q[3]_write_enable, HB4_q[3]_clock_0, HB4_q[3]_clock_1, , , , , VCC, HB4_q[3]_write_address, HB4_q[3]_read_address);


--Y1L224 is slaveregister:slaveregister_inst|i2072~407 at LC3_2_B3
--operation mode is normal

Y1L224 = HB4_q[3] & B1L64Q & Y1L654 & Y1L297;


--J1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0 at LC3_9_B3
--operation mode is normal

J1L63Q_lut_out = JB33_sload_path[35];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L294 is slaveregister:slaveregister_inst|i~6091 at LC3_8_B3
--operation mode is normal

Y1L294 = J1L63Q & !B1L83Q & B1L93Q;


--Y1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3] at LC1_2_B2
--operation mode is normal

Y1_command_2_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_2_local[3] = DFFE(Y1_command_2_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L318 is slaveregister:slaveregister_inst|i~16543 at LC7_4_B3
--operation mode is normal

Y1L318 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[3] # !B1L83Q & !B1L93Q & Y1_command_2_local[3];


--J1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0 at LC6_9_B3
--operation mode is normal

J1L4Q_lut_out = JB33_sload_path[3];
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3] at LC7_1_B2
--operation mode is normal

Y1_command_3_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_3_local[3] = DFFE(Y1_command_3_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3] at LC3_1_B2
--operation mode is normal

Y1_command_1_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_1_local[3] = DFFE(Y1_command_1_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L906 is slaveregister:slaveregister_inst|i~6552 at LC6_1_B2
--operation mode is normal

Y1L906 = B1L83Q & (B1L93Q # Y1_command_3_local[3]) # !B1L83Q & !B1L93Q & Y1_command_1_local[3];


--Y1_command_5_local[3] is slaveregister:slaveregister_inst|command_5_local[3] at LC4_9_C2
--operation mode is normal

Y1_command_5_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_5_local[3] = DFFE(Y1_command_5_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L016 is slaveregister:slaveregister_inst|i~6553 at LC1_1_B2
--operation mode is normal

Y1L016 = Y1L906 & (Y1_command_5_local[3] # !B1L93Q) # !Y1L906 & J1L4Q & B1L93Q;


--Y1L706 is slaveregister:slaveregister_inst|i~6550 at LC5_3_B3
--operation mode is normal

Y1L706 = B1L73Q & (B1L53Q # Y1L318) # !B1L73Q & !B1L53Q & Y1L016;


--Y1L418 is slaveregister:slaveregister_inst|i~16544 at LC9_4_B3
--operation mode is normal

Y1L418 = B1L83Q & (B1L93Q & JB7_q[3] # !B1L93Q & JB4_sload_path[3]);


--Y1L806 is slaveregister:slaveregister_inst|i~6551 at LC2_3_B3
--operation mode is normal

Y1L806 = Y1L706 & (Y1L418 # !B1L53Q) # !Y1L706 & B1L53Q & Y1L294;


--Q1L601Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0 at LC5_6_M3
--operation mode is normal

Q1L601Q_lut_out = JB03_sload_path[3];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L518 is slaveregister:slaveregister_inst|i~16545 at LC5_8_B3
--operation mode is normal

Y1L518 = B1L83Q & Q1L601Q & !B1L93Q # !B1L83Q & JB33_sload_path[35] & B1L93Q;


--J1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0 at LC1_4_B3
--operation mode is normal

J1L25Q_lut_out = JB33_sload_path[3];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3] at LC10_4_B3
--operation mode is normal

Y1_com_ctrl_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_com_ctrl_local[3] = DFFE(Y1_com_ctrl_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--P1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0 at LC3_12_G3
--operation mode is normal

P1L601Q_lut_out = JB92_sload_path[3];
P1L601Q = DFFE(P1L601Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L306 is slaveregister:slaveregister_inst|i~6546 at LC8_4_B3
--operation mode is normal

Y1L306 = B1L83Q & (Y1_com_ctrl_local[3] # B1L93Q) # !B1L83Q & P1L601Q & !B1L93Q;


--Y1L406 is slaveregister:slaveregister_inst|i~6547 at LC2_4_B3
--operation mode is normal

Y1L406 = Y1L306 & (Y1_tx_dpr_wadr_local[3] # !B1L93Q) # !Y1L306 & J1L25Q & B1L93Q;


--Q1L261Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0 at LC3_10_L3
--operation mode is normal

Q1L261Q_lut_out = JB13_sload_path[3];
Q1L261Q = DFFE(Q1L261Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3] at LC6_2_L3
--operation mode is normal

Y1_command_0_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_0_local[3] = DFFE(Y1_command_0_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L106 is slaveregister:slaveregister_inst|i~6544 at LC3_1_T3
--operation mode is normal

Y1L106 = B1L93Q & (B1L83Q # JB33_sload_path[3]) # !B1L93Q & !B1L83Q & Y1_command_0_local[3];


--Y1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3] at LC10_3_Z2
--operation mode is normal

Y1_command_4_local[3]_lut_out = LE1_MASTERHWDATA[3];
Y1_command_4_local[3] = DFFE(Y1_command_4_local[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L206 is slaveregister:slaveregister_inst|i~6545 at LC6_1_T3
--operation mode is normal

Y1L206 = Y1L106 & (Y1_command_4_local[3] # !B1L83Q) # !Y1L106 & B1L83Q & Q1L261Q;


--Y1L995 is slaveregister:slaveregister_inst|i~6542 at LC3_3_B3
--operation mode is normal

Y1L995 = B1L73Q & (B1L53Q # Y1L406) # !B1L73Q & !B1L53Q & Y1L206;


--J1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0 at LC6_7_I3
--operation mode is normal

J1L48Q_lut_out = JB33_sload_path[35];
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0 at LC9_6_G3
--operation mode is normal

P1L58Q_lut_out = JB82_sload_path[3];
P1L58Q = DFFE(P1L58Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L506 is slaveregister:slaveregister_inst|i~6548 at LC6_8_I3
--operation mode is normal

Y1L506 = B1L93Q & (J1L48Q # B1L83Q) # !B1L93Q & P1L58Q & !B1L83Q;


--Y1L606 is slaveregister:slaveregister_inst|i~6549 at LC5_8_I3
--operation mode is normal

Y1L606 = Y1L506 & (MB1_inst16[3] # !B1L83Q) # !Y1L506 & QC1L1 & B1L83Q;


--Y1L006 is slaveregister:slaveregister_inst|i~6543 at LC6_3_B3
--operation mode is normal

Y1L006 = Y1L995 & (Y1L606 # !B1L53Q) # !Y1L995 & Y1L518 & B1L53Q;


--Y1L618 is slaveregister:slaveregister_inst|i~16546 at LC9_3_B3
--operation mode is normal

Y1L618 = !B1L04Q & (B1L63Q & Y1L806 # !B1L63Q & Y1L006);


--HB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC4_1_J2
HB1_q[3]_data_in = C1L7;
HB1_q[3]_write_enable = C1L62;
HB1_q[3]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[3]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[3]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[3] = MEMORY_SEGMENT(HB1_q[3]_data_in, HB1_q[3]_write_enable, HB1_q[3]_clock_0, HB1_q[3]_clock_1, , , , , VCC, HB1_q[3]_write_address, HB1_q[3]_read_address);


--Y1L747 is slaveregister:slaveregister_inst|i~6690 at LC10_3_B3
--operation mode is normal

Y1L747 = B1L74Q & (B1L54Q # HB1_q[3]) # !B1L74Q & !B1L54Q & JE1_q[3];


--HB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC4_1_E2
HB2_q[3]_data_in = C2L7;
HB2_q[3]_write_enable = C2L62;
HB2_q[3]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[3]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[3]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[3] = MEMORY_SEGMENT(HB2_q[3]_data_in, HB2_q[3]_write_enable, HB2_q[3]_clock_0, HB2_q[3]_clock_1, , , , , VCC, HB2_q[3]_write_address, HB2_q[3]_read_address);


--Y1L847 is slaveregister:slaveregister_inst|i~6691 at LC6_2_B3
--operation mode is normal

Y1L847 = Y1L747 & (HB2_q[3] # !B1L54Q) # !Y1L747 & B1L54Q & Y1L618;


--JE1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC4_1_A3
JE1_q[4]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[4] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[4]_write_address, JE1_q[4]_read_address);


--Y1L614 is slaveregister:slaveregister_inst|i2071~429 at LC2_4_M3
--operation mode is normal

Y1L614 = !B1L34Q & JE1_q[4];


--Y1_tx_dpr_wadr_local[4] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[4] at LC3_7_M3
--operation mode is normal

Y1_tx_dpr_wadr_local[4]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[4] # !Y1L244 & Y1_tx_dpr_wadr_local[4]);
Y1_tx_dpr_wadr_local[4] = DFFE(Y1_tx_dpr_wadr_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L774 is slaveregister:slaveregister_inst|i~5265 at LC7_4_M3
--operation mode is normal

Y1L774 = Y1_tx_dpr_wadr_local[4] & Y1L541 & !B1L73Q & Y1L441;


--TB1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg at LC8_14_E4
--operation mode is normal

TB1L7Q_lut_out = TB1L91 & TB1L71 & !TB1L4Q & TB1L6Q;
TB1L7Q = DFFE(TB1L7Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , );


--Y1L874 is slaveregister:slaveregister_inst|i~5266 at LC6_5_M3
--operation mode is normal

Y1L874 = TB1L7Q & !B1L73Q & Y1L687 & Y1L587;


--Y1_rx_dpr_radr_local[4] is slaveregister:slaveregister_inst|rx_dpr_radr_local[4] at LC10_4_M3
--operation mode is normal

Y1_rx_dpr_radr_local[4]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[4] # !Y1L544 & Y1_rx_dpr_radr_local[4]);
Y1_rx_dpr_radr_local[4] = DFFE(Y1_rx_dpr_radr_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L574 is slaveregister:slaveregister_inst|i~5263 at LC8_4_M3
--operation mode is normal

Y1L574 = Y1_rx_dpr_radr_local[4] & Y1L887 & Y1L787 & Y1L441;


--Y1L474 is slaveregister:slaveregister_inst|i~5262 at LC9_4_M3
--operation mode is normal

Y1L474 = JB7_q[4] & Y1L587 & B1L73Q & Y1L687;


--Y1L718 is slaveregister:slaveregister_inst|i~16547 at LC3_4_M3
--operation mode is normal

Y1L718 = Y1L574 # Y1L774 # Y1L474 # Y1L874;


--MB1_inst16[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4] at LC10_3_M3
--operation mode is normal

MB1_inst16[4]_lut_out = JB71_q[4];
MB1_inst16[4] = DFFE(MB1_inst16[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L674 is slaveregister:slaveregister_inst|i~5264 at LC8_3_M3
--operation mode is normal

Y1L674 = MB1_inst16[4] & !B1L73Q & Y1L987 & Y1L541;


--Y1L714 is slaveregister:slaveregister_inst|i2071~430 at LC4_3_M3
--operation mode is normal

Y1L714 = Y1L614 # Y1L283 & (Y1L674 # Y1L718);


--Y1L814 is slaveregister:slaveregister_inst|i2071~431 at LC7_3_M3
--operation mode is normal

Y1L814 = !B1L44Q & !B1L24Q & !Y1L654 & Y1L714;


--HB4_q[4] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC2_1_D2
HB4_q[4]_data_in = N1L11;
HB4_q[4]_write_enable = N1L13;
HB4_q[4]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[4]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[4]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[4] = MEMORY_SEGMENT(HB4_q[4]_data_in, HB4_q[4]_write_enable, HB4_q[4]_clock_0, HB4_q[4]_clock_1, , , , , VCC, HB4_q[4]_write_address, HB4_q[4]_read_address);


--Y1L914 is slaveregister:slaveregister_inst|i2071~432 at LC3_5_M3
--operation mode is normal

Y1L914 = Y1L654 & B1L64Q & HB4_q[4] & Y1L297;


--HB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC2_1_J2
HB1_q[4]_data_in = C1L6;
HB1_q[4]_write_enable = C1L62;
HB1_q[4]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[4]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[4]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[4] = MEMORY_SEGMENT(HB1_q[4]_data_in, HB1_q[4]_write_enable, HB1_q[4]_clock_0, HB1_q[4]_clock_1, , , , , VCC, HB1_q[4]_write_address, HB1_q[4]_read_address);


--J1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0 at LC6_6_M3
--operation mode is normal

J1L73Q_lut_out = JB33_sload_path[36];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L394 is slaveregister:slaveregister_inst|i~6094 at LC10_5_M3
--operation mode is normal

Y1L394 = !B1L83Q & J1L73Q & B1L93Q;


--Y1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4] at LC5_5_M2
--operation mode is normal

Y1_command_2_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_2_local[4] = DFFE(Y1_command_2_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L818 is slaveregister:slaveregister_inst|i~16548 at LC3_3_M3
--operation mode is normal

Y1L818 = B1L93Q & Y1_rx_dpr_radr_local[4] & B1L83Q # !B1L93Q & Y1_command_2_local[4] & !B1L83Q;


--J1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0 at LC7_5_M3
--operation mode is normal

J1L5Q_lut_out = JB33_sload_path[4];
J1L5Q = DFFE(J1L5Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4] at LC6_1_M3
--operation mode is normal

Y1_command_3_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_3_local[4] = DFFE(Y1_command_3_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4] at LC8_1_M3
--operation mode is normal

Y1_command_1_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_1_local[4] = DFFE(Y1_command_1_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L126 is slaveregister:slaveregister_inst|i~6564 at LC5_1_M3
--operation mode is normal

Y1L126 = B1L83Q & (Y1_command_3_local[4] # B1L93Q) # !B1L83Q & Y1_command_1_local[4] & !B1L93Q;


--Y1_command_5_local[4] is slaveregister:slaveregister_inst|command_5_local[4] at LC1_5_C2
--operation mode is normal

Y1_command_5_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_5_local[4] = DFFE(Y1_command_5_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L226 is slaveregister:slaveregister_inst|i~6565 at LC4_1_M3
--operation mode is normal

Y1L226 = Y1L126 & (Y1_command_5_local[4] # !B1L93Q) # !Y1L126 & B1L93Q & J1L5Q;


--Y1L916 is slaveregister:slaveregister_inst|i~6562 at LC6_2_M3
--operation mode is normal

Y1L916 = B1L73Q & (B1L53Q # Y1L818) # !B1L73Q & !B1L53Q & Y1L226;


--Y1L918 is slaveregister:slaveregister_inst|i~16549 at LC3_9_M3
--operation mode is normal

Y1L918 = B1L83Q & (B1L93Q & JB7_q[4] # !B1L93Q & JB4_sload_path[4]);


--Y1L026 is slaveregister:slaveregister_inst|i~6563 at LC7_2_M3
--operation mode is normal

Y1L026 = Y1L916 & (Y1L918 # !B1L53Q) # !Y1L916 & Y1L394 & B1L53Q;


--Q1L701Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0 at LC7_6_M3
--operation mode is normal

Q1L701Q_lut_out = JB03_sload_path[4];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L028 is slaveregister:slaveregister_inst|i~16550 at LC9_5_M3
--operation mode is normal

Y1L028 = B1L83Q & Q1L701Q & !B1L93Q # !B1L83Q & B1L93Q & JB33_sload_path[36];


--J1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0 at LC5_5_M3
--operation mode is normal

J1L35Q_lut_out = JB33_sload_path[4];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4] at LC4_4_M3
--operation mode is normal

Y1_com_ctrl_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_com_ctrl_local[4] = DFFE(Y1_com_ctrl_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--P1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0 at LC10_10_G3
--operation mode is normal

P1L701Q_lut_out = JB92_sload_path[4];
P1L701Q = DFFE(P1L701Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L516 is slaveregister:slaveregister_inst|i~6558 at LC1_4_M3
--operation mode is normal

Y1L516 = B1L83Q & (Y1_com_ctrl_local[4] # B1L93Q) # !B1L83Q & P1L701Q & !B1L93Q;


--Y1L616 is slaveregister:slaveregister_inst|i~6559 at LC5_4_M3
--operation mode is normal

Y1L616 = Y1L516 & (Y1_tx_dpr_wadr_local[4] # !B1L93Q) # !Y1L516 & B1L93Q & J1L35Q;


--Q1L361Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0 at LC7_10_L3
--operation mode is normal

Q1L361Q_lut_out = JB13_sload_path[4];
Q1L361Q = DFFE(Q1L361Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4] at LC5_1_J2
--operation mode is normal

Y1_command_0_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_0_local[4] = DFFE(Y1_command_0_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L316 is slaveregister:slaveregister_inst|i~6556 at LC6_1_J2
--operation mode is normal

Y1L316 = B1L93Q & (B1L83Q # JB33_sload_path[4]) # !B1L93Q & !B1L83Q & Y1_command_0_local[4];


--Y1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4] at LC3_1_J2
--operation mode is normal

Y1_command_4_local[4]_lut_out = LE1_MASTERHWDATA[4];
Y1_command_4_local[4] = DFFE(Y1_command_4_local[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L416 is slaveregister:slaveregister_inst|i~6557 at LC7_1_J2
--operation mode is normal

Y1L416 = Y1L316 & (Y1_command_4_local[4] # !B1L83Q) # !Y1L316 & Q1L361Q & B1L83Q;


--Y1L116 is slaveregister:slaveregister_inst|i~6554 at LC9_2_M3
--operation mode is normal

Y1L116 = B1L73Q & (B1L53Q # Y1L616) # !B1L73Q & !B1L53Q & Y1L416;


--J1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0 at LC5_3_M3
--operation mode is normal

J1L58Q_lut_out = JB33_sload_path[36];
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0 at LC6_8_G3
--operation mode is normal

P1L68Q_lut_out = JB82_sload_path[4];
P1L68Q = DFFE(P1L68Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L716 is slaveregister:slaveregister_inst|i~6560 at LC6_3_M3
--operation mode is normal

Y1L716 = B1L93Q & (J1L58Q # B1L83Q) # !B1L93Q & P1L68Q & !B1L83Q;


--Y1L816 is slaveregister:slaveregister_inst|i~6561 at LC1_3_M3
--operation mode is normal

Y1L816 = Y1L716 & (MB1_inst16[4] # !B1L83Q) # !Y1L716 & TB1L7Q & B1L83Q;


--Y1L216 is slaveregister:slaveregister_inst|i~6555 at LC2_2_M3
--operation mode is normal

Y1L216 = Y1L116 & (Y1L816 # !B1L53Q) # !Y1L116 & B1L53Q & Y1L028;


--Y1L128 is slaveregister:slaveregister_inst|i~16551 at LC4_2_M3
--operation mode is normal

Y1L128 = !B1L04Q & (B1L63Q & Y1L026 # !B1L63Q & Y1L216);


--Y1L947 is slaveregister:slaveregister_inst|i~6692 at LC5_2_M3
--operation mode is normal

Y1L947 = B1L54Q & (B1L74Q # Y1L128) # !B1L54Q & !B1L74Q & JE1_q[4];


--HB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_M2
HB2_q[4]_data_in = C2L6;
HB2_q[4]_write_enable = C2L62;
HB2_q[4]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[4]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[4]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[4] = MEMORY_SEGMENT(HB2_q[4]_data_in, HB2_q[4]_write_enable, HB2_q[4]_clock_0, HB2_q[4]_clock_1, , , , , VCC, HB2_q[4]_write_address, HB2_q[4]_read_address);


--Y1L057 is slaveregister:slaveregister_inst|i~6693 at LC3_2_M3
--operation mode is normal

Y1L057 = Y1L947 & (HB2_q[4] # !B1L74Q) # !Y1L947 & B1L74Q & HB1_q[4];


--JE1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC3_1_A3
JE1_q[5]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[5] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[5]_write_address, JE1_q[5]_read_address);


--Y1L314 is slaveregister:slaveregister_inst|i2070~241 at LC4_15_E3
--operation mode is normal

Y1L314 = !B1L34Q & JE1_q[5];


--MB1_inst16[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5] at LC3_13_J3
--operation mode is normal

MB1_inst16[5]_lut_out = JB71_q[5];
MB1_inst16[5] = DFFE(MB1_inst16[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L284 is slaveregister:slaveregister_inst|i~5270 at LC2_6_I3
--operation mode is normal

Y1L284 = !B1L73Q & MB1_inst16[5] & Y1L541 & Y1L987;


--Y1_tx_dpr_wadr_local[5] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[5] at LC8_3_I3
--operation mode is normal

Y1_tx_dpr_wadr_local[5]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[5] # !Y1L244 & Y1_tx_dpr_wadr_local[5]);
Y1_tx_dpr_wadr_local[5] = DFFE(Y1_tx_dpr_wadr_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L384 is slaveregister:slaveregister_inst|i~5271 at LC9_5_I3
--operation mode is normal

Y1L384 = Y1_tx_dpr_wadr_local[5] & Y1L541 & Y1L441 & !B1L73Q;


--Y1_rx_dpr_radr_local[5] is slaveregister:slaveregister_inst|rx_dpr_radr_local[5] at LC10_4_I3
--operation mode is normal

Y1_rx_dpr_radr_local[5]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[5] # !Y1L544 & Y1_rx_dpr_radr_local[5]);
Y1_rx_dpr_radr_local[5] = DFFE(Y1_rx_dpr_radr_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L184 is slaveregister:slaveregister_inst|i~5269 at LC3_5_I3
--operation mode is normal

Y1L184 = Y1_rx_dpr_radr_local[5] & Y1L787 & Y1L441 & Y1L887;


--Y1L084 is slaveregister:slaveregister_inst|i~5268 at LC1_6_I3
--operation mode is normal

Y1L084 = B1L73Q & JB7_q[5] & Y1L687 & Y1L587;


--Y1L228 is slaveregister:slaveregister_inst|i~16552 at LC2_5_I3
--operation mode is normal

Y1L228 = Y1L384 # Y1L284 # Y1L184 # Y1L084;


--Y1L974 is slaveregister:slaveregister_inst|i~5267 at LC3_14_E3
--operation mode is normal

Y1L974 = Y1L228 # !Y1L754 & (RB1L321 # RB1L221);


--Y1L414 is slaveregister:slaveregister_inst|i2070~242 at LC5_14_E3
--operation mode is normal

Y1L414 = Y1L093 & (Y1L314 # Y1L283 & Y1L974);


--HB4_q[5] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC4_1_D2
HB4_q[5]_data_in = N1L01;
HB4_q[5]_write_enable = N1L13;
HB4_q[5]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[5]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[5]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[5] = MEMORY_SEGMENT(HB4_q[5]_data_in, HB4_q[5]_write_enable, HB4_q[5]_clock_0, HB4_q[5]_clock_1, , , , , VCC, HB4_q[5]_write_address, HB4_q[5]_read_address);


--Y1L514 is slaveregister:slaveregister_inst|i2070~243 at LC5_4_I3
--operation mode is normal

Y1L514 = B1L64Q & Y1L654 & HB4_q[5] & Y1L297;


--J1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0 at LC7_6_I2
--operation mode is normal

J1L83Q_lut_out = JB33_sload_path[37];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L494 is slaveregister:slaveregister_inst|i~6097 at LC7_5_I2
--operation mode is normal

Y1L494 = !B1L83Q & B1L93Q & J1L83Q;


--Y1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5] at LC9_11_I2
--operation mode is normal

Y1_command_2_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_2_local[5] = DFFE(Y1_command_2_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L328 is slaveregister:slaveregister_inst|i~16553 at LC6_13_I3
--operation mode is normal

Y1L328 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[5] # !B1L83Q & !B1L93Q & Y1_command_2_local[5];


--J1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0 at LC9_15_I2
--operation mode is normal

J1L6Q_lut_out = JB33_sload_path[5];
J1L6Q = DFFE(J1L6Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5] at LC6_16_I2
--operation mode is normal

Y1_command_3_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_3_local[5] = DFFE(Y1_command_3_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5] at LC9_16_I2
--operation mode is normal

Y1_command_1_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_1_local[5] = DFFE(Y1_command_1_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L336 is slaveregister:slaveregister_inst|i~6576 at LC10_16_I2
--operation mode is normal

Y1L336 = B1L83Q & (B1L93Q # Y1_command_3_local[5]) # !B1L83Q & !B1L93Q & Y1_command_1_local[5];


--Y1_command_5_local[5] is slaveregister:slaveregister_inst|command_5_local[5] at LC10_14_C2
--operation mode is normal

Y1_command_5_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_5_local[5] = DFFE(Y1_command_5_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L436 is slaveregister:slaveregister_inst|i~6577 at LC8_15_I2
--operation mode is normal

Y1L436 = Y1L336 & (Y1_command_5_local[5] # !B1L93Q) # !Y1L336 & J1L6Q & B1L93Q;


--Y1L136 is slaveregister:slaveregister_inst|i~6574 at LC3_12_I3
--operation mode is normal

Y1L136 = B1L73Q & (B1L53Q # Y1L328) # !B1L73Q & !B1L53Q & Y1L436;


--Y1L428 is slaveregister:slaveregister_inst|i~16554 at LC3_11_I3
--operation mode is normal

Y1L428 = B1L83Q & (B1L93Q & JB7_q[5] # !B1L93Q & JB4_sload_path[5]);


--Y1L236 is slaveregister:slaveregister_inst|i~6575 at LC2_12_I3
--operation mode is normal

Y1L236 = Y1L136 & (Y1L428 # !B1L53Q) # !Y1L136 & B1L53Q & Y1L494;


--Q1L801Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0 at LC3_13_M3
--operation mode is normal

Q1L801Q_lut_out = JB03_sload_path[5];
Q1L801Q = DFFE(Q1L801Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L528 is slaveregister:slaveregister_inst|i~16555 at LC5_16_I3
--operation mode is normal

Y1L528 = B1L93Q & !B1L83Q & JB33_sload_path[37] # !B1L93Q & Q1L801Q & B1L83Q;


--J1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0 at LC9_7_I3
--operation mode is normal

J1L45Q_lut_out = JB33_sload_path[5];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5] at LC4_6_I3
--operation mode is normal

Y1_com_ctrl_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_com_ctrl_local[5] = DFFE(Y1_com_ctrl_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--P1L801Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0 at LC6_10_G3
--operation mode is normal

P1L801Q_lut_out = JB92_sload_path[5];
P1L801Q = DFFE(P1L801Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L726 is slaveregister:slaveregister_inst|i~6570 at LC10_6_I3
--operation mode is normal

Y1L726 = B1L83Q & (B1L93Q # Y1_com_ctrl_local[5]) # !B1L83Q & !B1L93Q & P1L801Q;


--Y1L826 is slaveregister:slaveregister_inst|i~6571 at LC10_5_I3
--operation mode is normal

Y1L826 = Y1L726 & (Y1_tx_dpr_wadr_local[5] # !B1L93Q) # !Y1L726 & B1L93Q & J1L45Q;


--Q1L461Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0 at LC9_10_L3
--operation mode is normal

Q1L461Q_lut_out = JB13_sload_path[5];
Q1L461Q = DFFE(Q1L461Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5] at LC3_3_I2
--operation mode is normal

Y1_command_0_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_0_local[5] = DFFE(Y1_command_0_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L526 is slaveregister:slaveregister_inst|i~6568 at LC5_3_I2
--operation mode is normal

Y1L526 = B1L93Q & (B1L83Q # JB33_sload_path[5]) # !B1L93Q & Y1_command_0_local[5] & !B1L83Q;


--Y1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5] at LC7_4_I2
--operation mode is normal

Y1_command_4_local[5]_lut_out = LE1_MASTERHWDATA[5];
Y1_command_4_local[5] = DFFE(Y1_command_4_local[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L626 is slaveregister:slaveregister_inst|i~6569 at LC6_3_I2
--operation mode is normal

Y1L626 = Y1L526 & (Y1_command_4_local[5] # !B1L83Q) # !Y1L526 & B1L83Q & Q1L461Q;


--Y1L326 is slaveregister:slaveregister_inst|i~6566 at LC1_12_I3
--operation mode is normal

Y1L326 = B1L73Q & (B1L53Q # Y1L826) # !B1L73Q & !B1L53Q & Y1L626;


--RB1_dpr_radr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15] at LC3_1_C3
--operation mode is normal

RB1_dpr_radr[15]_lut_out = Y1_rx_dpr_radr_local[15];
RB1_dpr_radr[15] = DFFE(RB1_dpr_radr[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_radr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14] at LC10_1_C3
--operation mode is normal

RB1_dpr_radr[14]_lut_out = Y1_rx_dpr_radr_local[14];
RB1_dpr_radr[14] = DFFE(RB1_dpr_radr[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14] at LC3_13_C3
--operation mode is normal

RB1_dpr_wadr[14]_lut_out = JB7_q[14];
RB1_dpr_wadr[14] = DFFE(RB1_dpr_wadr[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_wadr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15] at LC3_14_C3
--operation mode is normal

RB1_dpr_wadr[15]_lut_out = JB7_q[15];
RB1_dpr_wadr[15] = DFFE(RB1_dpr_wadr[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~152 at LC8_1_C3
--operation mode is normal

RB1L63 = RB1_dpr_wadr[15] & !RB1_dpr_wadr[14] & RB1_dpr_radr[14] & RB1_dpr_radr[15] # !RB1_dpr_wadr[15] & (RB1_dpr_radr[15] # !RB1_dpr_wadr[14] & RB1_dpr_radr[14]);


--RB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~153 at LC5_1_C3
--operation mode is normal

RB1L73 = RB1_dpr_wadr[14] & RB1_dpr_radr[14] & (RB1_dpr_wadr[15] $ !RB1_dpr_radr[15]) # !RB1_dpr_wadr[14] & !RB1_dpr_radr[14] & (RB1_dpr_wadr[15] $ !RB1_dpr_radr[15]);


--RB1_dpr_radr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13] at LC5_5_B3
--operation mode is normal

RB1_dpr_radr[13]_lut_out = Y1_rx_dpr_radr_local[13];
RB1_dpr_radr[13] = DFFE(RB1_dpr_radr[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13] at LC9_14_C1
--operation mode is normal

RB1_dpr_wadr[13]_lut_out = JB7_q[13];
RB1_dpr_wadr[13] = DFFE(RB1_dpr_wadr[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~9 at LC8_13_C1
--operation mode is normal

RB1L53 = RB1L63 # !RB1_dpr_wadr[13] & RB1_dpr_radr[13] & RB1L73;

--RB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~155 at LC8_13_C1
--operation mode is normal

RB1L83 = RB1L63 # !RB1_dpr_wadr[13] & RB1_dpr_radr[13] & RB1L73;


--RB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~336 at LC10_9_C1
--operation mode is normal

RB1L811 = RB1L321 # !RB1L53 & !RB1L29 & RB1L421;


--J1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0 at LC3_12_C3
--operation mode is normal

J1L68Q_lut_out = JB33_sload_path[37];
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L78Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0 at LC5_6_G3
--operation mode is normal

P1L78Q_lut_out = JB82_sload_path[5];
P1L78Q = DFFE(P1L78Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L926 is slaveregister:slaveregister_inst|i~6572 at LC5_12_C3
--operation mode is normal

Y1L926 = B1L93Q & (B1L83Q # J1L68Q) # !B1L93Q & P1L78Q & !B1L83Q;


--Y1L036 is slaveregister:slaveregister_inst|i~6573 at LC6_12_C3
--operation mode is normal

Y1L036 = Y1L926 & (MB1_inst16[5] # !B1L83Q) # !Y1L926 & RB1L811 & B1L83Q;


--Y1L426 is slaveregister:slaveregister_inst|i~6567 at LC8_12_I3
--operation mode is normal

Y1L426 = Y1L326 & (Y1L036 # !B1L53Q) # !Y1L326 & Y1L528 & B1L53Q;


--Y1L628 is slaveregister:slaveregister_inst|i~16556 at LC5_12_I3
--operation mode is normal

Y1L628 = !B1L04Q & (B1L63Q & Y1L236 # !B1L63Q & Y1L426);


--HB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC2_1_I2
HB1_q[5]_data_in = C1L5;
HB1_q[5]_write_enable = C1L62;
HB1_q[5]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[5]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[5]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[5] = MEMORY_SEGMENT(HB1_q[5]_data_in, HB1_q[5]_write_enable, HB1_q[5]_clock_0, HB1_q[5]_clock_1, , , , , VCC, HB1_q[5]_write_address, HB1_q[5]_read_address);


--Y1L157 is slaveregister:slaveregister_inst|i~6694 at LC9_13_I3
--operation mode is normal

Y1L157 = B1L74Q & (HB1_q[5] # B1L54Q) # !B1L74Q & !B1L54Q & JE1_q[5];


--HB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC2_1_A2
HB2_q[5]_data_in = C2L5;
HB2_q[5]_write_enable = C2L62;
HB2_q[5]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[5]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[5]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[5] = MEMORY_SEGMENT(HB2_q[5]_data_in, HB2_q[5]_write_enable, HB2_q[5]_clock_0, HB2_q[5]_clock_1, , , , , VCC, HB2_q[5]_write_address, HB2_q[5]_read_address);


--Y1L257 is slaveregister:slaveregister_inst|i~6695 at LC7_12_I3
--operation mode is normal

Y1L257 = Y1L157 & (HB2_q[5] # !B1L54Q) # !Y1L157 & B1L54Q & Y1L628;


--HB4_q[6] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC4_1_G2
HB4_q[6]_data_in = N1L9;
HB4_q[6]_write_enable = N1L13;
HB4_q[6]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[6]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[6]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[6] = MEMORY_SEGMENT(HB4_q[6]_data_in, HB4_q[6]_write_enable, HB4_q[6]_clock_0, HB4_q[6]_clock_1, , , , , VCC, HB4_q[6]_write_address, HB4_q[6]_read_address);


--Y1L014 is slaveregister:slaveregister_inst|i2069~431 at LC3_1_G3
--operation mode is normal

Y1L014 = Y1L654 & HB4_q[6] & B1L64Q & Y1L297;


--HB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC4_1_H2
HB1_q[6]_data_in = C1L4;
HB1_q[6]_write_enable = C1L62;
HB1_q[6]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[6]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[6]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[6] = MEMORY_SEGMENT(HB1_q[6]_data_in, HB1_q[6]_write_enable, HB1_q[6]_clock_0, HB1_q[6]_clock_1, , , , , VCC, HB1_q[6]_write_address, HB1_q[6]_read_address);


--J1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0 at LC10_16_D3
--operation mode is normal

J1L93Q_lut_out = JB33_sload_path[38];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L594 is slaveregister:slaveregister_inst|i~6100 at LC2_16_D3
--operation mode is normal

Y1L594 = J1L93Q & !B1L83Q & B1L93Q;


--Y1_rx_dpr_radr_local[6] is slaveregister:slaveregister_inst|rx_dpr_radr_local[6] at LC7_12_A3
--operation mode is normal

Y1_rx_dpr_radr_local[6]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[6] # !Y1L544 & Y1_rx_dpr_radr_local[6]);
Y1_rx_dpr_radr_local[6] = DFFE(Y1_rx_dpr_radr_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6] at LC7_15_C2
--operation mode is normal

Y1_command_2_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_2_local[6] = DFFE(Y1_command_2_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L728 is slaveregister:slaveregister_inst|i~16557 at LC6_2_A3
--operation mode is normal

Y1L728 = B1L83Q & Y1_rx_dpr_radr_local[6] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[6];


--J1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0 at LC4_8_I2
--operation mode is normal

J1L7Q_lut_out = JB33_sload_path[6];
J1L7Q = DFFE(J1L7Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6] at LC3_7_I2
--operation mode is normal

Y1_command_3_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_3_local[6] = DFFE(Y1_command_3_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6] at LC6_7_I2
--operation mode is normal

Y1_command_1_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_1_local[6] = DFFE(Y1_command_1_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L546 is slaveregister:slaveregister_inst|i~6588 at LC5_7_I2
--operation mode is normal

Y1L546 = B1L83Q & (Y1_command_3_local[6] # B1L93Q) # !B1L83Q & Y1_command_1_local[6] & !B1L93Q;


--Y1_command_5_local[6] is slaveregister:slaveregister_inst|command_5_local[6] at LC7_8_I2
--operation mode is normal

Y1_command_5_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_5_local[6] = DFFE(Y1_command_5_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L646 is slaveregister:slaveregister_inst|i~6589 at LC8_7_I2
--operation mode is normal

Y1L646 = Y1L546 & (Y1_command_5_local[6] # !B1L93Q) # !Y1L546 & B1L93Q & J1L7Q;


--Y1L346 is slaveregister:slaveregister_inst|i~6586 at LC3_1_A3
--operation mode is normal

Y1L346 = B1L73Q & (Y1L728 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L646;


--Y1L828 is slaveregister:slaveregister_inst|i~16558 at LC3_4_B3
--operation mode is normal

Y1L828 = B1L83Q & (B1L93Q & JB7_q[6] # !B1L93Q & JB4_sload_path[6]);


--Y1L446 is slaveregister:slaveregister_inst|i~6587 at LC1_1_A3
--operation mode is normal

Y1L446 = Y1L346 & (Y1L828 # !B1L53Q) # !Y1L346 & B1L53Q & Y1L594;


--Q1L901Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0 at LC5_11_M3
--operation mode is normal

Q1L901Q_lut_out = JB03_sload_path[6];
Q1L901Q = DFFE(Q1L901Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L928 is slaveregister:slaveregister_inst|i~16559 at LC3_13_A3
--operation mode is normal

Y1L928 = B1L93Q & !B1L83Q & JB33_sload_path[38] # !B1L93Q & B1L83Q & Q1L901Q;


--J1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0 at LC4_12_A3
--operation mode is normal

J1L55Q_lut_out = JB33_sload_path[6];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6] at LC3_11_A3
--operation mode is normal

Y1_com_ctrl_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_com_ctrl_local[6] = DFFE(Y1_com_ctrl_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--P1L901Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0 at LC5_10_G3
--operation mode is normal

P1L901Q_lut_out = JB92_sload_path[6];
P1L901Q = DFFE(P1L901Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L936 is slaveregister:slaveregister_inst|i~6582 at LC1_11_A3
--operation mode is normal

Y1L936 = B1L83Q & (Y1_com_ctrl_local[6] # B1L93Q) # !B1L83Q & P1L901Q & !B1L93Q;


--Y1_tx_dpr_wadr_local[6] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[6] at LC8_12_A3
--operation mode is normal

Y1_tx_dpr_wadr_local[6]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[6] # !Y1L244 & Y1_tx_dpr_wadr_local[6]);
Y1_tx_dpr_wadr_local[6] = DFFE(Y1_tx_dpr_wadr_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L046 is slaveregister:slaveregister_inst|i~6583 at LC10_11_A3
--operation mode is normal

Y1L046 = Y1L936 & (Y1_tx_dpr_wadr_local[6] # !B1L93Q) # !Y1L936 & J1L55Q & B1L93Q;


--Q1L561Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0 at LC2_10_L3
--operation mode is normal

Q1L561Q_lut_out = JB13_sload_path[6];
Q1L561Q = DFFE(Q1L561Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6] at LC8_1_A2
--operation mode is normal

Y1_command_0_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_0_local[6] = DFFE(Y1_command_0_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L736 is slaveregister:slaveregister_inst|i~6580 at LC4_1_A2
--operation mode is normal

Y1L736 = B1L93Q & (JB33_sload_path[6] # B1L83Q) # !B1L93Q & Y1_command_0_local[6] & !B1L83Q;


--Y1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6] at LC9_16_A2
--operation mode is normal

Y1_command_4_local[6]_lut_out = LE1_MASTERHWDATA[6];
Y1_command_4_local[6] = DFFE(Y1_command_4_local[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L836 is slaveregister:slaveregister_inst|i~6581 at LC9_1_A2
--operation mode is normal

Y1L836 = Y1L736 & (Y1_command_4_local[6] # !B1L83Q) # !Y1L736 & Q1L561Q & B1L83Q;


--Y1L536 is slaveregister:slaveregister_inst|i~6578 at LC5_1_A3
--operation mode is normal

Y1L536 = B1L73Q & (Y1L046 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L836;


--KB1_COM_ON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON at LC10_12_E4
--operation mode is normal

KB1_COM_ON_lut_out = !NB1L22Q & (KB1L22 # KB1_COM_OFF & KB1L32);
KB1_COM_ON = DFFE(KB1_COM_ON_lut_out, GLOBAL(FE1_outclock0), , , );


--J1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0 at LC9_2_A3
--operation mode is normal

J1L78Q_lut_out = JB33_sload_path[38];
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L88Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0 at LC6_6_G3
--operation mode is normal

P1L88Q_lut_out = JB82_sload_path[6];
P1L88Q = DFFE(P1L88Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L146 is slaveregister:slaveregister_inst|i~6584 at LC7_2_A3
--operation mode is normal

Y1L146 = B1L93Q & (J1L78Q # B1L83Q) # !B1L93Q & P1L88Q & !B1L83Q;


--MB1_inst16[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6] at LC3_15_A3
--operation mode is normal

MB1_inst16[6]_lut_out = JB71_q[6];
MB1_inst16[6] = DFFE(MB1_inst16[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L246 is slaveregister:slaveregister_inst|i~6585 at LC10_2_A3
--operation mode is normal

Y1L246 = Y1L146 & (MB1_inst16[6] # !B1L83Q) # !Y1L146 & B1L83Q & KB1_COM_ON;


--Y1L636 is slaveregister:slaveregister_inst|i~6579 at LC7_1_A3
--operation mode is normal

Y1L636 = Y1L536 & (Y1L246 # !B1L53Q) # !Y1L536 & Y1L928 & B1L53Q;


--Y1L038 is slaveregister:slaveregister_inst|i~16560 at LC8_1_A3
--operation mode is normal

Y1L038 = !B1L04Q & (B1L63Q & Y1L446 # !B1L63Q & Y1L636);


--JE1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC10_1_A3
JE1_q[6]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[6] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[6]_write_address, JE1_q[6]_read_address);


--Y1L357 is slaveregister:slaveregister_inst|i~6696 at LC4_1_A3
--operation mode is normal

Y1L357 = B1L54Q & (B1L74Q # Y1L038) # !B1L54Q & JE1_q[6] & !B1L74Q;


--HB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC3_1_A2
HB2_q[6]_data_in = C2L4;
HB2_q[6]_write_enable = C2L62;
HB2_q[6]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[6]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[6]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[6] = MEMORY_SEGMENT(HB2_q[6]_data_in, HB2_q[6]_write_enable, HB2_q[6]_clock_0, HB2_q[6]_clock_1, , , , , VCC, HB2_q[6]_write_address, HB2_q[6]_read_address);


--Y1L457 is slaveregister:slaveregister_inst|i~6697 at LC9_1_A3
--operation mode is normal

Y1L457 = Y1L357 & (HB2_q[6] # !B1L74Q) # !Y1L357 & B1L74Q & HB1_q[6];


--JE1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC8_1_A3
JE1_q[7]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[7] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[7]_write_address, JE1_q[7]_read_address);


--Y1L138 is slaveregister:slaveregister_inst|i~16561 at LC3_16_A3
--operation mode is normal

Y1L138 = !B1L34Q & JE1_q[7];


--Y1_tx_dpr_wadr_local[7] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[7] at LC9_5_L3
--operation mode is normal

Y1_tx_dpr_wadr_local[7]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[7] # !Y1L244 & Y1_tx_dpr_wadr_local[7]);
Y1_tx_dpr_wadr_local[7] = DFFE(Y1_tx_dpr_wadr_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L238 is slaveregister:slaveregister_inst|i~16562 at LC9_10_A3
--operation mode is normal

Y1L238 = Y1_tx_dpr_wadr_local[7] & Y1L541 & !B1L73Q & Y1L441;


--MB1_inst16[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7] at LC5_15_A3
--operation mode is normal

MB1_inst16[7]_lut_out = JB71_q[7];
MB1_inst16[7] = DFFE(MB1_inst16[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L338 is slaveregister:slaveregister_inst|i~16563 at LC2_10_A3
--operation mode is normal

Y1L338 = !B1L73Q & Y1L541 & MB1_inst16[7] & Y1L987;


--Y1_rx_dpr_radr_local[7] is slaveregister:slaveregister_inst|rx_dpr_radr_local[7] at LC1_4_J3
--operation mode is normal

Y1_rx_dpr_radr_local[7]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[7] # !Y1L544 & Y1_rx_dpr_radr_local[7]);
Y1_rx_dpr_radr_local[7] = DFFE(Y1_rx_dpr_radr_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L438 is slaveregister:slaveregister_inst|i~16564 at LC3_10_A3
--operation mode is normal

Y1L438 = Y1_rx_dpr_radr_local[7] & Y1L887 & Y1L787 & Y1L441;


--Y1L538 is slaveregister:slaveregister_inst|i~16565 at LC5_11_A3
--operation mode is normal

Y1L538 = B1L73Q & JB7_q[7] & Y1L687 & Y1L587;


--Y1L638 is slaveregister:slaveregister_inst|i~16566 at LC7_10_A3
--operation mode is normal

Y1L638 = Y1L338 # Y1L538 # Y1L238 # Y1L438;


--Y1L804 is slaveregister:slaveregister_inst|i2068~256 at LC7_15_A3
--operation mode is normal

Y1L804 = Y1L093 & (Y1L138 # Y1L283 & Y1L638);


--HB4_q[7] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC3_1_G2
HB4_q[7]_data_in = N1L8;
HB4_q[7]_write_enable = N1L13;
HB4_q[7]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[7]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[7]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[7] = MEMORY_SEGMENT(HB4_q[7]_data_in, HB4_q[7]_write_enable, HB4_q[7]_clock_0, HB4_q[7]_clock_1, , , , , VCC, HB4_q[7]_write_address, HB4_q[7]_read_address);


--Y1L904 is slaveregister:slaveregister_inst|i2068~257 at LC9_13_A3
--operation mode is normal

Y1L904 = Y1L654 & B1L64Q & HB4_q[7] & Y1L297;


--J1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0 at LC4_2_G3
--operation mode is normal

J1L88Q_lut_out = JB33_sload_path[39];
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L98Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0 at LC5_3_G3
--operation mode is normal

P1L98Q_lut_out = JB82_sload_path[7];
P1L98Q = DFFE(P1L98Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L738 is slaveregister:slaveregister_inst|i~16567 at LC7_2_G3
--operation mode is normal

Y1L738 = P1L98Q & (J1L88Q # !B1L93Q) # !P1L98Q & J1L88Q & B1L93Q;


--Y1L838 is slaveregister:slaveregister_inst|i~16568 at LC8_2_G3
--operation mode is normal

Y1L838 = B1L83Q & B1L93Q & MB1_inst16[7] # !B1L83Q & Y1L738;


--J1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0 at LC6_2_G3
--operation mode is normal

J1L04Q_lut_out = JB33_sload_path[39];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L694 is slaveregister:slaveregister_inst|i~6103 at LC3_2_G3
--operation mode is normal

Y1L694 = B1L93Q & !B1L83Q & J1L04Q;


--Q1L011Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0 at LC7_11_M3
--operation mode is normal

Q1L011Q_lut_out = JB03_sload_path[7];
Q1L011Q = DFFE(Q1L011Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L938 is slaveregister:slaveregister_inst|i~16569 at LC10_2_G3
--operation mode is normal

Y1L938 = B1L83Q & !B1L93Q & Q1L011Q # !B1L83Q & B1L93Q & JB33_sload_path[39];


--Y1L556 is slaveregister:slaveregister_inst|i~6598 at LC9_2_G3
--operation mode is normal

Y1L556 = B1L63Q & (B1L73Q # Y1L694) # !B1L63Q & Y1L938 & !B1L73Q;


--Y1L048 is slaveregister:slaveregister_inst|i~16570 at LC2_2_G3
--operation mode is normal

Y1L048 = B1L83Q & (B1L93Q & JB7_q[7] # !B1L93Q & JB4_sload_path[7]);


--Y1L656 is slaveregister:slaveregister_inst|i~6599 at LC5_2_G3
--operation mode is normal

Y1L656 = Y1L556 & (Y1L048 # !B1L73Q) # !Y1L556 & B1L73Q & Y1L838;


--J1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0 at LC4_4_D3
--operation mode is normal

J1L65Q_lut_out = JB33_sload_path[7];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7] at LC6_4_D3
--operation mode is normal

Y1_com_ctrl_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_com_ctrl_local[7] = DFFE(Y1_com_ctrl_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--P1L011Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0 at LC3_10_G3
--operation mode is normal

P1L011Q_lut_out = JB92_sload_path[7];
P1L011Q = DFFE(P1L011Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L356 is slaveregister:slaveregister_inst|i~6596 at LC5_4_D3
--operation mode is normal

Y1L356 = B1L83Q & (Y1_com_ctrl_local[7] # B1L93Q) # !B1L83Q & P1L011Q & !B1L93Q;


--Y1L456 is slaveregister:slaveregister_inst|i~6597 at LC8_4_D3
--operation mode is normal

Y1L456 = Y1L356 & (Y1_tx_dpr_wadr_local[7] # !B1L93Q) # !Y1L356 & J1L65Q & B1L93Q;


--Y1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7] at LC10_2_G2
--operation mode is normal

Y1_command_3_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_3_local[7] = DFFE(Y1_command_3_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--J1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0 at LC5_1_G2
--operation mode is normal

J1L8Q_lut_out = JB33_sload_path[7];
J1L8Q = DFFE(J1L8Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7] at LC2_1_G2
--operation mode is normal

Y1_command_1_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_1_local[7] = DFFE(Y1_command_1_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L156 is slaveregister:slaveregister_inst|i~6594 at LC3_1_G2
--operation mode is normal

Y1L156 = B1L93Q & (J1L8Q # B1L83Q) # !B1L93Q & Y1_command_1_local[7] & !B1L83Q;


--Y1_command_5_local[7] is slaveregister:slaveregister_inst|command_5_local[7] at LC3_2_G2
--operation mode is normal

Y1_command_5_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_5_local[7] = DFFE(Y1_command_5_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L256 is slaveregister:slaveregister_inst|i~6595 at LC4_1_G2
--operation mode is normal

Y1L256 = Y1L156 & (Y1_command_5_local[7] # !B1L83Q) # !Y1L156 & B1L83Q & Y1_command_3_local[7];


--Q1L661Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0 at LC5_10_L3
--operation mode is normal

Q1L661Q_lut_out = JB13_sload_path[7];
Q1L661Q = DFFE(Q1L661Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7] at LC2_4_L3
--operation mode is normal

Y1_command_0_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_0_local[7] = DFFE(Y1_command_0_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L946 is slaveregister:slaveregister_inst|i~6592 at LC3_4_L3
--operation mode is normal

Y1L946 = B1L93Q & (B1L83Q # JB33_sload_path[7]) # !B1L93Q & Y1_command_0_local[7] & !B1L83Q;


--Y1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7] at LC3_5_L2
--operation mode is normal

Y1_command_4_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_4_local[7] = DFFE(Y1_command_4_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L056 is slaveregister:slaveregister_inst|i~6593 at LC5_4_L3
--operation mode is normal

Y1L056 = Y1L946 & (Y1_command_4_local[7] # !B1L83Q) # !Y1L946 & Q1L661Q & B1L83Q;


--Y1L746 is slaveregister:slaveregister_inst|i~6590 at LC3_6_A3
--operation mode is normal

Y1L746 = B1L63Q & (B1L73Q # Y1L256) # !B1L63Q & !B1L73Q & Y1L056;


--Y1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7] at LC9_3_J2
--operation mode is normal

Y1_command_2_local[7]_lut_out = LE1_MASTERHWDATA[7];
Y1_command_2_local[7] = DFFE(Y1_command_2_local[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L148 is slaveregister:slaveregister_inst|i~16571 at LC10_3_J3
--operation mode is normal

Y1L148 = B1L93Q & Y1_rx_dpr_radr_local[7] & B1L83Q # !B1L93Q & !B1L83Q & Y1_command_2_local[7];


--Y1L846 is slaveregister:slaveregister_inst|i~6591 at LC1_6_A3
--operation mode is normal

Y1L846 = Y1L746 & (Y1L148 # !B1L73Q) # !Y1L746 & Y1L456 & B1L73Q;


--Y1L248 is slaveregister:slaveregister_inst|i~16572 at LC7_6_A3
--operation mode is normal

Y1L248 = !B1L04Q & (B1L53Q & Y1L656 # !B1L53Q & Y1L846);


--HB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC3_1_H2
HB1_q[7]_data_in = C1L3;
HB1_q[7]_write_enable = C1L62;
HB1_q[7]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[7]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[7]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[7] = MEMORY_SEGMENT(HB1_q[7]_data_in, HB1_q[7]_write_enable, HB1_q[7]_clock_0, HB1_q[7]_clock_1, , , , , VCC, HB1_q[7]_write_address, HB1_q[7]_read_address);


--Y1L557 is slaveregister:slaveregister_inst|i~6698 at LC9_7_A3
--operation mode is normal

Y1L557 = B1L74Q & (HB1_q[7] # B1L54Q) # !B1L74Q & JE1_q[7] & !B1L54Q;


--HB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC4_1_A2
HB2_q[7]_data_in = C2L3;
HB2_q[7]_write_enable = C2L62;
HB2_q[7]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[7]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[7]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[7] = MEMORY_SEGMENT(HB2_q[7]_data_in, HB2_q[7]_write_enable, HB2_q[7]_clock_0, HB2_q[7]_clock_1, , , , , VCC, HB2_q[7]_write_address, HB2_q[7]_read_address);


--Y1L657 is slaveregister:slaveregister_inst|i~6699 at LC10_6_A3
--operation mode is normal

Y1L657 = Y1L557 & (HB2_q[7] # !B1L54Q) # !Y1L557 & B1L54Q & Y1L248;


--JE1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC14_1_A3
JE1_q[8]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[8] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[8]_write_address, JE1_q[8]_read_address);


--Y1L348 is slaveregister:slaveregister_inst|i~16573 at LC9_3_A3
--operation mode is normal

Y1L348 = JE1_q[8] & !B1L34Q;


--Y1_tx_dpr_wadr_local[8] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[8] at LC7_3_F3
--operation mode is normal

Y1_tx_dpr_wadr_local[8]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[8] # !Y1L244 & Y1_tx_dpr_wadr_local[8]);
Y1_tx_dpr_wadr_local[8] = DFFE(Y1_tx_dpr_wadr_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L448 is slaveregister:slaveregister_inst|i~16574 at LC6_2_F3
--operation mode is normal

Y1L448 = Y1L441 & Y1_tx_dpr_wadr_local[8] & Y1L541 & !B1L73Q;


--MB1_inst16[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8] at LC7_8_F3
--operation mode is normal

MB1_inst16[8]_lut_out = JB71_q[8];
MB1_inst16[8] = DFFE(MB1_inst16[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L548 is slaveregister:slaveregister_inst|i~16575 at LC2_2_F3
--operation mode is normal

Y1L548 = MB1_inst16[8] & !B1L73Q & Y1L541 & Y1L987;


--Y1_rx_dpr_radr_local[8] is slaveregister:slaveregister_inst|rx_dpr_radr_local[8] at LC9_11_I3
--operation mode is normal

Y1_rx_dpr_radr_local[8]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[8] # !Y1L544 & Y1_rx_dpr_radr_local[8]);
Y1_rx_dpr_radr_local[8] = DFFE(Y1_rx_dpr_radr_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L648 is slaveregister:slaveregister_inst|i~16576 at LC6_10_I3
--operation mode is normal

Y1L648 = Y1L787 & Y1L887 & Y1L441 & Y1_rx_dpr_radr_local[8];


--Y1L748 is slaveregister:slaveregister_inst|i~16577 at LC2_7_J3
--operation mode is normal

Y1L748 = B1L73Q & JB7_q[8] & Y1L687 & Y1L587;


--Y1L848 is slaveregister:slaveregister_inst|i~16578 at LC9_2_F3
--operation mode is normal

Y1L848 = Y1L648 # Y1L548 # Y1L748 # Y1L448;


--Y1L604 is slaveregister:slaveregister_inst|i2067~256 at LC6_3_A3
--operation mode is normal

Y1L604 = Y1L093 & (Y1L348 # Y1L283 & Y1L848);


--HB4_q[8] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC3_1_D2
HB4_q[8]_data_in = N1L7;
HB4_q[8]_write_enable = N1L13;
HB4_q[8]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[8]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[8]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[8] = MEMORY_SEGMENT(HB4_q[8]_data_in, HB4_q[8]_write_enable, HB4_q[8]_clock_0, HB4_q[8]_clock_1, , , , , VCC, HB4_q[8]_write_address, HB4_q[8]_read_address);


--Y1L704 is slaveregister:slaveregister_inst|i2067~257 at LC10_12_A3
--operation mode is normal

Y1L704 = B1L64Q & Y1L654 & Y1L297 & HB4_q[8];


--HB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC1_1_H2
HB1_q[8]_data_in = C1L2;
HB1_q[8]_write_enable = C1L62;
HB1_q[8]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[8]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[8]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[8] = MEMORY_SEGMENT(HB1_q[8]_data_in, HB1_q[8]_write_enable, HB1_q[8]_clock_0, HB1_q[8]_clock_1, , , , , VCC, HB1_q[8]_write_address, HB1_q[8]_read_address);


--J1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0 at LC10_4_A3
--operation mode is normal

J1L14Q_lut_out = JB33_sload_path[40];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L794 is slaveregister:slaveregister_inst|i~6106 at LC7_4_A3
--operation mode is normal

Y1L794 = J1L14Q & !B1L83Q & B1L93Q;


--Y1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8] at LC7_9_I2
--operation mode is normal

Y1_command_2_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_2_local[8] = DFFE(Y1_command_2_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L948 is slaveregister:slaveregister_inst|i~16579 at LC6_11_I3
--operation mode is normal

Y1L948 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[8] # !B1L83Q & Y1_command_2_local[8] & !B1L93Q;


--Y1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8] at LC10_5_I2
--operation mode is normal

Y1_command_3_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_3_local[8] = DFFE(Y1_command_3_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--J1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0 at LC9_4_I2
--operation mode is normal

J1L9Q_lut_out = JB33_sload_path[8];
J1L9Q = DFFE(J1L9Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8] at LC5_5_I2
--operation mode is normal

Y1_command_1_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_1_local[8] = DFFE(Y1_command_1_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L766 is slaveregister:slaveregister_inst|i~6610 at LC3_4_I2
--operation mode is normal

Y1L766 = B1L93Q & (B1L83Q # J1L9Q) # !B1L93Q & !B1L83Q & Y1_command_1_local[8];


--Y1_command_5_local[8] is slaveregister:slaveregister_inst|command_5_local[8] at LC3_8_I2
--operation mode is normal

Y1_command_5_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_5_local[8] = DFFE(Y1_command_5_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L866 is slaveregister:slaveregister_inst|i~6611 at LC10_4_I2
--operation mode is normal

Y1L866 = Y1L766 & (Y1_command_5_local[8] # !B1L83Q) # !Y1L766 & B1L83Q & Y1_command_3_local[8];


--Y1L566 is slaveregister:slaveregister_inst|i~6608 at LC8_4_A3
--operation mode is normal

Y1L566 = B1L73Q & (Y1L948 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L866;


--Y1L058 is slaveregister:slaveregister_inst|i~16580 at LC1_5_B3
--operation mode is normal

Y1L058 = JB4_sload_path[8] & (JB7_q[8] # !B1L93Q) # !JB4_sload_path[8] & JB7_q[8] & B1L93Q;


--K1_FF_down_a is coinc:inst_coinc|FF_down_a at LC4_7_B3
--operation mode is normal

K1_FF_down_a_lut_out = VCC;
K1_FF_down_a = DFFE(K1_FF_down_a_lut_out, COINC_DOWN_A, Y1_command_2_local[12], , );


--Y1L158 is slaveregister:slaveregister_inst|i~16581 at LC8_6_B3
--operation mode is normal

Y1L158 = K1_FF_down_a & (COINC_DOWN_A # Y1_command_2_local[2]) # !K1_FF_down_a & COINC_DOWN_A & !Y1_command_2_local[2];


--Y1L666 is slaveregister:slaveregister_inst|i~6609 at LC1_4_A3
--operation mode is normal

Y1L666 = Y1L566 & (Y1L377 # !B1L53Q) # !Y1L566 & Y1L794 & B1L53Q;


--P1L09Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0 at LC7_6_G3
--operation mode is normal

P1L09Q_lut_out = JB82_sload_path[8];
P1L09Q = DFFE(P1L09Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--DB2L4Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0 at LC2_1_Z2
--operation mode is normal

DB2L4Q_lut_out = !BB2L2Q & (DB2L01 # !DB2_enable_disc_sig & C2L72);
DB2L4Q = DFFE(DB2L4Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L166 is slaveregister:slaveregister_inst|i~6604 at LC6_1_F3
--operation mode is normal

Y1L166 = B1L93Q & (B1L73Q # JB33_sload_path[40]) # !B1L93Q & !B1L73Q & DB2L4Q;


--J1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0 at LC5_2_F3
--operation mode is normal

J1L98Q_lut_out = JB33_sload_path[40];
J1L98Q = DFFE(J1L98Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L266 is slaveregister:slaveregister_inst|i~6605 at LC9_1_F3
--operation mode is normal

Y1L266 = Y1L166 & (J1L98Q # !B1L73Q) # !Y1L166 & B1L73Q & P1L09Q;


--Y1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8] at LC7_2_F3
--operation mode is normal

Y1_com_ctrl_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_com_ctrl_local[8] = DFFE(Y1_com_ctrl_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8] at LC6_1_F2
--operation mode is normal

Y1_command_4_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_4_local[8] = DFFE(Y1_command_4_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Q1L761Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0 at LC10_10_L3
--operation mode is normal

Q1L761Q_lut_out = JB13_sload_path[8];
Q1L761Q = DFFE(Q1L761Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L366 is slaveregister:slaveregister_inst|i~6606 at LC10_2_F3
--operation mode is normal

Y1L366 = B1L93Q & (B1L73Q # Y1_command_4_local[8]) # !B1L93Q & Q1L761Q & !B1L73Q;


--Y1L466 is slaveregister:slaveregister_inst|i~6607 at LC3_2_F3
--operation mode is normal

Y1L466 = Y1L366 & (Y1_tx_dpr_wadr_local[8] # !B1L73Q) # !Y1L366 & Y1_com_ctrl_local[8] & B1L73Q;


--P1L111Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0 at LC8_10_G3
--operation mode is normal

P1L111Q_lut_out = JB92_sload_path[8];
P1L111Q = DFFE(P1L111Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8] at LC4_1_F2
--operation mode is normal

Y1_command_0_local[8]_lut_out = LE1_MASTERHWDATA[8];
Y1_command_0_local[8] = DFFE(Y1_command_0_local[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L956 is slaveregister:slaveregister_inst|i~6602 at LC4_2_F3
--operation mode is normal

Y1L956 = B1L93Q & (B1L73Q # JB33_sload_path[8]) # !B1L93Q & !B1L73Q & Y1_command_0_local[8];


--J1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0 at LC1_2_F3
--operation mode is normal

J1L75Q_lut_out = JB33_sload_path[8];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L066 is slaveregister:slaveregister_inst|i~6603 at LC3_1_F3
--operation mode is normal

Y1L066 = Y1L956 & (J1L75Q # !B1L73Q) # !Y1L956 & B1L73Q & P1L111Q;


--Y1L756 is slaveregister:slaveregister_inst|i~6600 at LC7_1_F3
--operation mode is normal

Y1L756 = B1L83Q & (B1L53Q # Y1L466) # !B1L83Q & !B1L53Q & Y1L066;


--Q1L111Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0 at LC3_11_M3
--operation mode is normal

Q1L111Q_lut_out = JB03_sload_path[8];
Q1L111Q = DFFE(Q1L111Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L258 is slaveregister:slaveregister_inst|i~16582 at LC8_2_F3
--operation mode is normal

Y1L258 = B1L93Q & MB1_inst16[8] & B1L73Q # !B1L93Q & Q1L111Q & !B1L73Q;


--Y1L856 is slaveregister:slaveregister_inst|i~6601 at LC1_1_F3
--operation mode is normal

Y1L856 = Y1L756 & (Y1L258 # !B1L53Q) # !Y1L756 & B1L53Q & Y1L266;


--Y1L358 is slaveregister:slaveregister_inst|i~16583 at LC2_4_A3
--operation mode is normal

Y1L358 = !B1L04Q & (B1L63Q & Y1L666 # !B1L63Q & Y1L856);


--Y1L757 is slaveregister:slaveregister_inst|i~6700 at LC7_3_A3
--operation mode is normal

Y1L757 = B1L54Q & (B1L74Q # Y1L358) # !B1L54Q & JE1_q[8] & !B1L74Q;


--HB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC1_1_A2
HB2_q[8]_data_in = C2L2;
HB2_q[8]_write_enable = C2L62;
HB2_q[8]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[8]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[8]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[8] = MEMORY_SEGMENT(HB2_q[8]_data_in, HB2_q[8]_write_enable, HB2_q[8]_clock_0, HB2_q[8]_clock_1, , , , , VCC, HB2_q[8]_write_address, HB2_q[8]_read_address);


--Y1L857 is slaveregister:slaveregister_inst|i~6701 at LC8_3_A3
--operation mode is normal

Y1L857 = Y1L757 & (HB2_q[8] # !B1L74Q) # !Y1L757 & HB1_q[8] & B1L74Q;


--JE1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC1_1_A3
JE1_q[9]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[9] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[9]_write_address, JE1_q[9]_read_address);


--Y1L458 is slaveregister:slaveregister_inst|i~16584 at LC5_16_A3
--operation mode is normal

Y1L458 = !B1L34Q & JE1_q[9];


--Y1_tx_dpr_wadr_local[9] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[9] at LC7_7_I3
--operation mode is normal

Y1_tx_dpr_wadr_local[9]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[9] # !Y1L244 & Y1_tx_dpr_wadr_local[9]);
Y1_tx_dpr_wadr_local[9] = DFFE(Y1_tx_dpr_wadr_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L558 is slaveregister:slaveregister_inst|i~16585 at LC7_5_C3
--operation mode is normal

Y1L558 = Y1_tx_dpr_wadr_local[9] & Y1L541 & !B1L73Q & Y1L441;


--MB1_inst16[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9] at LC6_15_A3
--operation mode is normal

MB1_inst16[9]_lut_out = JB71_q[9];
MB1_inst16[9] = DFFE(MB1_inst16[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L658 is slaveregister:slaveregister_inst|i~16586 at LC8_5_C3
--operation mode is normal

Y1L658 = Y1L541 & !B1L73Q & MB1_inst16[9] & Y1L987;


--Y1_rx_dpr_radr_local[9] is slaveregister:slaveregister_inst|rx_dpr_radr_local[9] at LC6_1_C3
--operation mode is normal

Y1_rx_dpr_radr_local[9]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[9] # !Y1L544 & Y1_rx_dpr_radr_local[9]);
Y1_rx_dpr_radr_local[9] = DFFE(Y1_rx_dpr_radr_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L758 is slaveregister:slaveregister_inst|i~16587 at LC1_5_C3
--operation mode is normal

Y1L758 = Y1L887 & Y1L787 & Y1_rx_dpr_radr_local[9] & Y1L441;


--Y1L858 is slaveregister:slaveregister_inst|i~16588 at LC4_5_C3
--operation mode is normal

Y1L858 = B1L73Q & Y1L687 & JB7_q[9] & Y1L587;


--Y1L958 is slaveregister:slaveregister_inst|i~16589 at LC2_5_C3
--operation mode is normal

Y1L958 = Y1L558 # Y1L858 # Y1L658 # Y1L758;


--Y1L404 is slaveregister:slaveregister_inst|i2066~256 at LC3_8_A3
--operation mode is normal

Y1L404 = Y1L093 & (Y1L458 # Y1L958 & Y1L283);


--HB4_q[9] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC2_1_G2
HB4_q[9]_data_in = N1L6;
HB4_q[9]_write_enable = N1L13;
HB4_q[9]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[9]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[9]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[9] = MEMORY_SEGMENT(HB4_q[9]_data_in, HB4_q[9]_write_enable, HB4_q[9]_clock_0, HB4_q[9]_clock_1, , , , , VCC, HB4_q[9]_write_address, HB4_q[9]_read_address);


--Y1L504 is slaveregister:slaveregister_inst|i2066~257 at LC7_8_A3
--operation mode is normal

Y1L504 = B1L64Q & Y1L297 & Y1L654 & HB4_q[9];


--J1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0 at LC7_2_D3
--operation mode is normal

J1L24Q_lut_out = JB33_sload_path[41];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L894 is slaveregister:slaveregister_inst|i~6109 at LC9_11_D3
--operation mode is normal

Y1L894 = J1L24Q & !B1L83Q & B1L93Q;


--Y1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9] at LC7_1_C2
--operation mode is normal

Y1_command_2_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_2_local[9] = DFFE(Y1_command_2_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L068 is slaveregister:slaveregister_inst|i~16590 at LC2_1_C3
--operation mode is normal

Y1L068 = B1L93Q & Y1_rx_dpr_radr_local[9] & B1L83Q # !B1L93Q & Y1_command_2_local[9] & !B1L83Q;


--Y1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9] at LC3_14_I3
--operation mode is normal

Y1_command_3_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_3_local[9] = DFFE(Y1_command_3_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--J1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0 at LC6_15_I3
--operation mode is normal

J1L01Q_lut_out = JB33_sload_path[9];
J1L01Q = DFFE(J1L01Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9] at LC5_15_I3
--operation mode is normal

Y1_command_1_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_1_local[9] = DFFE(Y1_command_1_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L976 is slaveregister:slaveregister_inst|i~6622 at LC3_15_I3
--operation mode is normal

Y1L976 = B1L93Q & (B1L83Q # J1L01Q) # !B1L93Q & !B1L83Q & Y1_command_1_local[9];


--Y1_command_5_local[9] is slaveregister:slaveregister_inst|command_5_local[9] at LC5_8_I2
--operation mode is normal

Y1_command_5_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_5_local[9] = DFFE(Y1_command_5_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L086 is slaveregister:slaveregister_inst|i~6623 at LC7_15_I3
--operation mode is normal

Y1L086 = Y1L976 & (Y1_command_5_local[9] # !B1L83Q) # !Y1L976 & B1L83Q & Y1_command_3_local[9];


--Y1L776 is slaveregister:slaveregister_inst|i~6620 at LC4_9_A3
--operation mode is normal

Y1L776 = B1L73Q & (B1L53Q # Y1L068) # !B1L73Q & !B1L53Q & Y1L086;


--Y1L168 is slaveregister:slaveregister_inst|i~16591 at LC7_10_C3
--operation mode is normal

Y1L168 = B1L83Q & (B1L93Q & JB7_q[9] # !B1L93Q & JB4_sload_path[9]);


--K1_FF_down_abar is coinc:inst_coinc|FF_down_abar at LC10_10_C3
--operation mode is normal

K1_FF_down_abar_lut_out = VCC;
K1_FF_down_abar = DFFE(K1_FF_down_abar_lut_out, !COINC_DOWN_ABAR, Y1_command_2_local[12], , );


--Y1L268 is slaveregister:slaveregister_inst|i~16592 at LC4_10_C3
--operation mode is normal

Y1L268 = !K1_FF_down_abar & Y1_command_2_local[2];


--Y1L368 is slaveregister:slaveregister_inst|i~16593 at LC6_10_C3
--operation mode is normal

Y1L368 = COINC_DOWN_ABAR & !Y1_command_2_local[2];


--Y1L468 is slaveregister:slaveregister_inst|i~16594 at LC5_9_C3
--operation mode is normal

Y1L468 = Y1L168 # Y1L587 & (Y1L268 # Y1L368);


--Y1L876 is slaveregister:slaveregister_inst|i~6621 at LC5_9_A3
--operation mode is normal

Y1L876 = Y1L776 & (Y1L468 # !B1L53Q) # !Y1L776 & Y1L894 & B1L53Q;


--P1L19Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0 at LC7_3_G3
--operation mode is normal

P1L19Q_lut_out = JB82_sload_path[9];
P1L19Q = DFFE(P1L19Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--K1L874Q is coinc:inst_coinc|LC_atwd_b~reg0 at LC8_2_J2
--operation mode is normal

K1L874Q_lut_out = !K1_i1074 & (K1L411 # K1L874Q # K1L211);
K1L874Q = DFFE(K1L874Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L376 is slaveregister:slaveregister_inst|i~6616 at LC8_4_G3
--operation mode is normal

Y1L376 = B1L93Q & (B1L73Q # JB33_sload_path[41]) # !B1L93Q & !B1L73Q & K1L874Q;


--J1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0 at LC3_4_G3
--operation mode is normal

J1L09Q_lut_out = JB33_sload_path[41];
J1L09Q = DFFE(J1L09Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L476 is slaveregister:slaveregister_inst|i~6617 at LC6_4_G3
--operation mode is normal

Y1L476 = Y1L376 & (J1L09Q # !B1L73Q) # !Y1L376 & P1L19Q & B1L73Q;


--Y1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9] at LC5_5_C3
--operation mode is normal

Y1_com_ctrl_local[9]_lut_out = !LE1_MASTERHWDATA[9];
Y1_com_ctrl_local[9] = DFFE(Y1_com_ctrl_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9] at LC10_5_C3
--operation mode is normal

Y1_command_4_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_4_local[9] = DFFE(Y1_command_4_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Q1L861Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0 at LC6_10_L3
--operation mode is normal

Q1L861Q_lut_out = JB13_sload_path[9];
Q1L861Q = DFFE(Q1L861Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L576 is slaveregister:slaveregister_inst|i~6618 at LC9_5_C3
--operation mode is normal

Y1L576 = B1L93Q & (Y1_command_4_local[9] # B1L73Q) # !B1L93Q & Q1L861Q & !B1L73Q;


--Y1L676 is slaveregister:slaveregister_inst|i~6619 at LC6_5_C3
--operation mode is normal

Y1L676 = Y1L576 & (Y1_tx_dpr_wadr_local[9] # !B1L73Q) # !Y1L576 & B1L73Q & !Y1_com_ctrl_local[9];


--P1L211Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0 at LC7_10_G3
--operation mode is normal

P1L211Q_lut_out = JB92_sload_path[9];
P1L211Q = DFFE(P1L211Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9] at LC9_2_L3
--operation mode is normal

Y1_command_0_local[9]_lut_out = LE1_MASTERHWDATA[9];
Y1_command_0_local[9] = DFFE(Y1_command_0_local[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L176 is slaveregister:slaveregister_inst|i~6614 at LC10_1_L3
--operation mode is normal

Y1L176 = B1L93Q & (JB33_sload_path[9] # B1L73Q) # !B1L93Q & !B1L73Q & Y1_command_0_local[9];


--J1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0 at LC5_1_L3
--operation mode is normal

J1L85Q_lut_out = JB33_sload_path[9];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L276 is slaveregister:slaveregister_inst|i~6615 at LC6_1_L3
--operation mode is normal

Y1L276 = Y1L176 & (J1L85Q # !B1L73Q) # !Y1L176 & P1L211Q & B1L73Q;


--Y1L966 is slaveregister:slaveregister_inst|i~6612 at LC6_9_A3
--operation mode is normal

Y1L966 = B1L83Q & (B1L53Q # Y1L676) # !B1L83Q & !B1L53Q & Y1L276;


--Q1L211Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0 at LC9_11_M3
--operation mode is normal

Q1L211Q_lut_out = JB03_sload_path[9];
Q1L211Q = DFFE(Q1L211Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L568 is slaveregister:slaveregister_inst|i~16595 at LC7_9_A3
--operation mode is normal

Y1L568 = B1L93Q & MB1_inst16[9] & B1L73Q # !B1L93Q & Q1L211Q & !B1L73Q;


--Y1L076 is slaveregister:slaveregister_inst|i~6613 at LC3_9_A3
--operation mode is normal

Y1L076 = Y1L966 & (Y1L568 # !B1L53Q) # !Y1L966 & B1L53Q & Y1L476;


--Y1L668 is slaveregister:slaveregister_inst|i~16596 at LC10_9_A3
--operation mode is normal

Y1L668 = !B1L04Q & (B1L63Q & Y1L876 # !B1L63Q & Y1L076);


--HB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC2_1_H2
HB1_q[9]_data_in = C1L1;
HB1_q[9]_write_enable = C1L62;
HB1_q[9]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[9]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[9]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[9] = MEMORY_SEGMENT(HB1_q[9]_data_in, HB1_q[9]_write_enable, HB1_q[9]_clock_0, HB1_q[9]_clock_1, , , , , VCC, HB1_q[9]_write_address, HB1_q[9]_read_address);


--Y1L957 is slaveregister:slaveregister_inst|i~6702 at LC5_8_A3
--operation mode is normal

Y1L957 = B1L74Q & (B1L54Q # HB1_q[9]) # !B1L74Q & JE1_q[9] & !B1L54Q;


--HB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC2_1_M2
HB2_q[9]_data_in = C2L1;
HB2_q[9]_write_enable = C2L62;
HB2_q[9]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[9]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[9]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[9] = MEMORY_SEGMENT(HB2_q[9]_data_in, HB2_q[9]_write_enable, HB2_q[9]_clock_0, HB2_q[9]_clock_1, , , , , VCC, HB2_q[9]_write_address, HB2_q[9]_read_address);


--Y1L067 is slaveregister:slaveregister_inst|i~6703 at LC2_8_A3
--operation mode is normal

Y1L067 = Y1L957 & (HB2_q[9] # !B1L54Q) # !Y1L957 & B1L54Q & Y1L668;


--JE1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC15_1_A3
JE1_q[10]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[10] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[10]_write_address, JE1_q[10]_read_address);


--Y1L768 is slaveregister:slaveregister_inst|i~16597 at LC9_4_A3
--operation mode is normal

Y1L768 = !B1L34Q & JE1_q[10];


--Y1_tx_dpr_wadr_local[10] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[10] at LC9_3_I3
--operation mode is normal

Y1_tx_dpr_wadr_local[10]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[10] # !Y1L244 & Y1_tx_dpr_wadr_local[10]);
Y1_tx_dpr_wadr_local[10] = DFFE(Y1_tx_dpr_wadr_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L868 is slaveregister:slaveregister_inst|i~16598 at LC6_5_I3
--operation mode is normal

Y1L868 = Y1_tx_dpr_wadr_local[10] & Y1L541 & Y1L441 & !B1L73Q;


--MB1_inst16[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10] at LC9_8_K3
--operation mode is normal

MB1_inst16[10]_lut_out = JB71_q[10];
MB1_inst16[10] = DFFE(MB1_inst16[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L968 is slaveregister:slaveregister_inst|i~16599 at LC9_6_I3
--operation mode is normal

Y1L968 = !B1L73Q & MB1_inst16[10] & Y1L541 & Y1L987;


--Y1_rx_dpr_radr_local[10] is slaveregister:slaveregister_inst|rx_dpr_radr_local[10] at LC8_7_I3
--operation mode is normal

Y1_rx_dpr_radr_local[10]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[10] # !Y1L544 & Y1_rx_dpr_radr_local[10]);
Y1_rx_dpr_radr_local[10] = DFFE(Y1_rx_dpr_radr_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L078 is slaveregister:slaveregister_inst|i~16600 at LC8_5_I3
--operation mode is normal

Y1L078 = Y1L441 & Y1L787 & Y1_rx_dpr_radr_local[10] & Y1L887;


--Y1L178 is slaveregister:slaveregister_inst|i~16601 at LC1_7_I3
--operation mode is normal

Y1L178 = B1L73Q & JB7_q[10] & Y1L587 & Y1L687;


--Y1L278 is slaveregister:slaveregister_inst|i~16602 at LC8_6_I3
--operation mode is normal

Y1L278 = Y1L868 # Y1L968 # Y1L078 # Y1L178;


--Y1L204 is slaveregister:slaveregister_inst|i2065~256 at LC4_4_A3
--operation mode is normal

Y1L204 = Y1L093 & (Y1L768 # Y1L283 & Y1L278);


--HB4_q[10] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC3_1_F2
HB4_q[10]_data_in = N1L61;
HB4_q[10]_write_enable = N1L13;
HB4_q[10]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[10]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[10]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[10] = MEMORY_SEGMENT(HB4_q[10]_data_in, HB4_q[10]_write_enable, HB4_q[10]_clock_0, HB4_q[10]_clock_1, , , , , VCC, HB4_q[10]_write_address, HB4_q[10]_read_address);


--Y1L304 is slaveregister:slaveregister_inst|i2065~257 at LC3_3_F3
--operation mode is normal

Y1L304 = Y1L654 & HB4_q[10] & B1L64Q & Y1L297;


--HB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC1_1_K2
HB1_q[10]_data_in = C1L61;
HB1_q[10]_write_enable = C1L62;
HB1_q[10]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[10]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[10]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[10] = MEMORY_SEGMENT(HB1_q[10]_data_in, HB1_q[10]_write_enable, HB1_q[10]_clock_0, HB1_q[10]_clock_1, , , , , VCC, HB1_q[10]_write_address, HB1_q[10]_read_address);


--K1_FF_down_b is coinc:inst_coinc|FF_down_b at LC1_8_C3
--operation mode is normal

K1_FF_down_b_lut_out = VCC;
K1_FF_down_b = DFFE(K1_FF_down_b_lut_out, COINC_DOWN_B, Y1_command_2_local[13], , );


--Y1L378 is slaveregister:slaveregister_inst|i~16603 at LC5_7_C3
--operation mode is normal

Y1L378 = K1_FF_down_b & (COINC_DOWN_B # Y1_command_2_local[2]) # !K1_FF_down_b & COINC_DOWN_B & !Y1_command_2_local[2];


--J1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0 at LC6_4_F3
--operation mode is normal

J1L19Q_lut_out = JB33_sload_path[42];
J1L19Q = DFFE(J1L19Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L29Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0 at LC8_8_G3
--operation mode is normal

P1L29Q_lut_out = JB82_sload_path[10];
P1L29Q = DFFE(P1L29Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L478 is slaveregister:slaveregister_inst|i~16604 at LC4_4_F3
--operation mode is normal

Y1L478 = P1L29Q & (J1L19Q # !B1L93Q) # !P1L29Q & B1L93Q & J1L19Q;


--Q1L311Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0 at LC5_13_M3
--operation mode is normal

Q1L311Q_lut_out = JB03_sload_path[10];
Q1L311Q = DFFE(Q1L311Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L578 is slaveregister:slaveregister_inst|i~16605 at LC5_4_F3
--operation mode is normal

Y1L578 = Q1L311Q & !B1L93Q & !B1L63Q;


--J1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0 at LC7_4_F3
--operation mode is normal

J1L34Q_lut_out = JB33_sload_path[42];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L678 is slaveregister:slaveregister_inst|i~16606 at LC10_4_F3
--operation mode is normal

Y1L678 = B1L93Q & (B1L63Q & J1L34Q # !B1L63Q & JB33_sload_path[42]);


--Y1L986 is slaveregister:slaveregister_inst|i~6632 at LC8_4_F3
--operation mode is normal

Y1L986 = B1L83Q & (B1L73Q # Y1L578) # !B1L83Q & !B1L73Q & Y1L678;


--Y1L778 is slaveregister:slaveregister_inst|i~16607 at LC2_4_F3
--operation mode is normal

Y1L778 = MB1_inst16[10] & (JB7_q[10] # !B1L63Q) # !MB1_inst16[10] & JB7_q[10] & B1L63Q;


--Y1L096 is slaveregister:slaveregister_inst|i~6633 at LC9_4_F3
--operation mode is normal

Y1L096 = Y1L986 & (Y1L577 # !B1L73Q) # !Y1L986 & Y1L477 & B1L73Q;


--Y1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10] at LC3_10_I3
--operation mode is normal

Y1_com_ctrl_local[10]_lut_out = !LE1_MASTERHWDATA[10];
Y1_com_ctrl_local[10] = DFFE(Y1_com_ctrl_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--J1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0 at LC7_8_I3
--operation mode is normal

J1L95Q_lut_out = JB33_sload_path[10];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L311Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0 at LC5_14_G3
--operation mode is normal

P1L311Q_lut_out = JB92_sload_path[10];
P1L311Q = DFFE(P1L311Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L786 is slaveregister:slaveregister_inst|i~6630 at LC10_8_I3
--operation mode is normal

Y1L786 = B1L93Q & (J1L95Q # B1L83Q) # !B1L93Q & P1L311Q & !B1L83Q;


--Y1L886 is slaveregister:slaveregister_inst|i~6631 at LC7_10_I3
--operation mode is normal

Y1L886 = Y1L786 & (Y1_tx_dpr_wadr_local[10] # !B1L83Q) # !Y1L786 & B1L83Q & !Y1_com_ctrl_local[10];


--Y1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10] at LC9_9_I3
--operation mode is normal

Y1_command_3_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_3_local[10] = DFFE(Y1_command_3_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--J1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0 at LC10_13_I2
--operation mode is normal

J1L11Q_lut_out = JB33_sload_path[10];
J1L11Q = DFFE(J1L11Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10] at LC2_14_I2
--operation mode is normal

Y1_command_1_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_1_local[10] = DFFE(Y1_command_1_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L586 is slaveregister:slaveregister_inst|i~6628 at LC1_13_I2
--operation mode is normal

Y1L586 = B1L93Q & (B1L83Q # J1L11Q) # !B1L93Q & !B1L83Q & Y1_command_1_local[10];


--Y1_command_5_local[10] is slaveregister:slaveregister_inst|command_5_local[10] at LC8_9_I2
--operation mode is normal

Y1_command_5_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_5_local[10] = DFFE(Y1_command_5_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L686 is slaveregister:slaveregister_inst|i~6629 at LC6_9_I3
--operation mode is normal

Y1L686 = Y1L586 & (Y1_command_5_local[10] # !B1L83Q) # !Y1L586 & Y1_command_3_local[10] & B1L83Q;


--Q1L961Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0 at LC5_12_L3
--operation mode is normal

Q1L961Q_lut_out = JB13_sload_path[10];
Q1L961Q = DFFE(Q1L961Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10] at LC4_6_L3
--operation mode is normal

Y1_command_0_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_0_local[10] = DFFE(Y1_command_0_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L386 is slaveregister:slaveregister_inst|i~6626 at LC3_5_L3
--operation mode is normal

Y1L386 = B1L93Q & (B1L83Q # JB33_sload_path[10]) # !B1L93Q & Y1_command_0_local[10] & !B1L83Q;


--Y1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10] at LC1_4_L2
--operation mode is normal

Y1_command_4_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_4_local[10] = DFFE(Y1_command_4_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L486 is slaveregister:slaveregister_inst|i~6627 at LC6_5_L3
--operation mode is normal

Y1L486 = Y1L386 & (Y1_command_4_local[10] # !B1L83Q) # !Y1L386 & B1L83Q & Q1L961Q;


--Y1L186 is slaveregister:slaveregister_inst|i~6624 at LC8_9_I3
--operation mode is normal

Y1L186 = B1L63Q & (B1L73Q # Y1L686) # !B1L63Q & !B1L73Q & Y1L486;


--Y1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10] at LC8_5_L2
--operation mode is normal

Y1_command_2_local[10]_lut_out = LE1_MASTERHWDATA[10];
Y1_command_2_local[10] = DFFE(Y1_command_2_local[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L878 is slaveregister:slaveregister_inst|i~16608 at LC5_9_I3
--operation mode is normal

Y1L878 = B1L93Q & Y1_rx_dpr_radr_local[10] & B1L83Q # !B1L93Q & !B1L83Q & Y1_command_2_local[10];


--Y1L286 is slaveregister:slaveregister_inst|i~6625 at LC4_9_I3
--operation mode is normal

Y1L286 = Y1L186 & (Y1L878 # !B1L73Q) # !Y1L186 & Y1L886 & B1L73Q;


--Y1L978 is slaveregister:slaveregister_inst|i~16609 at LC10_9_I3
--operation mode is normal

Y1L978 = !B1L04Q & (B1L53Q & Y1L096 # !B1L53Q & Y1L286);


--Y1L167 is slaveregister:slaveregister_inst|i~6704 at LC2_9_I3
--operation mode is normal

Y1L167 = B1L54Q & (B1L74Q # Y1L978) # !B1L54Q & !B1L74Q & JE1_q[10];


--HB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC4_1_M2
HB2_q[10]_data_in = C2L61;
HB2_q[10]_write_enable = C2L62;
HB2_q[10]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[10]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[10]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[10] = MEMORY_SEGMENT(HB2_q[10]_data_in, HB2_q[10]_write_enable, HB2_q[10]_clock_0, HB2_q[10]_clock_1, , , , , VCC, HB2_q[10]_write_address, HB2_q[10]_read_address);


--Y1L267 is slaveregister:slaveregister_inst|i~6705 at LC1_8_I3
--operation mode is normal

Y1L267 = Y1L167 & (HB2_q[10] # !B1L74Q) # !Y1L167 & HB1_q[10] & B1L74Q;


--JE1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC2_1_A3
JE1_q[11]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[11] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[11]_write_address, JE1_q[11]_read_address);


--Y1L088 is slaveregister:slaveregister_inst|i~16610 at LC5_4_A3
--operation mode is normal

Y1L088 = !B1L34Q & JE1_q[11];


--Y1_tx_dpr_wadr_local[11] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[11] at LC7_3_I3
--operation mode is normal

Y1_tx_dpr_wadr_local[11]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[11] # !Y1L244 & Y1_tx_dpr_wadr_local[11]);
Y1_tx_dpr_wadr_local[11] = DFFE(Y1_tx_dpr_wadr_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L188 is slaveregister:slaveregister_inst|i~16611 at LC3_13_I3
--operation mode is normal

Y1L188 = Y1L441 & Y1L541 & Y1_tx_dpr_wadr_local[11] & !B1L73Q;


--MB1_inst16[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11] at LC9_9_K3
--operation mode is normal

MB1_inst16[11]_lut_out = JB71_q[11];
MB1_inst16[11] = DFFE(MB1_inst16[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L288 is slaveregister:slaveregister_inst|i~16612 at LC6_14_I3
--operation mode is normal

Y1L288 = Y1L541 & MB1_inst16[11] & Y1L987 & !B1L73Q;


--Y1_rx_dpr_radr_local[11] is slaveregister:slaveregister_inst|rx_dpr_radr_local[11] at LC3_4_I3
--operation mode is normal

Y1_rx_dpr_radr_local[11]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[11] # !Y1L544 & Y1_rx_dpr_radr_local[11]);
Y1_rx_dpr_radr_local[11] = DFFE(Y1_rx_dpr_radr_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L388 is slaveregister:slaveregister_inst|i~16613 at LC8_4_I3
--operation mode is normal

Y1L388 = Y1_rx_dpr_radr_local[11] & Y1L787 & Y1L887 & Y1L441;


--Y1L488 is slaveregister:slaveregister_inst|i~16614 at LC8_7_J3
--operation mode is normal

Y1L488 = B1L73Q & JB7_q[11] & Y1L687 & Y1L587;


--Y1L588 is slaveregister:slaveregister_inst|i~16615 at LC7_13_I3
--operation mode is normal

Y1L588 = Y1L488 # Y1L288 # Y1L388 # Y1L188;


--Y1L004 is slaveregister:slaveregister_inst|i2064~256 at LC2_3_A3
--operation mode is normal

Y1L004 = Y1L093 & (Y1L088 # Y1L283 & Y1L588);


--HB4_q[11] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC2_1_F2
HB4_q[11]_data_in = N1L12;
HB4_q[11]_write_enable = N1L13;
HB4_q[11]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[11]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[11]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[11] = MEMORY_SEGMENT(HB4_q[11]_data_in, HB4_q[11]_write_enable, HB4_q[11]_clock_0, HB4_q[11]_clock_1, , , , , VCC, HB4_q[11]_write_address, HB4_q[11]_read_address);


--Y1L104 is slaveregister:slaveregister_inst|i2064~257 at LC5_3_F3
--operation mode is normal

Y1L104 = Y1L654 & HB4_q[11] & B1L64Q & Y1L297;


--K1_FF_down_bbar is coinc:inst_coinc|FF_down_bbar at LC10_8_C3
--operation mode is normal

K1_FF_down_bbar_lut_out = VCC;
K1_FF_down_bbar = DFFE(K1_FF_down_bbar_lut_out, !COINC_DOWN_BBAR, Y1_command_2_local[13], , );


--Y1L688 is slaveregister:slaveregister_inst|i~16616 at LC9_7_C3
--operation mode is normal

Y1L688 = K1_FF_down_bbar & COINC_DOWN_BBAR & !Y1_command_2_local[2] # !K1_FF_down_bbar & (COINC_DOWN_BBAR # Y1_command_2_local[2]);


--J1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0 at LC2_6_D3
--operation mode is normal

J1L29Q_lut_out = JB33_sload_path[43];
J1L29Q = DFFE(J1L29Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L39Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0 at LC9_10_G3
--operation mode is normal

P1L39Q_lut_out = JB82_sload_path[11];
P1L39Q = DFFE(P1L39Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L788 is slaveregister:slaveregister_inst|i~16617 at LC7_6_D3
--operation mode is normal

Y1L788 = P1L39Q & (J1L29Q # !B1L93Q) # !P1L39Q & J1L29Q & B1L93Q;


--Q1L411Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0 at LC10_13_M3
--operation mode is normal

Q1L411Q_lut_out = JB03_sload_path[11];
Q1L411Q = DFFE(Q1L411Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L888 is slaveregister:slaveregister_inst|i~16618 at LC5_6_D3
--operation mode is normal

Y1L888 = Q1L411Q & !B1L63Q & !B1L93Q;


--J1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0 at LC4_6_D3
--operation mode is normal

J1L44Q_lut_out = JB33_sload_path[43];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L988 is slaveregister:slaveregister_inst|i~16619 at LC1_6_D3
--operation mode is normal

Y1L988 = B1L93Q & (B1L63Q & J1L44Q # !B1L63Q & JB33_sload_path[43]);


--Y1L996 is slaveregister:slaveregister_inst|i~6642 at LC9_6_D3
--operation mode is normal

Y1L996 = B1L83Q & (B1L73Q # Y1L888) # !B1L83Q & !B1L73Q & Y1L988;


--Y1L098 is slaveregister:slaveregister_inst|i~16620 at LC8_6_D3
--operation mode is normal

Y1L098 = MB1_inst16[11] & (JB7_q[11] # !B1L63Q) # !MB1_inst16[11] & JB7_q[11] & B1L63Q;


--Y1L007 is slaveregister:slaveregister_inst|i~6643 at LC10_6_D3
--operation mode is normal

Y1L007 = Y1L996 & (Y1L777 # !B1L73Q) # !Y1L996 & Y1L677 & B1L73Q;


--Y1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11] at LC10_4_D3
--operation mode is normal

Y1_com_ctrl_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_com_ctrl_local[11] = DFFE(Y1_com_ctrl_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--J1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0 at LC3_4_D3
--operation mode is normal

J1L06Q_lut_out = JB33_sload_path[11];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L411Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0 at LC7_14_G3
--operation mode is normal

P1L411Q_lut_out = JB92_sload_path[11];
P1L411Q = DFFE(P1L411Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L796 is slaveregister:slaveregister_inst|i~6640 at LC9_4_D3
--operation mode is normal

Y1L796 = B1L93Q & (J1L06Q # B1L83Q) # !B1L93Q & P1L411Q & !B1L83Q;


--Y1L896 is slaveregister:slaveregister_inst|i~6641 at LC7_4_D3
--operation mode is normal

Y1L896 = Y1L796 & (Y1_tx_dpr_wadr_local[11] # !B1L83Q) # !Y1L796 & B1L83Q & Y1_com_ctrl_local[11];


--J1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0 at LC6_2_D3
--operation mode is normal

J1L21Q_lut_out = JB33_sload_path[11];
J1L21Q = DFFE(J1L21Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11] at LC7_1_I3
--operation mode is normal

Y1_command_3_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_3_local[11] = DFFE(Y1_command_3_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11] at LC6_1_I3
--operation mode is normal

Y1_command_1_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_1_local[11] = DFFE(Y1_command_1_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L596 is slaveregister:slaveregister_inst|i~6638 at LC9_1_I3
--operation mode is normal

Y1L596 = B1L83Q & (B1L93Q # Y1_command_3_local[11]) # !B1L83Q & Y1_command_1_local[11] & !B1L93Q;


--Y1_command_5_local[11] is slaveregister:slaveregister_inst|command_5_local[11] at LC9_9_C2
--operation mode is normal

Y1_command_5_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_5_local[11] = DFFE(Y1_command_5_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L696 is slaveregister:slaveregister_inst|i~6639 at LC3_1_D3
--operation mode is normal

Y1L696 = Y1L596 & (Y1_command_5_local[11] # !B1L93Q) # !Y1L596 & B1L93Q & J1L21Q;


--Q1L071Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0 at LC3_14_L3
--operation mode is normal

Q1L071Q_lut_out = JB13_sload_path[11];
Q1L071Q = DFFE(Q1L071Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11] at LC10_11_D3
--operation mode is normal

Y1_command_0_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_0_local[11] = DFFE(Y1_command_0_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L396 is slaveregister:slaveregister_inst|i~6636 at LC5_2_D3
--operation mode is normal

Y1L396 = B1L83Q & (Q1L071Q # B1L93Q) # !B1L83Q & Y1_command_0_local[11] & !B1L93Q;


--Y1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11] at LC7_4_D2
--operation mode is normal

Y1_command_4_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_4_local[11] = DFFE(Y1_command_4_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L496 is slaveregister:slaveregister_inst|i~6637 at LC6_1_D3
--operation mode is normal

Y1L496 = Y1L396 & (Y1_command_4_local[11] # !B1L93Q) # !Y1L396 & B1L93Q & JB33_sload_path[11];


--Y1L196 is slaveregister:slaveregister_inst|i~6634 at LC2_1_D3
--operation mode is normal

Y1L196 = B1L63Q & (B1L73Q # Y1L696) # !B1L63Q & !B1L73Q & Y1L496;


--Y1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11] at LC2_3_I2
--operation mode is normal

Y1_command_2_local[11]_lut_out = LE1_MASTERHWDATA[11];
Y1_command_2_local[11] = DFFE(Y1_command_2_local[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L198 is slaveregister:slaveregister_inst|i~16621 at LC2_3_I3
--operation mode is normal

Y1L198 = B1L83Q & Y1_rx_dpr_radr_local[11] & B1L93Q # !B1L83Q & Y1_command_2_local[11] & !B1L93Q;


--Y1L296 is slaveregister:slaveregister_inst|i~6635 at LC8_1_D3
--operation mode is normal

Y1L296 = Y1L196 & (Y1L198 # !B1L73Q) # !Y1L196 & Y1L896 & B1L73Q;


--Y1L298 is slaveregister:slaveregister_inst|i~16622 at LC9_1_D3
--operation mode is normal

Y1L298 = !B1L04Q & (B1L53Q & Y1L007 # !B1L53Q & Y1L296);


--HB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC3_1_K2
HB1_q[11]_data_in = C1L51;
HB1_q[11]_write_enable = C1L62;
HB1_q[11]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[11]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[11]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[11] = MEMORY_SEGMENT(HB1_q[11]_data_in, HB1_q[11]_write_enable, HB1_q[11]_clock_0, HB1_q[11]_clock_1, , , , , VCC, HB1_q[11]_write_address, HB1_q[11]_read_address);


--Y1L367 is slaveregister:slaveregister_inst|i~6706 at LC7_1_D3
--operation mode is normal

Y1L367 = B1L74Q & (B1L54Q # HB1_q[11]) # !B1L74Q & !B1L54Q & JE1_q[11];


--HB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC3_1_L2
HB2_q[11]_data_in = C2L51;
HB2_q[11]_write_enable = C2L62;
HB2_q[11]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[11]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[11]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[11] = MEMORY_SEGMENT(HB2_q[11]_data_in, HB2_q[11]_write_enable, HB2_q[11]_clock_0, HB2_q[11]_clock_1, , , , , VCC, HB2_q[11]_write_address, HB2_q[11]_read_address);


--Y1L467 is slaveregister:slaveregister_inst|i~6707 at LC1_1_D3
--operation mode is normal

Y1L467 = Y1L367 & (HB2_q[11] # !B1L54Q) # !Y1L367 & B1L54Q & Y1L298;


--JE1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC13_1_A3
JE1_q[12]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[12] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[12]_write_address, JE1_q[12]_read_address);


--Y1L398 is slaveregister:slaveregister_inst|i~16623 at LC10_7_B3
--operation mode is normal

Y1L398 = !B1L34Q & JE1_q[12];


--Y1_tx_dpr_wadr_local[12] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[12] at LC4_2_B3
--operation mode is normal

Y1_tx_dpr_wadr_local[12]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[12] # !Y1L244 & Y1_tx_dpr_wadr_local[12]);
Y1_tx_dpr_wadr_local[12] = DFFE(Y1_tx_dpr_wadr_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L498 is slaveregister:slaveregister_inst|i~16624 at LC7_6_B3
--operation mode is normal

Y1L498 = Y1L441 & !B1L73Q & Y1_tx_dpr_wadr_local[12] & Y1L541;


--MB1_inst16[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12] at LC6_8_B3
--operation mode is normal

MB1_inst16[12]_lut_out = JB71_q[12];
MB1_inst16[12] = DFFE(MB1_inst16[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L598 is slaveregister:slaveregister_inst|i~16625 at LC1_7_B3
--operation mode is normal

Y1L598 = Y1L541 & MB1_inst16[12] & !B1L73Q & Y1L987;


--Y1_rx_dpr_radr_local[12] is slaveregister:slaveregister_inst|rx_dpr_radr_local[12] at LC9_8_I3
--operation mode is normal

Y1_rx_dpr_radr_local[12]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[12] # !Y1L544 & Y1_rx_dpr_radr_local[12]);
Y1_rx_dpr_radr_local[12] = DFFE(Y1_rx_dpr_radr_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L698 is slaveregister:slaveregister_inst|i~16626 at LC7_5_I3
--operation mode is normal

Y1L698 = Y1L787 & Y1L887 & Y1L441 & Y1_rx_dpr_radr_local[12];


--Y1L798 is slaveregister:slaveregister_inst|i~16627 at LC6_7_B3
--operation mode is normal

Y1L798 = Y1L687 & JB7_q[12] & B1L73Q & Y1L587;


--Y1L898 is slaveregister:slaveregister_inst|i~16628 at LC10_6_B3
--operation mode is normal

Y1L898 = Y1L498 # Y1L798 # Y1L698 # Y1L598;


--Y1L893 is slaveregister:slaveregister_inst|i2063~256 at LC9_6_B3
--operation mode is normal

Y1L893 = Y1L093 & (Y1L398 # Y1L898 & Y1L283);


--HB4_q[12] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC1_1_D2
HB4_q[12]_data_in = N1L02;
HB4_q[12]_write_enable = N1L13;
HB4_q[12]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[12]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[12]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[12] = MEMORY_SEGMENT(HB4_q[12]_data_in, HB4_q[12]_write_enable, HB4_q[12]_clock_0, HB4_q[12]_clock_1, , , , , VCC, HB4_q[12]_write_address, HB4_q[12]_read_address);


--Y1L993 is slaveregister:slaveregister_inst|i2063~257 at LC1_2_B3
--operation mode is normal

Y1L993 = Y1L654 & HB4_q[12] & B1L64Q & Y1L297;


--HB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC4_1_K2
HB1_q[12]_data_in = C1L41;
HB1_q[12]_write_enable = C1L62;
HB1_q[12]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[12]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[12]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[12] = MEMORY_SEGMENT(HB1_q[12]_data_in, HB1_q[12]_write_enable, HB1_q[12]_clock_0, HB1_q[12]_clock_1, , , , , VCC, HB1_q[12]_write_address, HB1_q[12]_read_address);


--K1_FF_up_a is coinc:inst_coinc|FF_up_a at LC6_12_B3
--operation mode is normal

K1_FF_up_a_lut_out = VCC;
K1_FF_up_a = DFFE(K1_FF_up_a_lut_out, COINC_UP_A, Y1_command_2_local[12], , );


--Y1L998 is slaveregister:slaveregister_inst|i~16629 at LC4_11_B3
--operation mode is normal

Y1L998 = K1_FF_up_a & (COINC_UP_A # Y1_command_2_local[2]) # !K1_FF_up_a & COINC_UP_A & !Y1_command_2_local[2];


--J1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0 at LC3_11_B3
--operation mode is normal

J1L39Q_lut_out = JB33_sload_path[44];
J1L39Q = DFFE(J1L39Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L49Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0 at LC3_8_G3
--operation mode is normal

P1L49Q_lut_out = JB82_sload_path[12];
P1L49Q = DFFE(P1L49Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L009 is slaveregister:slaveregister_inst|i~16630 at LC2_11_B3
--operation mode is normal

Y1L009 = B1L93Q & J1L39Q # !B1L93Q & P1L49Q;


--Q1L511Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0 at LC8_13_M3
--operation mode is normal

Q1L511Q_lut_out = JB03_sload_path[12];
Q1L511Q = DFFE(Q1L511Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L109 is slaveregister:slaveregister_inst|i~16631 at LC9_11_B3
--operation mode is normal

Y1L109 = !B1L93Q & Q1L511Q & !B1L63Q;


--J1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0 at LC7_11_B3
--operation mode is normal

J1L54Q_lut_out = JB33_sload_path[44];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L209 is slaveregister:slaveregister_inst|i~16632 at LC3_10_B3
--operation mode is normal

Y1L209 = B1L93Q & (B1L63Q & J1L54Q # !B1L63Q & JB33_sload_path[44]);


--Y1L907 is slaveregister:slaveregister_inst|i~6652 at LC1_10_B3
--operation mode is normal

Y1L907 = B1L83Q & (B1L73Q # Y1L109) # !B1L83Q & !B1L73Q & Y1L209;


--Y1L309 is slaveregister:slaveregister_inst|i~16633 at LC6_10_B3
--operation mode is normal

Y1L309 = MB1_inst16[12] & (JB7_q[12] # !B1L63Q) # !MB1_inst16[12] & JB7_q[12] & B1L63Q;


--Y1L017 is slaveregister:slaveregister_inst|i~6653 at LC7_10_B3
--operation mode is normal

Y1L017 = Y1L907 & (Y1L977 # !B1L73Q) # !Y1L907 & B1L73Q & Y1L877;


--Y1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12] at LC5_4_B3
--operation mode is normal

Y1_com_ctrl_local[12]_lut_out = !LE1_MASTERHWDATA[12];
Y1_com_ctrl_local[12] = DFFE(Y1_com_ctrl_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--J1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0 at LC3_6_B3
--operation mode is normal

J1L16Q_lut_out = JB33_sload_path[12];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L511Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0 at LC6_12_G3
--operation mode is normal

P1L511Q_lut_out = JB92_sload_path[12];
P1L511Q = DFFE(P1L511Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L707 is slaveregister:slaveregister_inst|i~6650 at LC6_6_B3
--operation mode is normal

Y1L707 = B1L93Q & (B1L83Q # J1L16Q) # !B1L93Q & !B1L83Q & P1L511Q;


--Y1L807 is slaveregister:slaveregister_inst|i~6651 at LC9_5_B3
--operation mode is normal

Y1L807 = Y1L707 & (Y1_tx_dpr_wadr_local[12] # !B1L83Q) # !Y1L707 & B1L83Q & !Y1_com_ctrl_local[12];


--J1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0 at LC3_1_B3
--operation mode is normal

J1L31Q_lut_out = JB33_sload_path[12];
J1L31Q = DFFE(J1L31Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12] at LC2_5_I2
--operation mode is normal

Y1_command_3_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_3_local[12] = DFFE(Y1_command_3_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12] at LC8_5_I2
--operation mode is normal

Y1_command_1_local[12]_lut_out = !LE1_MASTERHWDATA[12];
Y1_command_1_local[12] = DFFE(Y1_command_1_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L507 is slaveregister:slaveregister_inst|i~6648 at LC6_4_I2
--operation mode is normal

Y1L507 = B1L83Q & (B1L93Q # Y1_command_3_local[12]) # !B1L83Q & !B1L93Q & !Y1_command_1_local[12];


--Y1_command_5_local[12] is slaveregister:slaveregister_inst|command_5_local[12] at LC3_5_B2
--operation mode is normal

Y1_command_5_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_5_local[12] = DFFE(Y1_command_5_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L607 is slaveregister:slaveregister_inst|i~6649 at LC7_1_B3
--operation mode is normal

Y1L607 = Y1L507 & (Y1_command_5_local[12] # !B1L93Q) # !Y1L507 & J1L31Q & B1L93Q;


--Q1L171Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0 at LC3_12_L3
--operation mode is normal

Q1L171Q_lut_out = JB13_sload_path[12];
Q1L171Q = DFFE(Q1L171Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12] at LC6_4_I3
--operation mode is normal

Y1_command_0_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_0_local[12] = DFFE(Y1_command_0_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L307 is slaveregister:slaveregister_inst|i~6646 at LC7_4_I3
--operation mode is normal

Y1L307 = B1L83Q & (Q1L171Q # B1L93Q) # !B1L83Q & !B1L93Q & Y1_command_0_local[12];


--Y1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12] at LC4_1_K2
--operation mode is normal

Y1_command_4_local[12]_lut_out = LE1_MASTERHWDATA[12];
Y1_command_4_local[12] = DFFE(Y1_command_4_local[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L407 is slaveregister:slaveregister_inst|i~6647 at LC8_1_B3
--operation mode is normal

Y1L407 = Y1L307 & (Y1_command_4_local[12] # !B1L93Q) # !Y1L307 & JB33_sload_path[12] & B1L93Q;


--Y1L107 is slaveregister:slaveregister_inst|i~6644 at LC10_1_B3
--operation mode is normal

Y1L107 = B1L63Q & (B1L73Q # Y1L607) # !B1L63Q & !B1L73Q & Y1L407;


--Y1L409 is slaveregister:slaveregister_inst|i~16634 at LC9_7_B3
--operation mode is normal

Y1L409 = B1L93Q & B1L83Q & Y1_rx_dpr_radr_local[12] # !B1L93Q & Y1_command_2_local[12] & !B1L83Q;


--Y1L207 is slaveregister:slaveregister_inst|i~6645 at LC5_1_B3
--operation mode is normal

Y1L207 = Y1L107 & (Y1L409 # !B1L73Q) # !Y1L107 & Y1L807 & B1L73Q;


--Y1L509 is slaveregister:slaveregister_inst|i~16635 at LC6_1_B3
--operation mode is normal

Y1L509 = !B1L04Q & (B1L53Q & Y1L017 # !B1L53Q & Y1L207);


--Y1L567 is slaveregister:slaveregister_inst|i~6708 at LC9_1_B3
--operation mode is normal

Y1L567 = B1L54Q & (B1L74Q # Y1L509) # !B1L54Q & !B1L74Q & JE1_q[12];


--HB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC1_1_L2
HB2_q[12]_data_in = C2L41;
HB2_q[12]_write_enable = C2L62;
HB2_q[12]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[12]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[12]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[12] = MEMORY_SEGMENT(HB2_q[12]_data_in, HB2_q[12]_write_enable, HB2_q[12]_clock_0, HB2_q[12]_clock_1, , , , , VCC, HB2_q[12]_write_address, HB2_q[12]_read_address);


--Y1L667 is slaveregister:slaveregister_inst|i~6709 at LC4_1_B3
--operation mode is normal

Y1L667 = Y1L567 & (HB2_q[12] # !B1L74Q) # !Y1L567 & HB1_q[12] & B1L74Q;


--JE1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC16_1_A3
JE1_q[13]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[13] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[13]_write_address, JE1_q[13]_read_address);


--Y1L609 is slaveregister:slaveregister_inst|i~16636 at LC6_4_A3
--operation mode is normal

Y1L609 = !B1L34Q & JE1_q[13];


--Y1_tx_dpr_wadr_local[13] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[13] at LC7_5_B3
--operation mode is normal

Y1_tx_dpr_wadr_local[13]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[13] # !Y1L244 & Y1_tx_dpr_wadr_local[13]);
Y1_tx_dpr_wadr_local[13] = DFFE(Y1_tx_dpr_wadr_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L709 is slaveregister:slaveregister_inst|i~16637 at LC6_7_C3
--operation mode is normal

Y1L709 = !B1L73Q & Y1L541 & Y1_tx_dpr_wadr_local[13] & Y1L441;


--MB1_inst16[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13] at LC5_14_C3
--operation mode is normal

MB1_inst16[13]_lut_out = JB71_q[13];
MB1_inst16[13] = DFFE(MB1_inst16[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L809 is slaveregister:slaveregister_inst|i~16638 at LC7_8_C3
--operation mode is normal

Y1L809 = MB1_inst16[13] & !B1L73Q & Y1L541 & Y1L987;


--Y1_rx_dpr_radr_local[13] is slaveregister:slaveregister_inst|rx_dpr_radr_local[13] at LC3_5_B3
--operation mode is normal

Y1_rx_dpr_radr_local[13]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[13] # !Y1L544 & Y1_rx_dpr_radr_local[13]);
Y1_rx_dpr_radr_local[13] = DFFE(Y1_rx_dpr_radr_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L909 is slaveregister:slaveregister_inst|i~16639 at LC3_7_C3
--operation mode is normal

Y1L909 = Y1_rx_dpr_radr_local[13] & Y1L787 & Y1L887 & Y1L441;


--Y1L019 is slaveregister:slaveregister_inst|i~16640 at LC9_8_C3
--operation mode is normal

Y1L019 = JB7_q[13] & B1L73Q & Y1L687 & Y1L587;


--Y1L119 is slaveregister:slaveregister_inst|i~16641 at LC1_7_C3
--operation mode is normal

Y1L119 = Y1L909 # Y1L019 # Y1L709 # Y1L809;


--Y1L693 is slaveregister:slaveregister_inst|i2062~256 at LC3_4_A3
--operation mode is normal

Y1L693 = Y1L093 & (Y1L609 # Y1L283 & Y1L119);


--HB4_q[13] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC2_1_B2
HB4_q[13]_data_in = N1L91;
HB4_q[13]_write_enable = N1L13;
HB4_q[13]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[13]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[13]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[13] = MEMORY_SEGMENT(HB4_q[13]_data_in, HB4_q[13]_write_enable, HB4_q[13]_clock_0, HB4_q[13]_clock_1, , , , , VCC, HB4_q[13]_write_address, HB4_q[13]_read_address);


--Y1L793 is slaveregister:slaveregister_inst|i2062~257 at LC8_2_B3
--operation mode is normal

Y1L793 = Y1L654 & HB4_q[13] & B1L64Q & Y1L297;


--K1_FF_up_abar is coinc:inst_coinc|FF_up_abar at LC3_15_C3
--operation mode is normal

K1_FF_up_abar_lut_out = VCC;
K1_FF_up_abar = DFFE(K1_FF_up_abar_lut_out, !COINC_UP_ABAR, Y1_command_2_local[12], , );


--Y1L219 is slaveregister:slaveregister_inst|i~16642 at LC10_11_C3
--operation mode is normal

Y1L219 = K1_FF_up_abar & COINC_UP_ABAR & !Y1_command_2_local[2] # !K1_FF_up_abar & (COINC_UP_ABAR # Y1_command_2_local[2]);


--J1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0 at LC3_11_C3
--operation mode is normal

J1L49Q_lut_out = JB33_sload_path[45];
J1L49Q = DFFE(J1L49Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L59Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0 at LC7_8_G3
--operation mode is normal

P1L59Q_lut_out = JB82_sload_path[13];
P1L59Q = DFFE(P1L59Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L319 is slaveregister:slaveregister_inst|i~16643 at LC5_11_C3
--operation mode is normal

Y1L319 = P1L59Q & (J1L49Q # !B1L93Q) # !P1L59Q & B1L93Q & J1L49Q;


--Q1L611Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0 at LC7_13_M3
--operation mode is normal

Q1L611Q_lut_out = JB03_sload_path[13];
Q1L611Q = DFFE(Q1L611Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L419 is slaveregister:slaveregister_inst|i~16644 at LC9_11_C3
--operation mode is normal

Y1L419 = !B1L63Q & Q1L611Q & !B1L93Q;


--J1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0 at LC7_12_C3
--operation mode is normal

J1L64Q_lut_out = JB33_sload_path[45];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L519 is slaveregister:slaveregister_inst|i~16645 at LC8_11_C3
--operation mode is normal

Y1L519 = B1L93Q & (B1L63Q & J1L64Q # !B1L63Q & JB33_sload_path[45]);


--Y1L917 is slaveregister:slaveregister_inst|i~6662 at LC6_11_C3
--operation mode is normal

Y1L917 = B1L83Q & (B1L73Q # Y1L419) # !B1L83Q & Y1L519 & !B1L73Q;


--Y1L619 is slaveregister:slaveregister_inst|i~16646 at LC8_10_C3
--operation mode is normal

Y1L619 = MB1_inst16[13] & (JB7_q[13] # !B1L63Q) # !MB1_inst16[13] & JB7_q[13] & B1L63Q;


--Y1L027 is slaveregister:slaveregister_inst|i~6663 at LC1_10_C3
--operation mode is normal

Y1L027 = Y1L917 & (Y1L187 # !B1L73Q) # !Y1L917 & B1L73Q & Y1L087;


--Y1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13] at LC3_3_C3
--operation mode is normal

Y1_com_ctrl_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_com_ctrl_local[13] = DFFE(Y1_com_ctrl_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--J1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0 at LC10_3_C3
--operation mode is normal

J1L26Q_lut_out = JB33_sload_path[13];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L611Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0 at LC7_12_G3
--operation mode is normal

P1L611Q_lut_out = JB92_sload_path[13];
P1L611Q = DFFE(P1L611Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L717 is slaveregister:slaveregister_inst|i~6660 at LC5_3_C3
--operation mode is normal

Y1L717 = B1L93Q & (B1L83Q # J1L26Q) # !B1L93Q & !B1L83Q & P1L611Q;


--Y1L817 is slaveregister:slaveregister_inst|i~6661 at LC2_3_C3
--operation mode is normal

Y1L817 = Y1L717 & (Y1_tx_dpr_wadr_local[13] # !B1L83Q) # !Y1L717 & B1L83Q & Y1_com_ctrl_local[13];


--J1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0 at LC3_4_C3
--operation mode is normal

J1L41Q_lut_out = JB33_sload_path[13];
J1L41Q = DFFE(J1L41Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13] at LC3_9_I3
--operation mode is normal

Y1_command_3_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_3_local[13] = DFFE(Y1_command_3_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13] at LC1_10_I3
--operation mode is normal

Y1_command_1_local[13]_lut_out = !LE1_MASTERHWDATA[13];
Y1_command_1_local[13] = DFFE(Y1_command_1_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L517 is slaveregister:slaveregister_inst|i~6658 at LC7_9_I3
--operation mode is normal

Y1L517 = B1L83Q & (Y1_command_3_local[13] # B1L93Q) # !B1L83Q & !Y1_command_1_local[13] & !B1L93Q;


--Y1_command_5_local[13] is slaveregister:slaveregister_inst|command_5_local[13] at LC10_5_C2
--operation mode is normal

Y1_command_5_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_5_local[13] = DFFE(Y1_command_5_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L617 is slaveregister:slaveregister_inst|i~6659 at LC9_4_C3
--operation mode is normal

Y1L617 = Y1L517 & (Y1_command_5_local[13] # !B1L93Q) # !Y1L517 & J1L41Q & B1L93Q;


--Q1L271Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0 at LC3_2_L3
--operation mode is normal

Q1L271Q_lut_out = JB13_sload_path[13];
Q1L271Q = DFFE(Q1L271Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13] at LC8_2_L3
--operation mode is normal

Y1_command_0_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_0_local[13] = DFFE(Y1_command_0_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L317 is slaveregister:slaveregister_inst|i~6656 at LC7_2_L3
--operation mode is normal

Y1L317 = B1L83Q & (Q1L271Q # B1L93Q) # !B1L83Q & Y1_command_0_local[13] & !B1L93Q;


--Y1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13] at LC10_4_B2
--operation mode is normal

Y1_command_4_local[13]_lut_out = LE1_MASTERHWDATA[13];
Y1_command_4_local[13] = DFFE(Y1_command_4_local[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L417 is slaveregister:slaveregister_inst|i~6657 at LC10_4_C3
--operation mode is normal

Y1L417 = Y1L317 & (Y1_command_4_local[13] # !B1L93Q) # !Y1L317 & JB33_sload_path[13] & B1L93Q;


--Y1L117 is slaveregister:slaveregister_inst|i~6654 at LC6_4_C3
--operation mode is normal

Y1L117 = B1L63Q & (B1L73Q # Y1L617) # !B1L63Q & !B1L73Q & Y1L417;


--Y1L719 is slaveregister:slaveregister_inst|i~16647 at LC1_4_C3
--operation mode is normal

Y1L719 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[13] # !B1L83Q & Y1_command_2_local[13] & !B1L93Q;


--Y1L217 is slaveregister:slaveregister_inst|i~6655 at LC2_4_C3
--operation mode is normal

Y1L217 = Y1L117 & (Y1L719 # !B1L73Q) # !Y1L117 & B1L73Q & Y1L817;


--Y1L819 is slaveregister:slaveregister_inst|i~16648 at LC8_4_C3
--operation mode is normal

Y1L819 = !B1L04Q & (B1L53Q & Y1L027 # !B1L53Q & Y1L217);


--HB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC3_1_J2
HB1_q[13]_data_in = C1L31;
HB1_q[13]_write_enable = C1L62;
HB1_q[13]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[13]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[13]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[13] = MEMORY_SEGMENT(HB1_q[13]_data_in, HB1_q[13]_write_enable, HB1_q[13]_clock_0, HB1_q[13]_clock_1, , , , , VCC, HB1_q[13]_write_address, HB1_q[13]_read_address);


--Y1L767 is slaveregister:slaveregister_inst|i~6710 at LC3_14_A3
--operation mode is normal

Y1L767 = B1L74Q & (B1L54Q # HB1_q[13]) # !B1L74Q & JE1_q[13] & !B1L54Q;


--HB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC3_1_M2
HB2_q[13]_data_in = C2L31;
HB2_q[13]_write_enable = C2L62;
HB2_q[13]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[13]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[13]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[13] = MEMORY_SEGMENT(HB2_q[13]_data_in, HB2_q[13]_write_enable, HB2_q[13]_clock_0, HB2_q[13]_clock_1, , , , , VCC, HB2_q[13]_write_address, HB2_q[13]_read_address);


--Y1L867 is slaveregister:slaveregister_inst|i~6711 at LC7_13_A3
--operation mode is normal

Y1L867 = Y1L767 & (HB2_q[13] # !B1L54Q) # !Y1L767 & B1L54Q & Y1L819;


--JE1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC6_1_A3
JE1_q[14]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[14] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[14]_write_address, JE1_q[14]_read_address);


--Y1L919 is slaveregister:slaveregister_inst|i~16649 at LC9_9_F3
--operation mode is normal

Y1L919 = !B1L34Q & JE1_q[14];


--Y1_tx_dpr_wadr_local[14] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[14] at LC9_3_F3
--operation mode is normal

Y1_tx_dpr_wadr_local[14]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[14] # !Y1L244 & Y1_tx_dpr_wadr_local[14]);
Y1_tx_dpr_wadr_local[14] = DFFE(Y1_tx_dpr_wadr_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L029 is slaveregister:slaveregister_inst|i~16650 at LC2_5_F3
--operation mode is normal

Y1L029 = Y1_tx_dpr_wadr_local[14] & Y1L541 & !B1L73Q & Y1L441;


--MB1_inst16[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14] at LC8_8_K3
--operation mode is normal

MB1_inst16[14]_lut_out = JB71_q[14];
MB1_inst16[14] = DFFE(MB1_inst16[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L129 is slaveregister:slaveregister_inst|i~16651 at LC5_5_F3
--operation mode is normal

Y1L129 = MB1_inst16[14] & Y1L541 & !B1L73Q & Y1L987;


--Y1_rx_dpr_radr_local[14] is slaveregister:slaveregister_inst|rx_dpr_radr_local[14] at LC6_3_F3
--operation mode is normal

Y1_rx_dpr_radr_local[14]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[14] # !Y1L544 & Y1_rx_dpr_radr_local[14]);
Y1_rx_dpr_radr_local[14] = DFFE(Y1_rx_dpr_radr_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L229 is slaveregister:slaveregister_inst|i~16652 at LC7_5_F3
--operation mode is normal

Y1L229 = Y1L787 & Y1L887 & Y1_rx_dpr_radr_local[14] & Y1L441;


--Y1L329 is slaveregister:slaveregister_inst|i~16653 at LC10_5_F3
--operation mode is normal

Y1L329 = JB7_q[14] & Y1L687 & B1L73Q & Y1L587;


--Y1L429 is slaveregister:slaveregister_inst|i~16654 at LC9_5_F3
--operation mode is normal

Y1L429 = Y1L229 # Y1L129 # Y1L329 # Y1L029;


--Y1L493 is slaveregister:slaveregister_inst|i2061~256 at LC9_8_F3
--operation mode is normal

Y1L493 = Y1L093 & (Y1L919 # Y1L283 & Y1L429);


--HB4_q[14] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC1_1_F2
HB4_q[14]_data_in = N1L81;
HB4_q[14]_write_enable = N1L13;
HB4_q[14]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[14]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[14]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[14] = MEMORY_SEGMENT(HB4_q[14]_data_in, HB4_q[14]_write_enable, HB4_q[14]_clock_0, HB4_q[14]_clock_1, , , , , VCC, HB4_q[14]_write_address, HB4_q[14]_read_address);


--Y1L593 is slaveregister:slaveregister_inst|i2061~257 at LC10_3_F3
--operation mode is normal

Y1L593 = Y1L654 & Y1L297 & B1L64Q & HB4_q[14];


--HB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC2_1_K2
HB1_q[14]_data_in = C1L21;
HB1_q[14]_write_enable = C1L62;
HB1_q[14]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[14]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[14]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[14] = MEMORY_SEGMENT(HB1_q[14]_data_in, HB1_q[14]_write_enable, HB1_q[14]_clock_0, HB1_q[14]_clock_1, , , , , VCC, HB1_q[14]_write_address, HB1_q[14]_read_address);


--K1_FF_up_b is coinc:inst_coinc|FF_up_b at LC7_9_C3
--operation mode is normal

K1_FF_up_b_lut_out = VCC;
K1_FF_up_b = DFFE(K1_FF_up_b_lut_out, COINC_UP_B, Y1_command_2_local[13], , );


--Y1L529 is slaveregister:slaveregister_inst|i~16655 at LC5_8_C3
--operation mode is normal

Y1L529 = COINC_UP_B & (K1_FF_up_b # !Y1_command_2_local[2]) # !COINC_UP_B & Y1_command_2_local[2] & K1_FF_up_b;


--J1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0 at LC8_10_F3
--operation mode is normal

J1L59Q_lut_out = JB33_sload_path[46];
J1L59Q = DFFE(J1L59Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L69Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0 at LC5_8_G3
--operation mode is normal

P1L69Q_lut_out = JB82_sload_path[14];
P1L69Q = DFFE(P1L69Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L629 is slaveregister:slaveregister_inst|i~16656 at LC3_9_F3
--operation mode is normal

Y1L629 = J1L59Q & (P1L69Q # B1L93Q) # !J1L59Q & P1L69Q & !B1L93Q;


--Q1L711Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0 at LC6_13_M3
--operation mode is normal

Q1L711Q_lut_out = JB03_sload_path[14];
Q1L711Q = DFFE(Q1L711Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L729 is slaveregister:slaveregister_inst|i~16657 at LC6_9_F3
--operation mode is normal

Y1L729 = !B1L63Q & Q1L711Q & !B1L93Q;


--J1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0 at LC6_10_F3
--operation mode is normal

J1L74Q_lut_out = JB33_sload_path[46];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L829 is slaveregister:slaveregister_inst|i~16658 at LC5_10_F3
--operation mode is normal

Y1L829 = B1L93Q & (B1L63Q & J1L74Q # !B1L63Q & JB33_sload_path[46]);


--Y1L927 is slaveregister:slaveregister_inst|i~6672 at LC10_9_F3
--operation mode is normal

Y1L927 = B1L83Q & (Y1L729 # B1L73Q) # !B1L83Q & Y1L829 & !B1L73Q;


--Y1L929 is slaveregister:slaveregister_inst|i~16659 at LC4_10_F3
--operation mode is normal

Y1L929 = MB1_inst16[14] & (JB7_q[14] # !B1L63Q) # !MB1_inst16[14] & JB7_q[14] & B1L63Q;


--Y1L037 is slaveregister:slaveregister_inst|i~6673 at LC7_9_F3
--operation mode is normal

Y1L037 = Y1L927 & (Y1L387 # !B1L73Q) # !Y1L927 & Y1L287 & B1L73Q;


--Y1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14] at LC4_5_F3
--operation mode is normal

Y1_com_ctrl_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_com_ctrl_local[14] = DFFE(Y1_com_ctrl_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--J1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0 at LC6_5_F3
--operation mode is normal

J1L36Q_lut_out = JB33_sload_path[14];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L711Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0 at LC9_14_G3
--operation mode is normal

P1L711Q_lut_out = JB92_sload_path[14];
P1L711Q = DFFE(P1L711Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L727 is slaveregister:slaveregister_inst|i~6670 at LC8_5_F3
--operation mode is normal

Y1L727 = B1L93Q & (B1L83Q # J1L36Q) # !B1L93Q & P1L711Q & !B1L83Q;


--Y1L827 is slaveregister:slaveregister_inst|i~6671 at LC3_5_F3
--operation mode is normal

Y1L827 = Y1L727 & (Y1_tx_dpr_wadr_local[14] # !B1L83Q) # !Y1L727 & B1L83Q & Y1_com_ctrl_local[14];


--J1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0 at LC2_3_F2
--operation mode is normal

J1L51Q_lut_out = JB33_sload_path[14];
J1L51Q = DFFE(J1L51Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14] at LC10_2_I2
--operation mode is normal

Y1_command_3_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_3_local[14] = DFFE(Y1_command_3_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14] at LC3_2_I2
--operation mode is normal

Y1_command_1_local[14]_lut_out = !LE1_MASTERHWDATA[14];
Y1_command_1_local[14] = DFFE(Y1_command_1_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L527 is slaveregister:slaveregister_inst|i~6668 at LC9_1_I2
--operation mode is normal

Y1L527 = B1L83Q & (B1L93Q # Y1_command_3_local[14]) # !B1L83Q & !Y1_command_1_local[14] & !B1L93Q;


--Y1_command_5_local[14] is slaveregister:slaveregister_inst|command_5_local[14] at LC3_3_F2
--operation mode is normal

Y1_command_5_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_5_local[14] = DFFE(Y1_command_5_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L627 is slaveregister:slaveregister_inst|i~6669 at LC3_2_F2
--operation mode is normal

Y1L627 = Y1L527 & (Y1_command_5_local[14] # !B1L93Q) # !Y1L527 & B1L93Q & J1L51Q;


--Q1L371Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0 at LC10_12_L3
--operation mode is normal

Q1L371Q_lut_out = JB13_sload_path[14];
Q1L371Q = DFFE(Q1L371Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14] at LC4_9_F3
--operation mode is normal

Y1_command_0_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_0_local[14] = DFFE(Y1_command_0_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L327 is slaveregister:slaveregister_inst|i~6666 at LC2_10_F3
--operation mode is normal

Y1L327 = B1L83Q & (Q1L371Q # B1L93Q) # !B1L83Q & Y1_command_0_local[14] & !B1L93Q;


--Y1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14] at LC7_1_F2
--operation mode is normal

Y1_command_4_local[14]_lut_out = LE1_MASTERHWDATA[14];
Y1_command_4_local[14] = DFFE(Y1_command_4_local[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L427 is slaveregister:slaveregister_inst|i~6667 at LC7_10_F3
--operation mode is normal

Y1L427 = Y1L327 & (Y1_command_4_local[14] # !B1L93Q) # !Y1L327 & B1L93Q & JB33_sload_path[14];


--Y1L127 is slaveregister:slaveregister_inst|i~6664 at LC8_9_F3
--operation mode is normal

Y1L127 = B1L63Q & (B1L73Q # Y1L627) # !B1L63Q & Y1L427 & !B1L73Q;


--Y1L039 is slaveregister:slaveregister_inst|i~16660 at LC6_8_F3
--operation mode is normal

Y1L039 = B1L83Q & Y1_rx_dpr_radr_local[14] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[14];


--Y1L227 is slaveregister:slaveregister_inst|i~6665 at LC5_8_F3
--operation mode is normal

Y1L227 = Y1L127 & (Y1L039 # !B1L73Q) # !Y1L127 & B1L73Q & Y1L827;


--Y1L139 is slaveregister:slaveregister_inst|i~16661 at LC2_8_F3
--operation mode is normal

Y1L139 = !B1L04Q & (B1L53Q & Y1L037 # !B1L53Q & Y1L227);


--Y1L967 is slaveregister:slaveregister_inst|i~6712 at LC10_8_F3
--operation mode is normal

Y1L967 = B1L54Q & (B1L74Q # Y1L139) # !B1L54Q & !B1L74Q & JE1_q[14];


--HB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC4_1_L2
HB2_q[14]_data_in = C2L21;
HB2_q[14]_write_enable = C2L62;
HB2_q[14]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[14]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[14]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[14] = MEMORY_SEGMENT(HB2_q[14]_data_in, HB2_q[14]_write_enable, HB2_q[14]_clock_0, HB2_q[14]_clock_1, , , , , VCC, HB2_q[14]_write_address, HB2_q[14]_read_address);


--Y1L077 is slaveregister:slaveregister_inst|i~6713 at LC3_7_F3
--operation mode is normal

Y1L077 = Y1L967 & (HB2_q[14] # !B1L74Q) # !Y1L967 & HB1_q[14] & B1L74Q;


--JE1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC12_1_A3
JE1_q[15]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
JE1_q[15] = MEMORY_SEGMENT(, , , , , , , , , JE1_q[15]_write_address, JE1_q[15]_read_address);


--Y1L193 is slaveregister:slaveregister_inst|i2060~261 at LC4_7_A3
--operation mode is normal

Y1L193 = Y1L093 & (Y1L8201 # JE1_q[15] & !B1L34Q);


--HB4_q[15] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC4_1_F2
HB4_q[15]_data_in = N1L71;
HB4_q[15]_write_enable = N1L13;
HB4_q[15]_clock_0 = GLOBAL(FE2_outclock0);
HB4_q[15]_clock_1 = GLOBAL(FE2_outclock0);
HB4_q[15]_write_address = WR_ADDR(N1L03, N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22);
HB4_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[15] = MEMORY_SEGMENT(HB4_q[15]_data_in, HB4_q[15]_write_enable, HB4_q[15]_clock_0, HB4_q[15]_clock_1, , , , , VCC, HB4_q[15]_write_address, HB4_q[15]_read_address);


--Y1L293 is slaveregister:slaveregister_inst|i2060~262 at LC1_3_F3
--operation mode is normal

Y1L293 = Y1L654 & HB4_q[15] & B1L64Q & Y1L297;


--J1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0 at LC5_6_C3
--operation mode is normal

J1L69Q_lut_out = JB33_sload_path[47];
J1L69Q = DFFE(J1L69Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L79Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0 at LC10_8_G3
--operation mode is normal

P1L79Q_lut_out = JB82_sload_path[15];
P1L79Q = DFFE(P1L79Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L239 is slaveregister:slaveregister_inst|i~16662 at LC10_6_C3
--operation mode is normal

Y1L239 = !B1L63Q & (B1L93Q & J1L69Q # !B1L93Q & P1L79Q);


--K1_FF_up_bbar is coinc:inst_coinc|FF_up_bbar at LC4_4_C3
--operation mode is normal

K1_FF_up_bbar_lut_out = VCC;
K1_FF_up_bbar = DFFE(K1_FF_up_bbar_lut_out, !COINC_UP_BBAR, Y1_command_2_local[13], , );


--Y1L339 is slaveregister:slaveregister_inst|i~16663 at LC7_7_C3
--operation mode is normal

Y1L339 = !K1_FF_up_bbar & Y1_command_2_local[2];


--Y1L439 is slaveregister:slaveregister_inst|i~16664 at LC4_7_C3
--operation mode is normal

Y1L439 = COINC_UP_BBAR & !Y1_command_2_local[2];


--Y1L539 is slaveregister:slaveregister_inst|i~16665 at LC3_6_C3
--operation mode is normal

Y1L539 = Y1L239 # Y1L018 & (Y1L439 # Y1L339);


--Q1L811Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0 at LC4_13_M3
--operation mode is normal

Q1L811Q_lut_out = JB03_sload_path[15];
Q1L811Q = DFFE(Q1L811Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1L639 is slaveregister:slaveregister_inst|i~16666 at LC1_6_C3
--operation mode is normal

Y1L639 = Q1L811Q & !B1L93Q & !B1L63Q;


--J1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0 at LC6_6_C3
--operation mode is normal

J1L84Q_lut_out = JB33_sload_path[47];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1L739 is slaveregister:slaveregister_inst|i~16667 at LC9_6_C3
--operation mode is normal

Y1L739 = B1L93Q & (B1L63Q & J1L84Q # !B1L63Q & JB33_sload_path[47]);


--Y1L937 is slaveregister:slaveregister_inst|i~6682 at LC7_6_C3
--operation mode is normal

Y1L937 = B1L83Q & (B1L73Q # Y1L639) # !B1L83Q & Y1L739 & !B1L73Q;


--MB1_inst16[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15] at LC6_9_K3
--operation mode is normal

MB1_inst16[15]_lut_out = JB71_q[15];
MB1_inst16[15] = DFFE(MB1_inst16[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst50);


--Y1L839 is slaveregister:slaveregister_inst|i~16668 at LC8_6_C3
--operation mode is normal

Y1L839 = MB1_inst16[15] & (JB7_q[15] # !B1L63Q) # !MB1_inst16[15] & JB7_q[15] & B1L63Q;


--Y1L047 is slaveregister:slaveregister_inst|i~6683 at LC3_5_C3
--operation mode is normal

Y1L047 = Y1L937 & (Y1L487 # !B1L73Q) # !Y1L937 & B1L73Q & Y1L539;


--Y1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15] at LC7_3_C3
--operation mode is normal

Y1_com_ctrl_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_com_ctrl_local[15] = DFFE(Y1_com_ctrl_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--J1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0 at LC6_3_C3
--operation mode is normal

J1L46Q_lut_out = JB33_sload_path[15];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--P1L811Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0 at LC3_6_G3
--operation mode is normal

P1L811Q_lut_out = JB92_sload_path[15];
P1L811Q = DFFE(P1L811Q_lut_out, GLOBAL(FE1_outclock0), , , P1L201);


--Y1L737 is slaveregister:slaveregister_inst|i~6680 at LC9_3_C3
--operation mode is normal

Y1L737 = B1L93Q & (B1L83Q # J1L46Q) # !B1L93Q & !B1L83Q & P1L811Q;


--Y1_tx_dpr_wadr_local[15] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[15] at LC3_3_I3
--operation mode is normal

Y1_tx_dpr_wadr_local[15]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[15] # !Y1L244 & Y1_tx_dpr_wadr_local[15]);
Y1_tx_dpr_wadr_local[15] = DFFE(Y1_tx_dpr_wadr_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L837 is slaveregister:slaveregister_inst|i~6681 at LC4_3_C3
--operation mode is normal

Y1L837 = Y1L737 & (Y1_tx_dpr_wadr_local[15] # !B1L83Q) # !Y1L737 & Y1_com_ctrl_local[15] & B1L83Q;


--J1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0 at LC8_7_C3
--operation mode is normal

J1L61Q_lut_out = JB33_sload_path[15];
J1L61Q = DFFE(J1L61Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15] at LC3_2_C3
--operation mode is normal

Y1_command_3_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_3_local[15] = DFFE(Y1_command_3_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15] at LC1_2_C3
--operation mode is normal

Y1_command_1_local[15]_lut_out = !LE1_MASTERHWDATA[15];
Y1_command_1_local[15] = DFFE(Y1_command_1_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1L537 is slaveregister:slaveregister_inst|i~6678 at LC7_2_C3
--operation mode is normal

Y1L537 = B1L83Q & (B1L93Q # Y1_command_3_local[15]) # !B1L83Q & !Y1_command_1_local[15] & !B1L93Q;


--Y1_command_5_local[15] is slaveregister:slaveregister_inst|command_5_local[15] at LC4_5_C2
--operation mode is normal

Y1_command_5_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_5_local[15] = DFFE(Y1_command_5_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L637 is slaveregister:slaveregister_inst|i~6679 at LC5_2_C3
--operation mode is normal

Y1L637 = Y1L537 & (Y1_command_5_local[15] # !B1L93Q) # !Y1L537 & J1L61Q & B1L93Q;


--Q1L471Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0 at LC4_12_L3
--operation mode is normal

Q1L471Q_lut_out = JB13_sload_path[15];
Q1L471Q = DFFE(Q1L471Q_lut_out, GLOBAL(FE1_outclock0), , , Q1L851);


--Y1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15] at LC7_11_C3
--operation mode is normal

Y1_command_0_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_0_local[15] = DFFE(Y1_command_0_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L337 is slaveregister:slaveregister_inst|i~6676 at LC8_3_C3
--operation mode is normal

Y1L337 = B1L83Q & (Q1L471Q # B1L93Q) # !B1L83Q & Y1_command_0_local[15] & !B1L93Q;


--Y1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15] at LC2_1_F2
--operation mode is normal

Y1_command_4_local[15]_lut_out = LE1_MASTERHWDATA[15];
Y1_command_4_local[15] = DFFE(Y1_command_4_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L437 is slaveregister:slaveregister_inst|i~6677 at LC6_2_C3
--operation mode is normal

Y1L437 = Y1L337 & (Y1_command_4_local[15] # !B1L93Q) # !Y1L337 & B1L93Q & JB33_sload_path[15];


--Y1L137 is slaveregister:slaveregister_inst|i~6674 at LC8_2_C3
--operation mode is normal

Y1L137 = B1L63Q & (B1L73Q # Y1L637) # !B1L63Q & !B1L73Q & Y1L437;


--Y1_rx_dpr_radr_local[15] is slaveregister:slaveregister_inst|rx_dpr_radr_local[15] at LC4_1_C3
--operation mode is normal

Y1_rx_dpr_radr_local[15]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[15] # !Y1L544 & Y1_rx_dpr_radr_local[15]);
Y1_rx_dpr_radr_local[15] = DFFE(Y1_rx_dpr_radr_local[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L939 is slaveregister:slaveregister_inst|i~16669 at LC2_2_C3
--operation mode is normal

Y1L939 = B1L93Q & B1L83Q & Y1_rx_dpr_radr_local[15] # !B1L93Q & !B1L83Q & Y1_command_2_local[15];


--Y1L237 is slaveregister:slaveregister_inst|i~6675 at LC9_2_C3
--operation mode is normal

Y1L237 = Y1L137 & (Y1L939 # !B1L73Q) # !Y1L137 & B1L73Q & Y1L837;


--Y1L049 is slaveregister:slaveregister_inst|i~16670 at LC10_2_C3
--operation mode is normal

Y1L049 = !B1L04Q & (B1L53Q & Y1L047 # !B1L53Q & Y1L237);


--HB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC3_1_I2
HB1_q[15]_data_in = C1L11;
HB1_q[15]_write_enable = C1L62;
HB1_q[15]_clock_0 = GLOBAL(FE2_outclock0);
HB1_q[15]_clock_1 = GLOBAL(FE2_outclock0);
HB1_q[15]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[15] = MEMORY_SEGMENT(HB1_q[15]_data_in, HB1_q[15]_write_enable, HB1_q[15]_clock_0, HB1_q[15]_clock_1, , , , , VCC, HB1_q[15]_write_address, HB1_q[15]_read_address);


--Y1L177 is slaveregister:slaveregister_inst|i~6714 at LC10_7_A3
--operation mode is normal

Y1L177 = B1L74Q & (HB1_q[15] # B1L54Q) # !B1L74Q & JE1_q[15] & !B1L54Q;


--HB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC2_1_L2
HB2_q[15]_data_in = C2L11;
HB2_q[15]_write_enable = C2L62;
HB2_q[15]_clock_0 = GLOBAL(FE2_outclock0);
HB2_q[15]_clock_1 = GLOBAL(FE2_outclock0);
HB2_q[15]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[15] = MEMORY_SEGMENT(HB2_q[15]_data_in, HB2_q[15]_write_enable, HB2_q[15]_clock_0, HB2_q[15]_clock_1, , , , , VCC, HB2_q[15]_write_address, HB2_q[15]_read_address);


--Y1L277 is slaveregister:slaveregister_inst|i~6715 at LC6_7_A3
--operation mode is normal

Y1L277 = Y1L177 & (HB2_q[15] # !B1L54Q) # !Y1L177 & Y1L049 & B1L54Q;


--Y1L483 is slaveregister:slaveregister_inst|i2059~393 at LC10_1_A2
--operation mode is normal

Y1L483 = Y1L093 & (Y1L283 # Y1L383 & Y1L297) # !Y1L093 & Y1L383 & Y1L297;


--Y1L583 is slaveregister:slaveregister_inst|i2059~394 at LC1_2_A2
--operation mode is normal

Y1L583 = !B1L04Q & (B1L05Q # B1L94Q);


--Y1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16] at LC6_2_B2
--operation mode is normal

Y1_com_ctrl_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_com_ctrl_local[16] = DFFE(Y1_com_ctrl_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16] at LC9_2_B2
--operation mode is normal

Y1_command_2_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_2_local[16] = DFFE(Y1_command_2_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L149 is slaveregister:slaveregister_inst|i~16671 at LC4_2_B2
--operation mode is normal

Y1L149 = B1L63Q & !B1L83Q & Y1_command_2_local[16] # !B1L63Q & Y1_com_ctrl_local[16] & B1L83Q;


--J1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0 at LC9_6_I2
--operation mode is normal

J1L71Q_lut_out = JB33_sload_path[16];
J1L71Q = DFFE(J1L71Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16] at LC5_6_I2
--operation mode is normal

Y1_command_4_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_4_local[16] = DFFE(Y1_command_4_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L105 is slaveregister:slaveregister_inst|i~6444 at LC6_5_I2
--operation mode is normal

Y1L105 = B1L83Q & (Y1_command_4_local[16] # B1L63Q) # !B1L83Q & JB33_sload_path[16] & !B1L63Q;


--Y1_command_5_local[16] is slaveregister:slaveregister_inst|command_5_local[16] at LC9_5_C2
--operation mode is normal

Y1_command_5_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_5_local[16] = DFFE(Y1_command_5_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L205 is slaveregister:slaveregister_inst|i~6445 at LC3_5_I2
--operation mode is normal

Y1L205 = Y1L105 & (Y1_command_5_local[16] # !B1L63Q) # !Y1L105 & B1L63Q & J1L71Q;


--Y1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16] at LC7_7_I2
--operation mode is normal

Y1_command_3_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_3_local[16] = DFFE(Y1_command_3_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16] at LC4_5_I2
--operation mode is normal

Y1_command_1_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_1_local[16] = DFFE(Y1_command_1_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16] at LC3_10_I2
--operation mode is normal

Y1_command_0_local[16]_lut_out = LE1_MASTERHWDATA[16];
Y1_command_0_local[16] = DFFE(Y1_command_0_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L249 is slaveregister:slaveregister_inst|i~16672 at LC3_6_I2
--operation mode is normal

Y1L249 = B1L63Q & Y1_command_1_local[16] # !B1L63Q & Y1_command_0_local[16];


--Y1L349 is slaveregister:slaveregister_inst|i~16673 at LC2_6_I2
--operation mode is normal

Y1L349 = B1L83Q & B1L63Q & Y1_command_3_local[16] # !B1L83Q & Y1L249;


--Y1L994 is slaveregister:slaveregister_inst|i~6442 at LC9_5_I2
--operation mode is normal

Y1L994 = B1L93Q & (B1L73Q # Y1L205) # !B1L93Q & !B1L73Q & Y1L349;


--Y1_rx_dpr_radr_local[16] is slaveregister:slaveregister_inst|rx_dpr_radr_local[16] at LC7_5_A3
--operation mode is normal

Y1_rx_dpr_radr_local[16]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[16] # !Y1L544 & Y1_rx_dpr_radr_local[16]);
Y1_rx_dpr_radr_local[16] = DFFE(Y1_rx_dpr_radr_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[16] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[16] at LC8_5_A3
--operation mode is normal

Y1_tx_dpr_wadr_local[16]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[16] # !Y1L244 & Y1_tx_dpr_wadr_local[16]);
Y1_tx_dpr_wadr_local[16] = DFFE(Y1_tx_dpr_wadr_local[16]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--J1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0 at LC6_6_A3
--operation mode is normal

J1L56Q_lut_out = JB33_sload_path[16];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L449 is slaveregister:slaveregister_inst|i~16674 at LC9_5_A3
--operation mode is normal

Y1L449 = J1L56Q & (Y1_tx_dpr_wadr_local[16] # !B1L83Q) # !J1L56Q & B1L83Q & Y1_tx_dpr_wadr_local[16];


--Y1L549 is slaveregister:slaveregister_inst|i~16675 at LC6_5_A3
--operation mode is normal

Y1L549 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[16] # !B1L63Q & Y1L449;


--Y1L005 is slaveregister:slaveregister_inst|i~6443 at LC3_3_A2
--operation mode is normal

Y1L005 = Y1L994 & (Y1L549 # !B1L73Q) # !Y1L994 & B1L73Q & Y1L149;


--Y1L683 is slaveregister:slaveregister_inst|i2059~395 at LC1_3_A2
--operation mode is normal

Y1L683 = Y1L583 & (Y1L883 # !B1L53Q & Y1L005);


--Y1L783 is slaveregister:slaveregister_inst|i2059~396 at LC1_5_A3
--operation mode is normal

Y1L783 = Y1L954 & Y1_tx_dpr_wadr_local[16] & !Y1L854 # !Y1L954 & (Y1_rx_dpr_radr_local[16] # Y1_tx_dpr_wadr_local[16] & !Y1L854);


--Y1_tx_dpr_wadr_local[17] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[17] at LC4_2_D2
--operation mode is normal

Y1_tx_dpr_wadr_local[17]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[17] # !Y1L244 & Y1_tx_dpr_wadr_local[17]);
Y1_tx_dpr_wadr_local[17] = DFFE(Y1_tx_dpr_wadr_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L973 is slaveregister:slaveregister_inst|i2058~232 at LC4_6_A2
--operation mode is normal

Y1L973 = Y1_tx_dpr_wadr_local[17] & !B1L73Q & Y1L441 & Y1L541;


--Y1_rx_dpr_radr_local[17] is slaveregister:slaveregister_inst|rx_dpr_radr_local[17] at LC3_5_A2
--operation mode is normal

Y1_rx_dpr_radr_local[17]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[17] # !Y1L544 & Y1_rx_dpr_radr_local[17]);
Y1_rx_dpr_radr_local[17] = DFFE(Y1_rx_dpr_radr_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L083 is slaveregister:slaveregister_inst|i2058~233 at LC7_5_A2
--operation mode is normal

Y1L083 = !Y1L654 & (Y1L973 # !Y1L954 & Y1_rx_dpr_radr_local[17]);


--Y1L183 is slaveregister:slaveregister_inst|i2058~234 at LC7_3_A2
--operation mode is normal

Y1L183 = !B1L04Q & !B1L53Q & (B1L05Q # B1L94Q);


--Y1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17] at LC3_1_A2
--operation mode is normal

Y1_com_ctrl_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_com_ctrl_local[17] = DFFE(Y1_com_ctrl_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17] at LC6_6_D2
--operation mode is normal

Y1_command_2_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_2_local[17] = DFFE(Y1_command_2_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L649 is slaveregister:slaveregister_inst|i~16676 at LC2_5_A2
--operation mode is normal

Y1L649 = B1L83Q & Y1_com_ctrl_local[17] & !B1L63Q # !B1L83Q & Y1_command_2_local[17] & B1L63Q;


--J1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0 at LC10_11_A2
--operation mode is normal

J1L81Q_lut_out = JB33_sload_path[17];
J1L81Q = DFFE(J1L81Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17] at LC8_4_D2
--operation mode is normal

Y1_command_4_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_4_local[17] = DFFE(Y1_command_4_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L505 is slaveregister:slaveregister_inst|i~6448 at LC3_3_D2
--operation mode is normal

Y1L505 = B1L83Q & (B1L63Q # Y1_command_4_local[17]) # !B1L83Q & !B1L63Q & JB33_sload_path[17];


--Y1_command_5_local[17] is slaveregister:slaveregister_inst|command_5_local[17] at LC6_11_C2
--operation mode is normal

Y1_command_5_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_5_local[17] = DFFE(Y1_command_5_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L605 is slaveregister:slaveregister_inst|i~6449 at LC6_4_A2
--operation mode is normal

Y1L605 = Y1L505 & (Y1_command_5_local[17] # !B1L63Q) # !Y1L505 & B1L63Q & J1L81Q;


--Y1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17] at LC10_6_A2
--operation mode is normal

Y1_command_3_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_3_local[17] = DFFE(Y1_command_3_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17] at LC5_11_I2
--operation mode is normal

Y1_command_1_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_1_local[17] = DFFE(Y1_command_1_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17] at LC3_1_F2
--operation mode is normal

Y1_command_0_local[17]_lut_out = LE1_MASTERHWDATA[17];
Y1_command_0_local[17] = DFFE(Y1_command_0_local[17]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L749 is slaveregister:slaveregister_inst|i~16677 at LC10_4_A2
--operation mode is normal

Y1L749 = Y1_command_0_local[17] & (Y1_command_1_local[17] # !B1L63Q) # !Y1_command_0_local[17] & Y1_command_1_local[17] & B1L63Q;


--Y1L849 is slaveregister:slaveregister_inst|i~16678 at LC8_4_A2
--operation mode is normal

Y1L849 = B1L83Q & B1L63Q & Y1_command_3_local[17] # !B1L83Q & Y1L749;


--Y1L305 is slaveregister:slaveregister_inst|i~6446 at LC7_4_A2
--operation mode is normal

Y1L305 = B1L93Q & (B1L73Q # Y1L605) # !B1L93Q & Y1L849 & !B1L73Q;


--J1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0 at LC5_5_A2
--operation mode is normal

J1L66Q_lut_out = JB33_sload_path[17];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L949 is slaveregister:slaveregister_inst|i~16679 at LC7_6_A2
--operation mode is normal

Y1L949 = Y1_tx_dpr_wadr_local[17] & (J1L66Q # B1L83Q) # !Y1_tx_dpr_wadr_local[17] & J1L66Q & !B1L83Q;


--Y1L059 is slaveregister:slaveregister_inst|i~16680 at LC10_5_A2
--operation mode is normal

Y1L059 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[17] # !B1L63Q & Y1L949;


--Y1L405 is slaveregister:slaveregister_inst|i~6447 at LC9_4_A2
--operation mode is normal

Y1L405 = Y1L305 & (Y1L059 # !B1L73Q) # !Y1L305 & B1L73Q & Y1L649;


--Y1_tx_dpr_wadr_local[18] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[18] at LC7_1_D2
--operation mode is normal

Y1_tx_dpr_wadr_local[18]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[18] # !Y1L244 & Y1_tx_dpr_wadr_local[18]);
Y1_tx_dpr_wadr_local[18] = DFFE(Y1_tx_dpr_wadr_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L773 is slaveregister:slaveregister_inst|i2057~231 at LC6_2_D2
--operation mode is normal

Y1L773 = Y1L541 & Y1L441 & Y1_tx_dpr_wadr_local[18] & !B1L73Q;


--Y1_rx_dpr_radr_local[18] is slaveregister:slaveregister_inst|rx_dpr_radr_local[18] at LC3_1_D2
--operation mode is normal

Y1_rx_dpr_radr_local[18]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[18] # !Y1L544 & Y1_rx_dpr_radr_local[18]);
Y1_rx_dpr_radr_local[18] = DFFE(Y1_rx_dpr_radr_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L873 is slaveregister:slaveregister_inst|i2057~232 at LC3_5_D2
--operation mode is normal

Y1L873 = !Y1L654 & (Y1L773 # !Y1L954 & Y1_rx_dpr_radr_local[18]);


--Y1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18] at LC3_1_C2
--operation mode is normal

Y1_com_ctrl_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_com_ctrl_local[18] = DFFE(Y1_com_ctrl_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18] at LC3_3_C2
--operation mode is normal

Y1_command_2_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_2_local[18] = DFFE(Y1_command_2_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L159 is slaveregister:slaveregister_inst|i~16681 at LC9_3_C2
--operation mode is normal

Y1L159 = B1L63Q & !B1L83Q & Y1_command_2_local[18] # !B1L63Q & Y1_com_ctrl_local[18] & B1L83Q;


--J1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0 at LC3_10_D2
--operation mode is normal

J1L91Q_lut_out = JB33_sload_path[18];
J1L91Q = DFFE(J1L91Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18] at LC5_11_D2
--operation mode is normal

Y1_command_4_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_4_local[18] = DFFE(Y1_command_4_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L905 is slaveregister:slaveregister_inst|i~6452 at LC4_11_D2
--operation mode is normal

Y1L905 = B1L83Q & (Y1_command_4_local[18] # B1L63Q) # !B1L83Q & JB33_sload_path[18] & !B1L63Q;


--Y1_command_5_local[18] is slaveregister:slaveregister_inst|command_5_local[18] at LC4_11_C2
--operation mode is normal

Y1_command_5_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_5_local[18] = DFFE(Y1_command_5_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L015 is slaveregister:slaveregister_inst|i~6453 at LC1_10_D2
--operation mode is normal

Y1L015 = Y1L905 & (Y1_command_5_local[18] # !B1L63Q) # !Y1L905 & B1L63Q & J1L91Q;


--Y1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18] at LC3_13_D2
--operation mode is normal

Y1_command_3_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_3_local[18] = DFFE(Y1_command_3_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18] at LC4_9_J2
--operation mode is normal

Y1_command_1_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_1_local[18] = DFFE(Y1_command_1_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18] at LC1_2_D2
--operation mode is normal

Y1_command_0_local[18]_lut_out = LE1_MASTERHWDATA[18];
Y1_command_0_local[18] = DFFE(Y1_command_0_local[18]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L259 is slaveregister:slaveregister_inst|i~16682 at LC6_10_D2
--operation mode is normal

Y1L259 = Y1_command_0_local[18] & (Y1_command_1_local[18] # !B1L63Q) # !Y1_command_0_local[18] & Y1_command_1_local[18] & B1L63Q;


--Y1L359 is slaveregister:slaveregister_inst|i~16683 at LC2_10_D2
--operation mode is normal

Y1L359 = B1L83Q & B1L63Q & Y1_command_3_local[18] # !B1L83Q & Y1L259;


--Y1L705 is slaveregister:slaveregister_inst|i~6450 at LC8_10_D2
--operation mode is normal

Y1L705 = B1L93Q & (B1L73Q # Y1L015) # !B1L93Q & !B1L73Q & Y1L359;


--J1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0 at LC9_12_D2
--operation mode is normal

J1L76Q_lut_out = JB33_sload_path[18];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L459 is slaveregister:slaveregister_inst|i~16684 at LC2_11_D2
--operation mode is normal

Y1L459 = Y1_tx_dpr_wadr_local[18] & (B1L83Q # J1L76Q) # !Y1_tx_dpr_wadr_local[18] & !B1L83Q & J1L76Q;


--Y1L559 is slaveregister:slaveregister_inst|i~16685 at LC5_10_D2
--operation mode is normal

Y1L559 = B1L63Q & Y1_rx_dpr_radr_local[18] & B1L83Q # !B1L63Q & Y1L459;


--Y1L805 is slaveregister:slaveregister_inst|i~6451 at LC3_9_D2
--operation mode is normal

Y1L805 = Y1L705 & (Y1L559 # !B1L73Q) # !Y1L705 & Y1L159 & B1L73Q;


--Y1_tx_dpr_wadr_local[19] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[19] at LC10_1_D2
--operation mode is normal

Y1_tx_dpr_wadr_local[19]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[19] # !Y1L244 & Y1_tx_dpr_wadr_local[19]);
Y1_tx_dpr_wadr_local[19] = DFFE(Y1_tx_dpr_wadr_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L573 is slaveregister:slaveregister_inst|i2056~231 at LC10_6_D2
--operation mode is normal

Y1L573 = Y1L541 & !B1L73Q & Y1_tx_dpr_wadr_local[19] & Y1L441;


--Y1_rx_dpr_radr_local[19] is slaveregister:slaveregister_inst|rx_dpr_radr_local[19] at LC2_1_D2
--operation mode is normal

Y1_rx_dpr_radr_local[19]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[19] # !Y1L544 & Y1_rx_dpr_radr_local[19]);
Y1_rx_dpr_radr_local[19] = DFFE(Y1_rx_dpr_radr_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L673 is slaveregister:slaveregister_inst|i2056~232 at LC4_5_D2
--operation mode is normal

Y1L673 = !Y1L654 & (Y1L573 # !Y1L954 & Y1_rx_dpr_radr_local[19]);


--Y1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19] at LC2_2_B2
--operation mode is normal

Y1_com_ctrl_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_com_ctrl_local[19] = DFFE(Y1_com_ctrl_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19] at LC10_3_B2
--operation mode is normal

Y1_command_2_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_2_local[19] = DFFE(Y1_command_2_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L659 is slaveregister:slaveregister_inst|i~16686 at LC5_2_B2
--operation mode is normal

Y1L659 = B1L63Q & !B1L83Q & Y1_command_2_local[19] # !B1L63Q & Y1_com_ctrl_local[19] & B1L83Q;


--J1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0 at LC10_11_D2
--operation mode is normal

J1L02Q_lut_out = JB33_sload_path[19];
J1L02Q = DFFE(J1L02Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19] at LC8_9_D2
--operation mode is normal

Y1_command_4_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_4_local[19] = DFFE(Y1_command_4_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L315 is slaveregister:slaveregister_inst|i~6456 at LC6_11_D2
--operation mode is normal

Y1L315 = B1L83Q & (Y1_command_4_local[19] # B1L63Q) # !B1L83Q & JB33_sload_path[19] & !B1L63Q;


--Y1_command_5_local[19] is slaveregister:slaveregister_inst|command_5_local[19] at LC10_8_D2
--operation mode is normal

Y1_command_5_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_5_local[19] = DFFE(Y1_command_5_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L415 is slaveregister:slaveregister_inst|i~6457 at LC3_11_D2
--operation mode is normal

Y1L415 = Y1L315 & (Y1_command_5_local[19] # !B1L63Q) # !Y1L315 & J1L02Q & B1L63Q;


--Y1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19] at LC10_12_D2
--operation mode is normal

Y1_command_3_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_3_local[19] = DFFE(Y1_command_3_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19] at LC7_3_D2
--operation mode is normal

Y1_command_1_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_1_local[19] = DFFE(Y1_command_1_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19] at LC4_3_D2
--operation mode is normal

Y1_command_0_local[19]_lut_out = LE1_MASTERHWDATA[19];
Y1_command_0_local[19] = DFFE(Y1_command_0_local[19]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L759 is slaveregister:slaveregister_inst|i~16687 at LC6_12_D2
--operation mode is normal

Y1L759 = Y1_command_0_local[19] & (Y1_command_1_local[19] # !B1L63Q) # !Y1_command_0_local[19] & Y1_command_1_local[19] & B1L63Q;


--Y1L859 is slaveregister:slaveregister_inst|i~16688 at LC7_12_D2
--operation mode is normal

Y1L859 = B1L83Q & Y1_command_3_local[19] & B1L63Q # !B1L83Q & Y1L759;


--Y1L115 is slaveregister:slaveregister_inst|i~6454 at LC7_11_D2
--operation mode is normal

Y1L115 = B1L93Q & (B1L73Q # Y1L415) # !B1L93Q & !B1L73Q & Y1L859;


--J1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0 at LC5_13_D2
--operation mode is normal

J1L86Q_lut_out = JB33_sload_path[19];
J1L86Q = DFFE(J1L86Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L959 is slaveregister:slaveregister_inst|i~16689 at LC5_12_D2
--operation mode is normal

Y1L959 = J1L86Q & (Y1_tx_dpr_wadr_local[19] # !B1L83Q) # !J1L86Q & Y1_tx_dpr_wadr_local[19] & B1L83Q;


--Y1L069 is slaveregister:slaveregister_inst|i~16690 at LC8_11_D2
--operation mode is normal

Y1L069 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[19] # !B1L63Q & Y1L959;


--Y1L215 is slaveregister:slaveregister_inst|i~6455 at LC4_10_D2
--operation mode is normal

Y1L215 = Y1L115 & (Y1L069 # !B1L73Q) # !Y1L115 & B1L73Q & Y1L659;


--Y1_tx_dpr_wadr_local[20] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[20] at LC9_2_D2
--operation mode is normal

Y1_tx_dpr_wadr_local[20]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[20] # !Y1L244 & Y1_tx_dpr_wadr_local[20]);
Y1_tx_dpr_wadr_local[20] = DFFE(Y1_tx_dpr_wadr_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L373 is slaveregister:slaveregister_inst|i2055~231 at LC3_2_D2
--operation mode is normal

Y1L373 = Y1L541 & Y1L441 & Y1_tx_dpr_wadr_local[20] & !B1L73Q;


--Y1_rx_dpr_radr_local[20] is slaveregister:slaveregister_inst|rx_dpr_radr_local[20] at LC1_1_D2
--operation mode is normal

Y1_rx_dpr_radr_local[20]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[20] # !Y1L544 & Y1_rx_dpr_radr_local[20]);
Y1_rx_dpr_radr_local[20] = DFFE(Y1_rx_dpr_radr_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L473 is slaveregister:slaveregister_inst|i2055~232 at LC5_2_D2
--operation mode is normal

Y1L473 = !Y1L654 & (Y1L373 # Y1_rx_dpr_radr_local[20] & !Y1L954);


--Y1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20] at LC8_1_D2
--operation mode is normal

Y1_com_ctrl_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_com_ctrl_local[20] = DFFE(Y1_com_ctrl_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20] at LC2_5_D2
--operation mode is normal

Y1_command_2_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_2_local[20] = DFFE(Y1_command_2_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L169 is slaveregister:slaveregister_inst|i~16691 at LC7_9_D2
--operation mode is normal

Y1L169 = B1L63Q & Y1_command_2_local[20] & !B1L83Q # !B1L63Q & Y1_com_ctrl_local[20] & B1L83Q;


--J1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0 at LC7_10_D2
--operation mode is normal

J1L12Q_lut_out = JB33_sload_path[20];
J1L12Q = DFFE(J1L12Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20] at LC4_9_D2
--operation mode is normal

Y1_command_4_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_4_local[20] = DFFE(Y1_command_4_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L715 is slaveregister:slaveregister_inst|i~6460 at LC10_10_D2
--operation mode is normal

Y1L715 = B1L83Q & (Y1_command_4_local[20] # B1L63Q) # !B1L83Q & JB33_sload_path[20] & !B1L63Q;


--Y1_command_5_local[20] is slaveregister:slaveregister_inst|command_5_local[20] at LC5_7_J2
--operation mode is normal

Y1_command_5_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_5_local[20] = DFFE(Y1_command_5_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L815 is slaveregister:slaveregister_inst|i~6461 at LC6_9_D2
--operation mode is normal

Y1L815 = Y1L715 & (Y1_command_5_local[20] # !B1L63Q) # !Y1L715 & B1L63Q & J1L12Q;


--Y1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20] at LC8_8_D2
--operation mode is normal

Y1_command_3_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_3_local[20] = DFFE(Y1_command_3_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20] at LC9_9_D2
--operation mode is normal

Y1_command_1_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_1_local[20] = DFFE(Y1_command_1_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20] at LC10_2_D2
--operation mode is normal

Y1_command_0_local[20]_lut_out = LE1_MASTERHWDATA[20];
Y1_command_0_local[20] = DFFE(Y1_command_0_local[20]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L269 is slaveregister:slaveregister_inst|i~16692 at LC1_9_D2
--operation mode is normal

Y1L269 = Y1_command_1_local[20] & (Y1_command_0_local[20] # B1L63Q) # !Y1_command_1_local[20] & Y1_command_0_local[20] & !B1L63Q;


--Y1L369 is slaveregister:slaveregister_inst|i~16693 at LC5_9_D2
--operation mode is normal

Y1L369 = B1L83Q & Y1_command_3_local[20] & B1L63Q # !B1L83Q & Y1L269;


--Y1L515 is slaveregister:slaveregister_inst|i~6458 at LC10_9_D2
--operation mode is normal

Y1L515 = B1L93Q & (B1L73Q # Y1L815) # !B1L93Q & !B1L73Q & Y1L369;


--J1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0 at LC3_12_D2
--operation mode is normal

J1L96Q_lut_out = JB33_sload_path[20];
J1L96Q = DFFE(J1L96Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L469 is slaveregister:slaveregister_inst|i~16694 at LC3_8_D2
--operation mode is normal

Y1L469 = J1L96Q & (Y1_tx_dpr_wadr_local[20] # !B1L83Q) # !J1L96Q & Y1_tx_dpr_wadr_local[20] & B1L83Q;


--Y1L569 is slaveregister:slaveregister_inst|i~16695 at LC7_8_D2
--operation mode is normal

Y1L569 = B1L63Q & Y1_rx_dpr_radr_local[20] & B1L83Q # !B1L63Q & Y1L469;


--Y1L615 is slaveregister:slaveregister_inst|i~6459 at LC2_8_D2
--operation mode is normal

Y1L615 = Y1L515 & (Y1L569 # !B1L73Q) # !Y1L515 & B1L73Q & Y1L169;


--Y1_tx_dpr_wadr_local[21] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[21] at LC4_1_D2
--operation mode is normal

Y1_tx_dpr_wadr_local[21]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[21] # !Y1L244 & Y1_tx_dpr_wadr_local[21]);
Y1_tx_dpr_wadr_local[21] = DFFE(Y1_tx_dpr_wadr_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L173 is slaveregister:slaveregister_inst|i2054~231 at LC3_7_D2
--operation mode is normal

Y1L173 = !B1L73Q & Y1L441 & Y1_tx_dpr_wadr_local[21] & Y1L541;


--Y1_rx_dpr_radr_local[21] is slaveregister:slaveregister_inst|rx_dpr_radr_local[21] at LC6_1_D2
--operation mode is normal

Y1_rx_dpr_radr_local[21]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[21] # !Y1L544 & Y1_rx_dpr_radr_local[21]);
Y1_rx_dpr_radr_local[21] = DFFE(Y1_rx_dpr_radr_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L273 is slaveregister:slaveregister_inst|i2054~232 at LC9_7_D2
--operation mode is normal

Y1L273 = !Y1L654 & (Y1L173 # !Y1L954 & Y1_rx_dpr_radr_local[21]);


--Y1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21] at LC10_1_C2
--operation mode is normal

Y1_command_2_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_2_local[21] = DFFE(Y1_command_2_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21] at LC8_1_C2
--operation mode is normal

Y1_com_ctrl_local[21]_lut_out = !LE1_MASTERHWDATA[21];
Y1_com_ctrl_local[21] = DFFE(Y1_com_ctrl_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L669 is slaveregister:slaveregister_inst|i~16696 at LC7_2_C2
--operation mode is normal

Y1L669 = B1L63Q & Y1_command_2_local[21] & !B1L83Q # !B1L63Q & !Y1_com_ctrl_local[21] & B1L83Q;


--J1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0 at LC4_7_D2
--operation mode is normal

J1L22Q_lut_out = JB33_sload_path[21];
J1L22Q = DFFE(J1L22Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21] at LC10_4_D2
--operation mode is normal

Y1_command_4_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_4_local[21] = DFFE(Y1_command_4_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L125 is slaveregister:slaveregister_inst|i~6464 at LC2_7_D2
--operation mode is normal

Y1L125 = B1L83Q & (B1L63Q # Y1_command_4_local[21]) # !B1L83Q & JB33_sload_path[21] & !B1L63Q;


--Y1_command_5_local[21] is slaveregister:slaveregister_inst|command_5_local[21] at LC4_8_D2
--operation mode is normal

Y1_command_5_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_5_local[21] = DFFE(Y1_command_5_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L225 is slaveregister:slaveregister_inst|i~6465 at LC10_7_D2
--operation mode is normal

Y1L225 = Y1L125 & (Y1_command_5_local[21] # !B1L63Q) # !Y1L125 & B1L63Q & J1L22Q;


--Y1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21] at LC9_8_D2
--operation mode is normal

Y1_command_3_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_3_local[21] = DFFE(Y1_command_3_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21] at LC3_15_D2
--operation mode is normal

Y1_command_1_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_1_local[21] = DFFE(Y1_command_1_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21] at LC6_3_D2
--operation mode is normal

Y1_command_0_local[21]_lut_out = LE1_MASTERHWDATA[21];
Y1_command_0_local[21] = DFFE(Y1_command_0_local[21]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L769 is slaveregister:slaveregister_inst|i~16697 at LC6_7_D2
--operation mode is normal

Y1L769 = Y1_command_0_local[21] & (Y1_command_1_local[21] # !B1L63Q) # !Y1_command_0_local[21] & Y1_command_1_local[21] & B1L63Q;


--Y1L869 is slaveregister:slaveregister_inst|i~16698 at LC7_7_D2
--operation mode is normal

Y1L869 = B1L83Q & B1L63Q & Y1_command_3_local[21] # !B1L83Q & Y1L769;


--Y1L915 is slaveregister:slaveregister_inst|i~6462 at LC3_6_D2
--operation mode is normal

Y1L915 = B1L93Q & (B1L73Q # Y1L225) # !B1L93Q & !B1L73Q & Y1L869;


--J1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0 at LC9_10_D2
--operation mode is normal

J1L07Q_lut_out = JB33_sload_path[21];
J1L07Q = DFFE(J1L07Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L969 is slaveregister:slaveregister_inst|i~16699 at LC1_7_D2
--operation mode is normal

Y1L969 = J1L07Q & (Y1_tx_dpr_wadr_local[21] # !B1L83Q) # !J1L07Q & Y1_tx_dpr_wadr_local[21] & B1L83Q;


--Y1L079 is slaveregister:slaveregister_inst|i~16700 at LC5_7_D2
--operation mode is normal

Y1L079 = B1L63Q & Y1_rx_dpr_radr_local[21] & B1L83Q # !B1L63Q & Y1L969;


--Y1L025 is slaveregister:slaveregister_inst|i~6463 at LC4_6_D2
--operation mode is normal

Y1L025 = Y1L915 & (Y1L079 # !B1L73Q) # !Y1L915 & B1L73Q & Y1L669;


--Y1_tx_dpr_wadr_local[22] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[22] at LC9_1_D2
--operation mode is normal

Y1_tx_dpr_wadr_local[22]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[22] # !Y1L244 & Y1_tx_dpr_wadr_local[22]);
Y1_tx_dpr_wadr_local[22] = DFFE(Y1_tx_dpr_wadr_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L963 is slaveregister:slaveregister_inst|i2053~231 at LC1_6_D2
--operation mode is normal

Y1L963 = Y1_tx_dpr_wadr_local[22] & !B1L73Q & Y1L541 & Y1L441;


--Y1_rx_dpr_radr_local[22] is slaveregister:slaveregister_inst|rx_dpr_radr_local[22] at LC5_1_D2
--operation mode is normal

Y1_rx_dpr_radr_local[22]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[22] # !Y1L544 & Y1_rx_dpr_radr_local[22]);
Y1_rx_dpr_radr_local[22] = DFFE(Y1_rx_dpr_radr_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L073 is slaveregister:slaveregister_inst|i2053~232 at LC5_5_D2
--operation mode is normal

Y1L073 = !Y1L654 & (Y1L963 # !Y1L954 & Y1_rx_dpr_radr_local[22]);


--Y1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22] at LC5_1_C2
--operation mode is normal

Y1_com_ctrl_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_com_ctrl_local[22] = DFFE(Y1_com_ctrl_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22] at LC3_2_C2
--operation mode is normal

Y1_command_2_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_2_local[22] = DFFE(Y1_command_2_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L179 is slaveregister:slaveregister_inst|i~16701 at LC10_2_C2
--operation mode is normal

Y1L179 = B1L83Q & Y1_com_ctrl_local[22] & !B1L63Q # !B1L83Q & Y1_command_2_local[22] & B1L63Q;


--J1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0 at LC6_5_D2
--operation mode is normal

J1L32Q_lut_out = JB33_sload_path[22];
J1L32Q = DFFE(J1L32Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22] at LC6_4_D2
--operation mode is normal

Y1_command_4_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_4_local[22] = DFFE(Y1_command_4_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L525 is slaveregister:slaveregister_inst|i~6468 at LC10_5_D2
--operation mode is normal

Y1L525 = B1L83Q & (Y1_command_4_local[22] # B1L63Q) # !B1L83Q & !B1L63Q & JB33_sload_path[22];


--Y1_command_5_local[22] is slaveregister:slaveregister_inst|command_5_local[22] at LC5_8_D2
--operation mode is normal

Y1_command_5_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_5_local[22] = DFFE(Y1_command_5_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L625 is slaveregister:slaveregister_inst|i~6469 at LC8_5_D2
--operation mode is normal

Y1L625 = Y1L525 & (Y1_command_5_local[22] # !B1L63Q) # !Y1L525 & J1L32Q & B1L63Q;


--Y1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22] at LC6_8_D2
--operation mode is normal

Y1_command_3_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_3_local[22] = DFFE(Y1_command_3_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22] at LC9_3_D2
--operation mode is normal

Y1_command_1_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_1_local[22] = DFFE(Y1_command_1_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22] at LC5_3_D2
--operation mode is normal

Y1_command_0_local[22]_lut_out = LE1_MASTERHWDATA[22];
Y1_command_0_local[22] = DFFE(Y1_command_0_local[22]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L279 is slaveregister:slaveregister_inst|i~16702 at LC7_6_D2
--operation mode is normal

Y1L279 = B1L63Q & Y1_command_1_local[22] # !B1L63Q & Y1_command_0_local[22];


--Y1L379 is slaveregister:slaveregister_inst|i~16703 at LC9_5_D2
--operation mode is normal

Y1L379 = B1L83Q & B1L63Q & Y1_command_3_local[22] # !B1L83Q & Y1L279;


--Y1L325 is slaveregister:slaveregister_inst|i~6466 at LC2_4_D2
--operation mode is normal

Y1L325 = B1L93Q & (B1L73Q # Y1L625) # !B1L93Q & !B1L73Q & Y1L379;


--J1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0 at LC8_7_D2
--operation mode is normal

J1L17Q_lut_out = JB33_sload_path[22];
J1L17Q = DFFE(J1L17Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L479 is slaveregister:slaveregister_inst|i~16704 at LC5_6_D2
--operation mode is normal

Y1L479 = B1L83Q & Y1_tx_dpr_wadr_local[22] # !B1L83Q & J1L17Q;


--Y1L579 is slaveregister:slaveregister_inst|i~16705 at LC7_5_D2
--operation mode is normal

Y1L579 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[22] # !B1L63Q & Y1L479;


--Y1L425 is slaveregister:slaveregister_inst|i~6467 at LC9_4_D2
--operation mode is normal

Y1L425 = Y1L325 & (Y1L579 # !B1L73Q) # !Y1L325 & B1L73Q & Y1L179;


--Y1_tx_dpr_wadr_local[23] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[23] at LC4_3_M2
--operation mode is normal

Y1_tx_dpr_wadr_local[23]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[23] # !Y1L244 & Y1_tx_dpr_wadr_local[23]);
Y1_tx_dpr_wadr_local[23] = DFFE(Y1_tx_dpr_wadr_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L763 is slaveregister:slaveregister_inst|i2052~231 at LC3_4_M2
--operation mode is normal

Y1L763 = Y1_tx_dpr_wadr_local[23] & !B1L73Q & Y1L541 & Y1L441;


--Y1_rx_dpr_radr_local[23] is slaveregister:slaveregister_inst|rx_dpr_radr_local[23] at LC8_2_A2
--operation mode is normal

Y1_rx_dpr_radr_local[23]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[23] # !Y1L544 & Y1_rx_dpr_radr_local[23]);
Y1_rx_dpr_radr_local[23] = DFFE(Y1_rx_dpr_radr_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L863 is slaveregister:slaveregister_inst|i2052~232 at LC3_15_A2
--operation mode is normal

Y1L863 = !Y1L654 & (Y1L763 # !Y1L954 & Y1_rx_dpr_radr_local[23]);


--Y1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23] at LC6_1_A2
--operation mode is normal

Y1_com_ctrl_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_com_ctrl_local[23] = DFFE(Y1_com_ctrl_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23] at LC6_3_C2
--operation mode is normal

Y1_command_2_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_2_local[23] = DFFE(Y1_command_2_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L679 is slaveregister:slaveregister_inst|i~16706 at LC10_15_A2
--operation mode is normal

Y1L679 = B1L83Q & Y1_com_ctrl_local[23] & !B1L63Q # !B1L83Q & Y1_command_2_local[23] & B1L63Q;


--J1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0 at LC8_15_A2
--operation mode is normal

J1L42Q_lut_out = JB33_sload_path[23];
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23] at LC7_14_A2
--operation mode is normal

Y1_command_4_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_4_local[23] = DFFE(Y1_command_4_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L925 is slaveregister:slaveregister_inst|i~6472 at LC5_15_A2
--operation mode is normal

Y1L925 = B1L83Q & (Y1_command_4_local[23] # B1L63Q) # !B1L83Q & JB33_sload_path[23] & !B1L63Q;


--Y1_command_5_local[23] is slaveregister:slaveregister_inst|command_5_local[23] at LC5_14_A2
--operation mode is normal

Y1_command_5_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_5_local[23] = DFFE(Y1_command_5_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L035 is slaveregister:slaveregister_inst|i~6473 at LC7_15_A2
--operation mode is normal

Y1L035 = Y1L925 & (Y1_command_5_local[23] # !B1L63Q) # !Y1L925 & J1L42Q & B1L63Q;


--Y1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23] at LC8_6_A2
--operation mode is normal

Y1_command_3_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_3_local[23] = DFFE(Y1_command_3_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23] at LC6_16_A2
--operation mode is normal

Y1_command_1_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_1_local[23] = DFFE(Y1_command_1_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23] at LC2_1_A2
--operation mode is normal

Y1_command_0_local[23]_lut_out = LE1_MASTERHWDATA[23];
Y1_command_0_local[23] = DFFE(Y1_command_0_local[23]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L779 is slaveregister:slaveregister_inst|i~16707 at LC1_16_A2
--operation mode is normal

Y1L779 = Y1_command_0_local[23] & (Y1_command_1_local[23] # !B1L63Q) # !Y1_command_0_local[23] & B1L63Q & Y1_command_1_local[23];


--Y1L879 is slaveregister:slaveregister_inst|i~16708 at LC6_15_A2
--operation mode is normal

Y1L879 = B1L83Q & B1L63Q & Y1_command_3_local[23] # !B1L83Q & Y1L779;


--Y1L725 is slaveregister:slaveregister_inst|i~6470 at LC9_15_A2
--operation mode is normal

Y1L725 = B1L93Q & (B1L73Q # Y1L035) # !B1L93Q & !B1L73Q & Y1L879;


--J1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0 at LC3_14_D2
--operation mode is normal

J1L27Q_lut_out = JB33_sload_path[23];
J1L27Q = DFFE(J1L27Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L979 is slaveregister:slaveregister_inst|i~16709 at LC10_14_D2
--operation mode is normal

Y1L979 = Y1_tx_dpr_wadr_local[23] & (B1L83Q # J1L27Q) # !Y1_tx_dpr_wadr_local[23] & !B1L83Q & J1L27Q;


--Y1L089 is slaveregister:slaveregister_inst|i~16710 at LC2_16_A2
--operation mode is normal

Y1L089 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[23] # !B1L63Q & Y1L979;


--Y1L825 is slaveregister:slaveregister_inst|i~6471 at LC4_15_A2
--operation mode is normal

Y1L825 = Y1L725 & (Y1L089 # !B1L73Q) # !Y1L725 & B1L73Q & Y1L679;


--Y1L463 is slaveregister:slaveregister_inst|i2051~339 at LC5_8_E2
--operation mode is normal

Y1L463 = B1L73Q & B1L53Q & FL_ATTN & Y1L541;


--Y1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24] at LC2_1_C2
--operation mode is normal

Y1_command_2_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_2_local[24] = DFFE(Y1_command_2_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24] at LC1_4_L3
--operation mode is normal

Y1_com_ctrl_local[24]_lut_out = !LE1_MASTERHWDATA[24];
Y1_com_ctrl_local[24] = DFFE(Y1_com_ctrl_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L189 is slaveregister:slaveregister_inst|i~16711 at LC9_1_L3
--operation mode is normal

Y1L189 = B1L63Q & Y1_command_2_local[24] & !B1L83Q # !B1L63Q & !Y1_com_ctrl_local[24] & B1L83Q;


--J1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0 at LC1_9_A2
--operation mode is normal

J1L52Q_lut_out = JB33_sload_path[24];
J1L52Q = DFFE(J1L52Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24] at LC3_14_A2
--operation mode is normal

Y1_command_4_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_4_local[24] = DFFE(Y1_command_4_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L335 is slaveregister:slaveregister_inst|i~6476 at LC5_9_A2
--operation mode is normal

Y1L335 = B1L83Q & (B1L63Q # Y1_command_4_local[24]) # !B1L83Q & JB33_sload_path[24] & !B1L63Q;


--Y1_command_5_local[24] is slaveregister:slaveregister_inst|command_5_local[24] at LC6_14_A2
--operation mode is normal

Y1_command_5_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_5_local[24] = DFFE(Y1_command_5_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L435 is slaveregister:slaveregister_inst|i~6477 at LC9_9_A2
--operation mode is normal

Y1L435 = Y1L335 & (Y1_command_5_local[24] # !B1L63Q) # !Y1L335 & J1L52Q & B1L63Q;


--Y1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24] at LC8_10_A2
--operation mode is normal

Y1_command_3_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_3_local[24] = DFFE(Y1_command_3_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24] at LC7_10_A2
--operation mode is normal

Y1_command_1_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_1_local[24] = DFFE(Y1_command_1_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24] at LC10_2_L3
--operation mode is normal

Y1_command_0_local[24]_lut_out = LE1_MASTERHWDATA[24];
Y1_command_0_local[24] = DFFE(Y1_command_0_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L289 is slaveregister:slaveregister_inst|i~16712 at LC4_9_A2
--operation mode is normal

Y1L289 = Y1_command_1_local[24] & (B1L63Q # Y1_command_0_local[24]) # !Y1_command_1_local[24] & !B1L63Q & Y1_command_0_local[24];


--Y1L389 is slaveregister:slaveregister_inst|i~16713 at LC8_9_A2
--operation mode is normal

Y1L389 = B1L83Q & Y1_command_3_local[24] & B1L63Q # !B1L83Q & Y1L289;


--Y1L135 is slaveregister:slaveregister_inst|i~6474 at LC6_9_A2
--operation mode is normal

Y1L135 = B1L93Q & (B1L73Q # Y1L435) # !B1L93Q & !B1L73Q & Y1L389;


--Y1_rx_dpr_radr_local[24] is slaveregister:slaveregister_inst|rx_dpr_radr_local[24] at LC10_5_A3
--operation mode is normal

Y1_rx_dpr_radr_local[24]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[24] # !Y1L544 & Y1_rx_dpr_radr_local[24]);
Y1_rx_dpr_radr_local[24] = DFFE(Y1_rx_dpr_radr_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[24] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[24] at LC6_12_A3
--operation mode is normal

Y1_tx_dpr_wadr_local[24]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[24] # !Y1L244 & Y1_tx_dpr_wadr_local[24]);
Y1_tx_dpr_wadr_local[24] = DFFE(Y1_tx_dpr_wadr_local[24]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--J1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0 at LC3_12_A3
--operation mode is normal

J1L37Q_lut_out = JB33_sload_path[24];
J1L37Q = DFFE(J1L37Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L489 is slaveregister:slaveregister_inst|i~16714 at LC5_12_A3
--operation mode is normal

Y1L489 = Y1_tx_dpr_wadr_local[24] & (B1L83Q # J1L37Q) # !Y1_tx_dpr_wadr_local[24] & !B1L83Q & J1L37Q;


--Y1L589 is slaveregister:slaveregister_inst|i~16715 at LC7_9_A2
--operation mode is normal

Y1L589 = B1L63Q & Y1_rx_dpr_radr_local[24] & B1L83Q # !B1L63Q & Y1L489;


--Y1L235 is slaveregister:slaveregister_inst|i~6475 at LC2_9_A2
--operation mode is normal

Y1L235 = Y1L135 & (Y1L589 # !B1L73Q) # !Y1L135 & Y1L189 & B1L73Q;


--Y1L563 is slaveregister:slaveregister_inst|i2051~340 at LC3_9_A2
--operation mode is normal

Y1L563 = Y1L583 & (Y1L463 # !B1L53Q & Y1L235);


--Y1L663 is slaveregister:slaveregister_inst|i2051~341 at LC4_5_A3
--operation mode is normal

Y1L663 = Y1_rx_dpr_radr_local[24] & (Y1_tx_dpr_wadr_local[24] & !Y1L854 # !Y1L954) # !Y1_rx_dpr_radr_local[24] & Y1_tx_dpr_wadr_local[24] & !Y1L854;


--Y1_tx_dpr_wadr_local[25] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[25] at LC9_3_A2
--operation mode is normal

Y1_tx_dpr_wadr_local[25]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[25] # !Y1L244 & Y1_tx_dpr_wadr_local[25]);
Y1_tx_dpr_wadr_local[25] = DFFE(Y1_tx_dpr_wadr_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L263 is slaveregister:slaveregister_inst|i2050~231 at LC8_3_A2
--operation mode is normal

Y1L263 = !B1L73Q & Y1L441 & Y1_tx_dpr_wadr_local[25] & Y1L541;


--Y1_rx_dpr_radr_local[25] is slaveregister:slaveregister_inst|rx_dpr_radr_local[25] at LC2_2_A2
--operation mode is normal

Y1_rx_dpr_radr_local[25]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[25] # !Y1L544 & Y1_rx_dpr_radr_local[25]);
Y1_rx_dpr_radr_local[25] = DFFE(Y1_rx_dpr_radr_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L363 is slaveregister:slaveregister_inst|i2050~232 at LC9_2_A2
--operation mode is normal

Y1L363 = !Y1L654 & (Y1L263 # Y1_rx_dpr_radr_local[25] & !Y1L954);


--Y1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25] at LC10_2_A2
--operation mode is normal

Y1_com_ctrl_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_com_ctrl_local[25] = DFFE(Y1_com_ctrl_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25] at LC3_15_C2
--operation mode is normal

Y1_command_2_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_2_local[25] = DFFE(Y1_command_2_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L689 is slaveregister:slaveregister_inst|i~16716 at LC9_10_A2
--operation mode is normal

Y1L689 = B1L63Q & Y1_command_2_local[25] & !B1L83Q # !B1L63Q & Y1_com_ctrl_local[25] & B1L83Q;


--J1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0 at LC3_11_A2
--operation mode is normal

J1L62Q_lut_out = JB33_sload_path[25];
J1L62Q = DFFE(J1L62Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25] at LC10_14_A2
--operation mode is normal

Y1_command_4_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_4_local[25] = DFFE(Y1_command_4_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L735 is slaveregister:slaveregister_inst|i~6480 at LC9_11_A2
--operation mode is normal

Y1L735 = B1L83Q & (Y1_command_4_local[25] # B1L63Q) # !B1L83Q & JB33_sload_path[25] & !B1L63Q;


--Y1_command_5_local[25] is slaveregister:slaveregister_inst|command_5_local[25] at LC9_14_A2
--operation mode is normal

Y1_command_5_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_5_local[25] = DFFE(Y1_command_5_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L835 is slaveregister:slaveregister_inst|i~6481 at LC5_11_A2
--operation mode is normal

Y1L835 = Y1L735 & (Y1_command_5_local[25] # !B1L63Q) # !Y1L735 & J1L62Q & B1L63Q;


--Y1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25] at LC10_10_A2
--operation mode is normal

Y1_command_3_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_3_local[25] = DFFE(Y1_command_3_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25] at LC6_10_A2
--operation mode is normal

Y1_command_1_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_1_local[25] = DFFE(Y1_command_1_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25] at LC2_7_A2
--operation mode is normal

Y1_command_0_local[25]_lut_out = LE1_MASTERHWDATA[25];
Y1_command_0_local[25] = DFFE(Y1_command_0_local[25]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L789 is slaveregister:slaveregister_inst|i~16717 at LC1_11_A2
--operation mode is normal

Y1L789 = Y1_command_0_local[25] & (Y1_command_1_local[25] # !B1L63Q) # !Y1_command_0_local[25] & Y1_command_1_local[25] & B1L63Q;


--Y1L889 is slaveregister:slaveregister_inst|i~16718 at LC7_11_A2
--operation mode is normal

Y1L889 = B1L83Q & Y1_command_3_local[25] & B1L63Q # !B1L83Q & Y1L789;


--Y1L535 is slaveregister:slaveregister_inst|i~6478 at LC4_11_A2
--operation mode is normal

Y1L535 = B1L93Q & (B1L73Q # Y1L835) # !B1L93Q & Y1L889 & !B1L73Q;


--J1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0 at LC8_11_A2
--operation mode is normal

J1L47Q_lut_out = JB33_sload_path[25];
J1L47Q = DFFE(J1L47Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L989 is slaveregister:slaveregister_inst|i~16719 at LC4_10_A2
--operation mode is normal

Y1L989 = J1L47Q & (Y1_tx_dpr_wadr_local[25] # !B1L83Q) # !J1L47Q & Y1_tx_dpr_wadr_local[25] & B1L83Q;


--Y1L099 is slaveregister:slaveregister_inst|i~16720 at LC2_11_A2
--operation mode is normal

Y1L099 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[25] # !B1L63Q & Y1L989;


--Y1L635 is slaveregister:slaveregister_inst|i~6479 at LC6_11_A2
--operation mode is normal

Y1L635 = Y1L535 & (Y1L099 # !B1L73Q) # !Y1L535 & B1L73Q & Y1L689;


--Y1_tx_dpr_wadr_local[26] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[26] at LC10_13_A3
--operation mode is normal

Y1_tx_dpr_wadr_local[26]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[26] # !Y1L244 & Y1_tx_dpr_wadr_local[26]);
Y1_tx_dpr_wadr_local[26] = DFFE(Y1_tx_dpr_wadr_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L063 is slaveregister:slaveregister_inst|i2049~231 at LC3_6_A2
--operation mode is normal

Y1L063 = Y1L441 & Y1_tx_dpr_wadr_local[26] & !B1L73Q & Y1L541;


--Y1_rx_dpr_radr_local[26] is slaveregister:slaveregister_inst|rx_dpr_radr_local[26] at LC8_5_A2
--operation mode is normal

Y1_rx_dpr_radr_local[26]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[26] # !Y1L544 & Y1_rx_dpr_radr_local[26]);
Y1_rx_dpr_radr_local[26] = DFFE(Y1_rx_dpr_radr_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L163 is slaveregister:slaveregister_inst|i2049~232 at LC9_6_A2
--operation mode is normal

Y1L163 = !Y1L654 & (Y1L063 # Y1_rx_dpr_radr_local[26] & !Y1L954);


--Y1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26] at LC4_1_C2
--operation mode is normal

Y1_com_ctrl_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_com_ctrl_local[26] = DFFE(Y1_com_ctrl_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L199 is slaveregister:slaveregister_inst|i~16721 at LC7_3_C2
--operation mode is normal

Y1L199 = B1L83Q & Y1_com_ctrl_local[26] & !B1L63Q # !B1L83Q & Y1_command_2_local[26] & B1L63Q;


--J1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0 at LC3_13_A2
--operation mode is normal

J1L72Q_lut_out = JB33_sload_path[26];
J1L72Q = DFFE(J1L72Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26] at LC8_14_A2
--operation mode is normal

Y1_command_4_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_4_local[26] = DFFE(Y1_command_4_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L145 is slaveregister:slaveregister_inst|i~6484 at LC2_13_A2
--operation mode is normal

Y1L145 = B1L83Q & (Y1_command_4_local[26] # B1L63Q) # !B1L83Q & JB33_sload_path[26] & !B1L63Q;


--Y1_command_5_local[26] is slaveregister:slaveregister_inst|command_5_local[26] at LC4_14_A2
--operation mode is normal

Y1_command_5_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_5_local[26] = DFFE(Y1_command_5_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L245 is slaveregister:slaveregister_inst|i~6485 at LC8_13_A2
--operation mode is normal

Y1L245 = Y1L145 & (Y1_command_5_local[26] # !B1L63Q) # !Y1L145 & B1L63Q & J1L72Q;


--Y1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26] at LC9_14_I2
--operation mode is normal

Y1_command_3_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_3_local[26] = DFFE(Y1_command_3_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26] at LC3_14_I2
--operation mode is normal

Y1_command_1_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_1_local[26] = DFFE(Y1_command_1_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26] at LC5_3_H2
--operation mode is normal

Y1_command_0_local[26]_lut_out = LE1_MASTERHWDATA[26];
Y1_command_0_local[26] = DFFE(Y1_command_0_local[26]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L299 is slaveregister:slaveregister_inst|i~16722 at LC4_13_I2
--operation mode is normal

Y1L299 = Y1_command_0_local[26] & (Y1_command_1_local[26] # !B1L63Q) # !Y1_command_0_local[26] & B1L63Q & Y1_command_1_local[26];


--Y1L399 is slaveregister:slaveregister_inst|i~16723 at LC8_13_I2
--operation mode is normal

Y1L399 = B1L83Q & Y1_command_3_local[26] & B1L63Q # !B1L83Q & Y1L299;


--Y1L935 is slaveregister:slaveregister_inst|i~6482 at LC10_12_A2
--operation mode is normal

Y1L935 = B1L93Q & (B1L73Q # Y1L245) # !B1L93Q & !B1L73Q & Y1L399;


--J1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0 at LC5_4_A2
--operation mode is normal

J1L57Q_lut_out = JB33_sload_path[26];
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L499 is slaveregister:slaveregister_inst|i~16724 at LC3_7_A2
--operation mode is normal

Y1L499 = J1L57Q & (Y1_tx_dpr_wadr_local[26] # !B1L83Q) # !J1L57Q & Y1_tx_dpr_wadr_local[26] & B1L83Q;


--Y1L599 is slaveregister:slaveregister_inst|i~16725 at LC1_7_A2
--operation mode is normal

Y1L599 = B1L63Q & Y1_rx_dpr_radr_local[26] & B1L83Q # !B1L63Q & Y1L499;


--Y1L045 is slaveregister:slaveregister_inst|i~6483 at LC5_7_A2
--operation mode is normal

Y1L045 = Y1L935 & (Y1L599 # !B1L73Q) # !Y1L935 & Y1L199 & B1L73Q;


--Y1_tx_dpr_wadr_local[27] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[27] at LC9_2_M2
--operation mode is normal

Y1_tx_dpr_wadr_local[27]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[27] # !Y1L244 & Y1_tx_dpr_wadr_local[27]);
Y1_tx_dpr_wadr_local[27] = DFFE(Y1_tx_dpr_wadr_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L853 is slaveregister:slaveregister_inst|i2048~231 at LC8_1_M2
--operation mode is normal

Y1L853 = Y1L441 & Y1_tx_dpr_wadr_local[27] & !B1L73Q & Y1L541;


--Y1_rx_dpr_radr_local[27] is slaveregister:slaveregister_inst|rx_dpr_radr_local[27] at LC7_2_A2
--operation mode is normal

Y1_rx_dpr_radr_local[27]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[27] # !Y1L544 & Y1_rx_dpr_radr_local[27]);
Y1_rx_dpr_radr_local[27] = DFFE(Y1_rx_dpr_radr_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L953 is slaveregister:slaveregister_inst|i2048~232 at LC6_13_A2
--operation mode is normal

Y1L953 = !Y1L654 & (Y1L853 # !Y1L954 & Y1_rx_dpr_radr_local[27]);


--Y1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27] at LC9_2_C2
--operation mode is normal

Y1_com_ctrl_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_com_ctrl_local[27] = DFFE(Y1_com_ctrl_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27] at LC1_3_C2
--operation mode is normal

Y1_command_2_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_2_local[27] = DFFE(Y1_command_2_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L699 is slaveregister:slaveregister_inst|i~16726 at LC2_3_C2
--operation mode is normal

Y1L699 = B1L83Q & Y1_com_ctrl_local[27] & !B1L63Q # !B1L83Q & Y1_command_2_local[27] & B1L63Q;


--J1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0 at LC10_13_A2
--operation mode is normal

J1L82Q_lut_out = JB33_sload_path[27];
J1L82Q = DFFE(J1L82Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27] at LC3_12_A2
--operation mode is normal

Y1_command_4_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_4_local[27] = DFFE(Y1_command_4_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L545 is slaveregister:slaveregister_inst|i~6488 at LC6_12_A2
--operation mode is normal

Y1L545 = B1L83Q & (Y1_command_4_local[27] # B1L63Q) # !B1L83Q & JB33_sload_path[27] & !B1L63Q;


--Y1_command_5_local[27] is slaveregister:slaveregister_inst|command_5_local[27] at LC3_14_C2
--operation mode is normal

Y1_command_5_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_5_local[27] = DFFE(Y1_command_5_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L645 is slaveregister:slaveregister_inst|i~6489 at LC1_12_A2
--operation mode is normal

Y1L645 = Y1L545 & (Y1_command_5_local[27] # !B1L63Q) # !Y1L545 & J1L82Q & B1L63Q;


--Y1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27] at LC3_10_A2
--operation mode is normal

Y1_command_3_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_3_local[27] = DFFE(Y1_command_3_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27] at LC5_13_A2
--operation mode is normal

Y1_command_1_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_1_local[27] = DFFE(Y1_command_1_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27] at LC7_1_A2
--operation mode is normal

Y1_command_0_local[27]_lut_out = LE1_MASTERHWDATA[27];
Y1_command_0_local[27] = DFFE(Y1_command_0_local[27]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L799 is slaveregister:slaveregister_inst|i~16727 at LC4_12_A2
--operation mode is normal

Y1L799 = Y1_command_1_local[27] & (Y1_command_0_local[27] # B1L63Q) # !Y1_command_1_local[27] & Y1_command_0_local[27] & !B1L63Q;


--Y1L899 is slaveregister:slaveregister_inst|i~16728 at LC2_12_A2
--operation mode is normal

Y1L899 = B1L83Q & Y1_command_3_local[27] & B1L63Q # !B1L83Q & Y1L799;


--Y1L345 is slaveregister:slaveregister_inst|i~6486 at LC8_12_A2
--operation mode is normal

Y1L345 = B1L93Q & (B1L73Q # Y1L645) # !B1L93Q & !B1L73Q & Y1L899;


--J1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0 at LC10_3_M2
--operation mode is normal

J1L67Q_lut_out = JB33_sload_path[27];
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L999 is slaveregister:slaveregister_inst|i~16729 at LC7_3_M2
--operation mode is normal

Y1L999 = J1L67Q & (Y1_tx_dpr_wadr_local[27] # !B1L83Q) # !J1L67Q & Y1_tx_dpr_wadr_local[27] & B1L83Q;


--Y1L0001 is slaveregister:slaveregister_inst|i~16730 at LC7_13_A2
--operation mode is normal

Y1L0001 = B1L63Q & Y1_rx_dpr_radr_local[27] & B1L83Q # !B1L63Q & Y1L999;


--Y1L445 is slaveregister:slaveregister_inst|i~6487 at LC9_12_A2
--operation mode is normal

Y1L445 = Y1L345 & (Y1L0001 # !B1L73Q) # !Y1L345 & B1L73Q & Y1L699;


--Y1L553 is slaveregister:slaveregister_inst|i2047~338 at LC5_1_A2
--operation mode is normal

Y1L553 = B1L73Q & FL_TDO & B1L53Q & Y1L541;


--Y1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28] at LC3_2_B2
--operation mode is normal

Y1_com_ctrl_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_com_ctrl_local[28] = DFFE(Y1_com_ctrl_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L1001 is slaveregister:slaveregister_inst|i~16731 at LC10_2_B2
--operation mode is normal

Y1L1001 = B1L63Q & Y1_command_2_local[28] & !B1L83Q # !B1L63Q & B1L83Q & Y1_com_ctrl_local[28];


--J1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0 at LC8_8_A2
--operation mode is normal

J1L92Q_lut_out = JB33_sload_path[28];
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28] at LC3_16_A2
--operation mode is normal

Y1_command_4_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_4_local[28] = DFFE(Y1_command_4_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L945 is slaveregister:slaveregister_inst|i~6492 at LC10_8_A2
--operation mode is normal

Y1L945 = B1L83Q & (Y1_command_4_local[28] # B1L63Q) # !B1L83Q & !B1L63Q & JB33_sload_path[28];


--Y1_command_5_local[28] is slaveregister:slaveregister_inst|command_5_local[28] at LC2_5_C2
--operation mode is normal

Y1_command_5_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_5_local[28] = DFFE(Y1_command_5_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L055 is slaveregister:slaveregister_inst|i~6493 at LC2_8_A2
--operation mode is normal

Y1L055 = Y1L945 & (Y1_command_5_local[28] # !B1L63Q) # !Y1L945 & B1L63Q & J1L92Q;


--Y1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28] at LC2_10_A2
--operation mode is normal

Y1_command_3_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_3_local[28] = DFFE(Y1_command_3_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28] at LC5_10_A2
--operation mode is normal

Y1_command_1_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_1_local[28] = DFFE(Y1_command_1_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28] at LC4_7_A2
--operation mode is normal

Y1_command_0_local[28]_lut_out = LE1_MASTERHWDATA[28];
Y1_command_0_local[28] = DFFE(Y1_command_0_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L2001 is slaveregister:slaveregister_inst|i~16732 at LC5_8_A2
--operation mode is normal

Y1L2001 = Y1_command_1_local[28] & (Y1_command_0_local[28] # B1L63Q) # !Y1_command_1_local[28] & Y1_command_0_local[28] & !B1L63Q;


--Y1L3001 is slaveregister:slaveregister_inst|i~16733 at LC6_8_A2
--operation mode is normal

Y1L3001 = B1L83Q & B1L63Q & Y1_command_3_local[28] # !B1L83Q & Y1L2001;


--Y1L745 is slaveregister:slaveregister_inst|i~6490 at LC9_8_A2
--operation mode is normal

Y1L745 = B1L93Q & (B1L73Q # Y1L055) # !B1L93Q & !B1L73Q & Y1L3001;


--Y1_rx_dpr_radr_local[28] is slaveregister:slaveregister_inst|rx_dpr_radr_local[28] at LC4_5_A2
--operation mode is normal

Y1_rx_dpr_radr_local[28]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[28] # !Y1L544 & Y1_rx_dpr_radr_local[28]);
Y1_rx_dpr_radr_local[28] = DFFE(Y1_rx_dpr_radr_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[28] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[28] at LC6_3_A2
--operation mode is normal

Y1_tx_dpr_wadr_local[28]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[28] # !Y1L244 & Y1_tx_dpr_wadr_local[28]);
Y1_tx_dpr_wadr_local[28] = DFFE(Y1_tx_dpr_wadr_local[28]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--J1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0 at LC9_5_A2
--operation mode is normal

J1L77Q_lut_out = JB33_sload_path[28];
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L4001 is slaveregister:slaveregister_inst|i~16734 at LC6_6_A2
--operation mode is normal

Y1L4001 = Y1_tx_dpr_wadr_local[28] & (J1L77Q # B1L83Q) # !Y1_tx_dpr_wadr_local[28] & J1L77Q & !B1L83Q;


--Y1L5001 is slaveregister:slaveregister_inst|i~16735 at LC9_7_A2
--operation mode is normal

Y1L5001 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[28] # !B1L63Q & Y1L4001;


--Y1L845 is slaveregister:slaveregister_inst|i~6491 at LC3_8_A2
--operation mode is normal

Y1L845 = Y1L745 & (Y1L5001 # !B1L73Q) # !Y1L745 & Y1L1001 & B1L73Q;


--Y1L653 is slaveregister:slaveregister_inst|i2047~339 at LC4_8_A2
--operation mode is normal

Y1L653 = Y1L583 & (Y1L553 # !B1L53Q & Y1L845);


--Y1L753 is slaveregister:slaveregister_inst|i2047~340 at LC7_7_A2
--operation mode is normal

Y1L753 = Y1L954 & Y1_tx_dpr_wadr_local[28] & !Y1L854 # !Y1L954 & (Y1_rx_dpr_radr_local[28] # Y1_tx_dpr_wadr_local[28] & !Y1L854);


--Y1_tx_dpr_wadr_local[29] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[29] at LC6_2_M2
--operation mode is normal

Y1_tx_dpr_wadr_local[29]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[29] # !Y1L244 & Y1_tx_dpr_wadr_local[29]);
Y1_tx_dpr_wadr_local[29] = DFFE(Y1_tx_dpr_wadr_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L353 is slaveregister:slaveregister_inst|i2046~231 at LC9_4_M2
--operation mode is normal

Y1L353 = Y1_tx_dpr_wadr_local[29] & !B1L73Q & Y1L541 & Y1L441;


--Y1_rx_dpr_radr_local[29] is slaveregister:slaveregister_inst|rx_dpr_radr_local[29] at LC7_2_M2
--operation mode is normal

Y1_rx_dpr_radr_local[29]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[29] # !Y1L544 & Y1_rx_dpr_radr_local[29]);
Y1_rx_dpr_radr_local[29] = DFFE(Y1_rx_dpr_radr_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L453 is slaveregister:slaveregister_inst|i2046~232 at LC6_3_M2
--operation mode is normal

Y1L453 = !Y1L654 & (Y1L353 # !Y1L954 & Y1_rx_dpr_radr_local[29]);


--Y1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29] at LC10_2_L2
--operation mode is normal

Y1_com_ctrl_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_com_ctrl_local[29] = DFFE(Y1_com_ctrl_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L6001 is slaveregister:slaveregister_inst|i~16736 at LC1_2_L2
--operation mode is normal

Y1L6001 = B1L63Q & Y1_command_2_local[29] & !B1L83Q # !B1L63Q & Y1_com_ctrl_local[29] & B1L83Q;


--J1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0 at LC6_5_M2
--operation mode is normal

J1L03Q_lut_out = JB33_sload_path[29];
J1L03Q = DFFE(J1L03Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29] at LC3_6_M2
--operation mode is normal

Y1_command_4_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_4_local[29] = DFFE(Y1_command_4_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L355 is slaveregister:slaveregister_inst|i~6496 at LC9_5_M2
--operation mode is normal

Y1L355 = B1L83Q & (B1L63Q # Y1_command_4_local[29]) # !B1L83Q & !B1L63Q & JB33_sload_path[29];


--Y1_command_5_local[29] is slaveregister:slaveregister_inst|command_5_local[29] at LC5_14_C2
--operation mode is normal

Y1_command_5_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_5_local[29] = DFFE(Y1_command_5_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L455 is slaveregister:slaveregister_inst|i~6497 at LC5_4_M2
--operation mode is normal

Y1L455 = Y1L355 & (Y1_command_5_local[29] # !B1L63Q) # !Y1L355 & B1L63Q & J1L03Q;


--Y1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29] at LC1_2_M2
--operation mode is normal

Y1_command_3_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_3_local[29] = DFFE(Y1_command_3_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29] at LC2_4_M2
--operation mode is normal

Y1_command_1_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_1_local[29] = DFFE(Y1_command_1_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29] at LC7_4_M2
--operation mode is normal

Y1_command_0_local[29]_lut_out = LE1_MASTERHWDATA[29];
Y1_command_0_local[29] = DFFE(Y1_command_0_local[29]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L7001 is slaveregister:slaveregister_inst|i~16737 at LC1_4_M2
--operation mode is normal

Y1L7001 = Y1_command_1_local[29] & (Y1_command_0_local[29] # B1L63Q) # !Y1_command_1_local[29] & Y1_command_0_local[29] & !B1L63Q;


--Y1L8001 is slaveregister:slaveregister_inst|i~16738 at LC8_4_M2
--operation mode is normal

Y1L8001 = B1L83Q & Y1_command_3_local[29] & B1L63Q # !B1L83Q & Y1L7001;


--Y1L155 is slaveregister:slaveregister_inst|i~6494 at LC5_3_M2
--operation mode is normal

Y1L155 = B1L93Q & (B1L73Q # Y1L455) # !B1L93Q & !B1L73Q & Y1L8001;


--J1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0 at LC1_3_M2
--operation mode is normal

J1L87Q_lut_out = JB33_sload_path[29];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L9001 is slaveregister:slaveregister_inst|i~16739 at LC10_4_M2
--operation mode is normal

Y1L9001 = Y1_tx_dpr_wadr_local[29] & (J1L87Q # B1L83Q) # !Y1_tx_dpr_wadr_local[29] & J1L87Q & !B1L83Q;


--Y1L0101 is slaveregister:slaveregister_inst|i~16740 at LC6_4_M2
--operation mode is normal

Y1L0101 = B1L63Q & Y1_rx_dpr_radr_local[29] & B1L83Q # !B1L63Q & Y1L9001;


--Y1L255 is slaveregister:slaveregister_inst|i~6495 at LC3_3_M2
--operation mode is normal

Y1L255 = Y1L155 & (Y1L0101 # !B1L73Q) # !Y1L155 & Y1L6001 & B1L73Q;


--Y1_tx_dpr_wadr_local[30] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[30] at LC9_1_L2
--operation mode is normal

Y1_tx_dpr_wadr_local[30]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[30] # !Y1L244 & Y1_tx_dpr_wadr_local[30]);
Y1_tx_dpr_wadr_local[30] = DFFE(Y1_tx_dpr_wadr_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L153 is slaveregister:slaveregister_inst|i2045~231 at LC1_1_L2
--operation mode is normal

Y1L153 = !B1L73Q & Y1_tx_dpr_wadr_local[30] & Y1L541 & Y1L441;


--Y1_rx_dpr_radr_local[30] is slaveregister:slaveregister_inst|rx_dpr_radr_local[30] at LC10_1_L2
--operation mode is normal

Y1_rx_dpr_radr_local[30]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[30] # !Y1L544 & Y1_rx_dpr_radr_local[30]);
Y1_rx_dpr_radr_local[30] = DFFE(Y1_rx_dpr_radr_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L253 is slaveregister:slaveregister_inst|i2045~232 at LC3_1_L2
--operation mode is normal

Y1L253 = !Y1L654 & (Y1L153 # Y1_rx_dpr_radr_local[30] & !Y1L954);


--Y1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30] at LC8_2_L2
--operation mode is normal

Y1_com_ctrl_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_com_ctrl_local[30] = DFFE(Y1_com_ctrl_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L1101 is slaveregister:slaveregister_inst|i~16741 at LC3_7_L2
--operation mode is normal

Y1L1101 = B1L83Q & Y1_com_ctrl_local[30] & !B1L63Q # !B1L83Q & Y1_command_2_local[30] & B1L63Q;


--J1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0 at LC7_7_L2
--operation mode is normal

J1L13Q_lut_out = JB33_sload_path[30];
J1L13Q = DFFE(J1L13Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30] at LC2_8_L2
--operation mode is normal

Y1_command_4_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_4_local[30] = DFFE(Y1_command_4_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L755 is slaveregister:slaveregister_inst|i~6500 at LC4_7_L2
--operation mode is normal

Y1L755 = B1L83Q & (Y1_command_4_local[30] # B1L63Q) # !B1L83Q & JB33_sload_path[30] & !B1L63Q;


--Y1_command_5_local[30] is slaveregister:slaveregister_inst|command_5_local[30] at LC2_7_L2
--operation mode is normal

Y1_command_5_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_5_local[30] = DFFE(Y1_command_5_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L855 is slaveregister:slaveregister_inst|i~6501 at LC5_7_L2
--operation mode is normal

Y1L855 = Y1L755 & (Y1_command_5_local[30] # !B1L63Q) # !Y1L755 & B1L63Q & J1L13Q;


--Y1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30] at LC3_8_L2
--operation mode is normal

Y1_command_3_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_3_local[30] = DFFE(Y1_command_3_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30] at LC4_9_L2
--operation mode is normal

Y1_command_1_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_1_local[30] = DFFE(Y1_command_1_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30] at LC6_4_L3
--operation mode is normal

Y1_command_0_local[30]_lut_out = LE1_MASTERHWDATA[30];
Y1_command_0_local[30] = DFFE(Y1_command_0_local[30]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L2101 is slaveregister:slaveregister_inst|i~16742 at LC6_8_L2
--operation mode is normal

Y1L2101 = Y1_command_0_local[30] & (Y1_command_1_local[30] # !B1L63Q) # !Y1_command_0_local[30] & B1L63Q & Y1_command_1_local[30];


--Y1L3101 is slaveregister:slaveregister_inst|i~16743 at LC9_8_L2
--operation mode is normal

Y1L3101 = B1L83Q & B1L63Q & Y1_command_3_local[30] # !B1L83Q & Y1L2101;


--Y1L555 is slaveregister:slaveregister_inst|i~6498 at LC6_7_L2
--operation mode is normal

Y1L555 = B1L93Q & (B1L73Q # Y1L855) # !B1L93Q & !B1L73Q & Y1L3101;


--J1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0 at LC9_6_L2
--operation mode is normal

J1L97Q_lut_out = JB33_sload_path[30];
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L4101 is slaveregister:slaveregister_inst|i~16744 at LC8_7_L2
--operation mode is normal

Y1L4101 = Y1_tx_dpr_wadr_local[30] & (J1L97Q # B1L83Q) # !Y1_tx_dpr_wadr_local[30] & J1L97Q & !B1L83Q;


--Y1L5101 is slaveregister:slaveregister_inst|i~16745 at LC1_7_L2
--operation mode is normal

Y1L5101 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[30] # !B1L63Q & Y1L4101;


--Y1L655 is slaveregister:slaveregister_inst|i~6499 at LC9_7_L2
--operation mode is normal

Y1L655 = Y1L555 & (Y1L5101 # !B1L73Q) # !Y1L555 & B1L73Q & Y1L1101;


--Y1_tx_dpr_wadr_local[31] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[31] at LC4_1_L2
--operation mode is normal

Y1_tx_dpr_wadr_local[31]_lut_out = !TB1L7Q & (Y1L244 & LE1_MASTERHWDATA[31] # !Y1L244 & Y1_tx_dpr_wadr_local[31]);
Y1_tx_dpr_wadr_local[31] = DFFE(Y1_tx_dpr_wadr_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L943 is slaveregister:slaveregister_inst|i2044~231 at LC2_2_L2
--operation mode is normal

Y1L943 = Y1L441 & !B1L73Q & Y1_tx_dpr_wadr_local[31] & Y1L541;


--Y1_rx_dpr_radr_local[31] is slaveregister:slaveregister_inst|rx_dpr_radr_local[31] at LC8_1_L2
--operation mode is normal

Y1_rx_dpr_radr_local[31]_lut_out = !TB1L7Q & (Y1L544 & LE1_MASTERHWDATA[31] # !Y1L544 & Y1_rx_dpr_radr_local[31]);
Y1_rx_dpr_radr_local[31] = DFFE(Y1_rx_dpr_radr_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L053 is slaveregister:slaveregister_inst|i2044~232 at LC5_1_L2
--operation mode is normal

Y1L053 = !Y1L654 & (Y1L943 # !Y1L954 & Y1_rx_dpr_radr_local[31]);


--Y1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31] at LC2_1_L2
--operation mode is normal

Y1_com_ctrl_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_com_ctrl_local[31] = DFFE(Y1_com_ctrl_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L52);


--Y1L6101 is slaveregister:slaveregister_inst|i~16746 at LC6_3_L2
--operation mode is normal

Y1L6101 = B1L83Q & !B1L63Q & Y1_com_ctrl_local[31] # !B1L83Q & Y1_command_2_local[31] & B1L63Q;


--J1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0 at LC5_13_L2
--operation mode is normal

J1L23Q_lut_out = JB33_sload_path[31];
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i594);


--Y1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31] at LC2_5_L2
--operation mode is normal

Y1_command_4_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_4_local[31] = DFFE(Y1_command_4_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L332);


--Y1L165 is slaveregister:slaveregister_inst|i~6504 at LC7_4_L2
--operation mode is normal

Y1L165 = B1L83Q & (Y1_command_4_local[31] # B1L63Q) # !B1L83Q & JB33_sload_path[31] & !B1L63Q;


--Y1_command_5_local[31] is slaveregister:slaveregister_inst|command_5_local[31] at LC10_7_L2
--operation mode is normal

Y1_command_5_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_5_local[31] = DFFE(Y1_command_5_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L462);


--Y1L265 is slaveregister:slaveregister_inst|i~6505 at LC9_4_L2
--operation mode is normal

Y1L265 = Y1L165 & (Y1_command_5_local[31] # !B1L63Q) # !Y1L165 & B1L63Q & J1L23Q;


--Y1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31] at LC5_8_L2
--operation mode is normal

Y1_command_3_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_3_local[31] = DFFE(Y1_command_3_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L691);


--Y1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31] at LC6_9_L2
--operation mode is normal

Y1_command_1_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_1_local[31] = DFFE(Y1_command_1_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L341);


--Y1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31] at LC3_3_L2
--operation mode is normal

Y1_command_0_local[31]_lut_out = LE1_MASTERHWDATA[31];
Y1_command_0_local[31] = DFFE(Y1_command_0_local[31]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L911);


--Y1L7101 is slaveregister:slaveregister_inst|i~16747 at LC6_4_L2
--operation mode is normal

Y1L7101 = Y1_command_1_local[31] & (Y1_command_0_local[31] # B1L63Q) # !Y1_command_1_local[31] & Y1_command_0_local[31] & !B1L63Q;


--Y1L8101 is slaveregister:slaveregister_inst|i~16748 at LC10_4_L2
--operation mode is normal

Y1L8101 = B1L83Q & B1L63Q & Y1_command_3_local[31] # !B1L83Q & Y1L7101;


--Y1L955 is slaveregister:slaveregister_inst|i~6502 at LC3_4_L2
--operation mode is normal

Y1L955 = B1L93Q & (B1L73Q # Y1L265) # !B1L93Q & Y1L8101 & !B1L73Q;


--J1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0 at LC5_9_L2
--operation mode is normal

J1L08Q_lut_out = JB33_sload_path[31];
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , i597);


--Y1L9101 is slaveregister:slaveregister_inst|i~16749 at LC5_2_L2
--operation mode is normal

Y1L9101 = J1L08Q & (Y1_tx_dpr_wadr_local[31] # !B1L83Q) # !J1L08Q & Y1_tx_dpr_wadr_local[31] & B1L83Q;


--Y1L0201 is slaveregister:slaveregister_inst|i~16750 at LC6_2_L2
--operation mode is normal

Y1L0201 = B1L63Q & Y1_rx_dpr_radr_local[31] & B1L83Q # !B1L63Q & Y1L9101;


--Y1L065 is slaveregister:slaveregister_inst|i~6503 at LC4_4_L2
--operation mode is normal

Y1L065 = Y1L955 & (Y1L0201 # !B1L73Q) # !Y1L955 & B1L73Q & Y1L6101;


--B1L43Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0 at LC5_15_A1
--operation mode is normal

B1L43Q_lut_out = B1L65Q # B1L92 & (B1L03 # !B1L1);
B1L43Q = DFFE(B1L43Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--TB1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg at LC6_13_E4
--operation mode is normal

TB1L2Q_lut_out = JC1_dffs[0];
TB1L2Q = DFFE(TB1L2Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , TB1L5);


--TB1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg at LC8_13_E4
--operation mode is normal

TB1L6Q_lut_out = JC1_dffs[3];
TB1L6Q = DFFE(TB1L6Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , TB1L5);


--TB1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg at LC10_16_A4
--operation mode is normal

TB1L01Q_lut_out = VCC;
TB1L01Q = DFFE(TB1L01Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , TB1L9);


--TB1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg at LC10_13_E4
--operation mode is normal

TB1L4Q_lut_out = JC1_dffs[2];
TB1L4Q = DFFE(TB1L4Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , TB1L5);


--TB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~24 at LC3_14_E4
--operation mode is normal

TB1L61 = VB1_CTRL_OK & TB1L01Q & TB1L4Q;


--TB1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg at LC3_13_E4
--operation mode is normal

TB1L3Q_lut_out = JC1_dffs[1];
TB1L3Q = DFFE(TB1L3Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , TB1L5);


--NB1L71Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_30us~reg at LC10_7_O3
--operation mode is normal

NB1L71Q_lut_out = NB1L21 & NB1L51 & JB32_sload_path[3] & NB1L31;
NB1L71Q = DFFE(NB1L71Q_lut_out, GLOBAL(FE1_outclock0), !KB1L25, , );


--KB1L31 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~166 at LC2_7_O3
--operation mode is normal

KB1L31 = KB1_REC_PULSE & NB1L71Q;


--KB1_SND_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DAT at LC4_16_E3
--operation mode is normal

KB1_SND_DAT_lut_out = QC2L1 & (KB1L8 # KB1_SND_DAT & !KB1L5) # !QC2L1 & KB1_SND_DAT & !KB1L5;
KB1_SND_DAT = DFFE(KB1_SND_DAT_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_ID is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_ID at LC8_15_E4
--operation mode is normal

KB1_SND_ID_lut_out = KB1L3 # !ND1L26Q & !NB1L22Q & KB1_SND_ID;
KB1_SND_ID = DFFE(KB1_SND_ID_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_TC_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT at LC9_10_O3
--operation mode is normal

KB1_SND_TC_DAT_lut_out = KB1L7 # NB1L11Q & !NB1L22Q & KB1_SEND_WT_2;
KB1_SND_TC_DAT = DFFE(KB1_SND_TC_DAT_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1L41 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~167 at LC10_16_E4
--operation mode is normal

KB1L41 = KB1_SND_TC_DAT # KB1_SND_ID # KB1_SND_DAT;


--KB1_SND_IDLE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE at LC2_12_E4
--operation mode is normal

KB1_SND_IDLE_lut_out = !NB1L22Q & (KB1_CLR_BUF # KB1L44);
KB1_SND_IDLE = DFFE(KB1_SND_IDLE_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_MRNB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRNB at LC7_15_E3
--operation mode is normal

KB1_SND_MRNB_lut_out = KB1L4 # KB1L74 & (RB1L321 # RB1L221);
KB1_SND_MRNB = DFFE(KB1_SND_MRNB_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_MRWB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB at LC3_15_E3
--operation mode is normal

KB1_SND_MRWB_lut_out = KB1L6 # !RB1L321 & KB1L74 & !RB1L221;
KB1_SND_MRWB = DFFE(KB1_SND_MRWB_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_SND_DRAND is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRAND at LC8_16_E3
--operation mode is normal

KB1_SND_DRAND_lut_out = KB1L1 # !QC2L1 & !Y1_com_ctrl_local[0] & KB1L8;
KB1_SND_DRAND = DFFE(KB1_SND_DRAND_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1L53 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~33 at LC2_16_E3
--operation mode is normal

KB1L53 = !KB1_SND_DRAND & !KB1_SND_MRNB & !KB1_SND_MRWB & !KB1_SND_IDLE;


--KB1L51 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~168 at LC7_15_E4
--operation mode is normal

KB1L51 = KB1L31 # ND1L26Q & (KB1L41 # !KB1L53);


--XD1_TXCNT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT at LC7_15_O4
--operation mode is normal

XD1_TXCNT_lut_out = XD1L9Q # XD1L2 # !JB51L11 & XD1_TXSHFT;
XD1_TXCNT = DFFE(XD1_TXCNT_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--XD1_TXSHFT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT at LC5_15_O4
--operation mode is normal

XD1_TXSHFT_lut_out = !JB41_sload_path[0] & PC9L3 & JB41_sload_path[4] & XD1_TXCNT;
XD1_TXSHFT = DFFE(XD1_TXSHFT_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--XD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81 at LC8_15_O4
--operation mode is normal

XD1L3 = XD1_TXCNT # XD1L9Q # !JB51L11 & XD1_TXSHFT;


--ND1L63Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg at LC2_10_Y4
--operation mode is normal

ND1L63Q_lut_out = ND1L2 # !ND1L3 & !ND1_SEND_IDLE # !ND1L4;
ND1L63Q = DFFE(ND1L63Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L15Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg at LC10_8_Y4
--operation mode is normal

ND1L15Q_lut_out = ND1_BYT0 # ND1L05 # ND1L7 & !ND1L99;
ND1L15Q = DFFE(ND1L15Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--XD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33 at LC5_14_O4
--operation mode is normal

XD1L5 = !ND1L15Q & !ND1L63Q;


--PC11_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_10_O4
--operation mode is normal

PC11_aeb_out = PC01_aeb_out & PC9_aeb_out;


--EC1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg at LC5_10_A4
--operation mode is normal

EC1L11Q_lut_out = EC1L1 & !JC1_dffs[6] & EC1L5 & EC1L2;
EC1L11Q = DFFE(EC1L11Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--VB1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT at LC4_13_L4
--operation mode is normal

VB1_EOF_WAIT_lut_out = !EC1L92Q & (VB1L1 # !EC1L11Q & VB1_EOF_WAIT);
VB1_EOF_WAIT = DFFE(VB1_EOF_WAIT_lut_out, GLOBAL(FE1_outclock0), , , );


--UC1_SRG[27] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27] at LC2_15_G4
--operation mode is normal

UC1_SRG[27]_lut_out = ZB1_crc32_en & UC1_SRG[26] # !ZB1_crc32_en & UC1_SRG[27] # !VB1L61;
UC1_SRG[27] = DFFE(UC1_SRG[27]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[28] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28] at LC4_15_G4
--operation mode is normal

UC1_SRG[28]_lut_out = ZB1_crc32_en & UC1_SRG[27] # !ZB1_crc32_en & UC1_SRG[28] # !VB1L61;
UC1_SRG[28] = DFFE(UC1_SRG[28]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[29] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29] at LC3_15_G4
--operation mode is normal

UC1_SRG[29]_lut_out = ZB1_crc32_en & UC1_SRG[28] # !ZB1_crc32_en & UC1_SRG[29] # !VB1L61;
UC1_SRG[29] = DFFE(UC1_SRG[29]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[30] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30] at LC7_15_G4
--operation mode is normal

UC1_SRG[30]_lut_out = ZB1_crc32_en & UC1_SRG[29] # !ZB1_crc32_en & UC1_SRG[30] # !VB1L61;
UC1_SRG[30] = DFFE(UC1_SRG[30]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--ZB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705 at LC1_14_G4
--operation mode is normal

ZB1L8 = UC1_SRG[30] # UC1_SRG[28] # UC1_SRG[29] # UC1_SRG[27];


--UC1_SRG[23] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23] at LC6_15_G4
--operation mode is normal

UC1_SRG[23]_lut_out = ZB1_crc32_en & UC1_i16 # !ZB1_crc32_en & UC1_SRG[23] # !VB1L61;
UC1_SRG[23] = DFFE(UC1_SRG[23]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[24] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24] at LC5_15_G4
--operation mode is normal

UC1_SRG[24]_lut_out = ZB1_crc32_en & UC1_SRG[23] # !ZB1_crc32_en & UC1_SRG[24] # !VB1L61;
UC1_SRG[24] = DFFE(UC1_SRG[24]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[25] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25] at LC6_14_G4
--operation mode is normal

UC1_SRG[25]_lut_out = ZB1_crc32_en & UC1_SRG[24] # !ZB1_crc32_en & UC1_SRG[25] # !VB1L61;
UC1_SRG[25] = DFFE(UC1_SRG[25]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[26] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26] at LC9_14_G4
--operation mode is normal

UC1_SRG[26]_lut_out = ZB1_crc32_en & UC1_i17 # !ZB1_crc32_en & UC1_SRG[26] # !VB1L61;
UC1_SRG[26] = DFFE(UC1_SRG[26]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--ZB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706 at LC10_14_G4
--operation mode is normal

ZB1L9 = UC1_SRG[26] # UC1_SRG[24] # UC1_SRG[25] # UC1_SRG[23];


--UC1_SRG[19] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19] at LC3_8_G4
--operation mode is normal

UC1_SRG[19]_lut_out = ZB1_crc32_en & UC1_SRG[18] # !ZB1_crc32_en & UC1_SRG[19] # !VB1L61;
UC1_SRG[19] = DFFE(UC1_SRG[19]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[20] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20] at LC5_8_G4
--operation mode is normal

UC1_SRG[20]_lut_out = ZB1_crc32_en & UC1_SRG[19] # !ZB1_crc32_en & UC1_SRG[20] # !VB1L61;
UC1_SRG[20] = DFFE(UC1_SRG[20]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[21] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21] at LC7_8_G4
--operation mode is normal

UC1_SRG[21]_lut_out = ZB1_crc32_en & UC1_SRG[20] # !ZB1_crc32_en & UC1_SRG[21] # !VB1L61;
UC1_SRG[21] = DFFE(UC1_SRG[21]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[22] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22] at LC4_8_G4
--operation mode is normal

UC1_SRG[22]_lut_out = ZB1_crc32_en & UC1_i15 # !ZB1_crc32_en & UC1_SRG[22] # !VB1L61;
UC1_SRG[22] = DFFE(UC1_SRG[22]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--ZB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707 at LC10_8_G4
--operation mode is normal

ZB1L01 = UC1_SRG[20] # UC1_SRG[21] # UC1_SRG[22] # UC1_SRG[19];


--UC1_SRG[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15] at LC6_4_G4
--operation mode is normal

UC1_SRG[15]_lut_out = ZB1_crc32_en & UC1_SRG[14] # !ZB1_crc32_en & UC1_SRG[15] # !VB1L61;
UC1_SRG[15] = DFFE(UC1_SRG[15]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[16] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16] at LC10_9_G4
--operation mode is normal

UC1_SRG[16]_lut_out = ZB1_crc32_en & UC1_i14 # !ZB1_crc32_en & UC1_SRG[16] # !VB1L61;
UC1_SRG[16] = DFFE(UC1_SRG[16]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[17] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17] at LC6_8_G4
--operation mode is normal

UC1_SRG[17]_lut_out = ZB1_crc32_en & UC1_SRG[16] # !ZB1_crc32_en & UC1_SRG[17] # !VB1L61;
UC1_SRG[17] = DFFE(UC1_SRG[17]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[18] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18] at LC3_9_G4
--operation mode is normal

UC1_SRG[18]_lut_out = ZB1_crc32_en & UC1_SRG[17] # !ZB1_crc32_en & UC1_SRG[18] # !VB1L61;
UC1_SRG[18] = DFFE(UC1_SRG[18]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--ZB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708 at LC8_9_G4
--operation mode is normal

ZB1L11 = UC1_SRG[15] # UC1_SRG[16] # UC1_SRG[17] # UC1_SRG[18];


--ZB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709 at LC7_14_G4
--operation mode is normal

ZB1L21 = ZB1L01 # ZB1L11 # ZB1L9 # ZB1L8;


--UC1_SRG[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11] at LC3_2_G4
--operation mode is normal

UC1_SRG[11]_lut_out = ZB1_crc32_en & UC1_i12 # !ZB1_crc32_en & UC1_SRG[11] # !VB1L61;
UC1_SRG[11] = DFFE(UC1_SRG[11]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12] at LC9_2_G4
--operation mode is normal

UC1_SRG[12]_lut_out = ZB1_crc32_en & UC1_i13 # !ZB1_crc32_en & UC1_SRG[12] # !VB1L61;
UC1_SRG[12] = DFFE(UC1_SRG[12]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13] at LC5_3_G4
--operation mode is normal

UC1_SRG[13]_lut_out = ZB1_crc32_en & UC1_SRG[12] # !ZB1_crc32_en & UC1_SRG[13] # !VB1L61;
UC1_SRG[13] = DFFE(UC1_SRG[13]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14] at LC3_3_G4
--operation mode is normal

UC1_SRG[14]_lut_out = ZB1_crc32_en & UC1_SRG[13] # !ZB1_crc32_en & UC1_SRG[14] # !VB1L61;
UC1_SRG[14] = DFFE(UC1_SRG[14]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--ZB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710 at LC5_2_G4
--operation mode is normal

ZB1L31 = UC1_SRG[11] # UC1_SRG[13] # UC1_SRG[12] # UC1_SRG[14];


--UC1_SRG[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7] at LC1_10_G4
--operation mode is normal

UC1_SRG[7]_lut_out = ZB1_crc32_en & UC1_i9 # !ZB1_crc32_en & UC1_SRG[7] # !VB1L61;
UC1_SRG[7] = DFFE(UC1_SRG[7]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8] at LC7_10_G4
--operation mode is normal

UC1_SRG[8]_lut_out = ZB1_crc32_en & UC1_i10 # !ZB1_crc32_en & UC1_SRG[8] # !VB1L61;
UC1_SRG[8] = DFFE(UC1_SRG[8]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9] at LC4_10_G4
--operation mode is normal

UC1_SRG[9]_lut_out = ZB1_crc32_en & UC1_SRG[8] # !ZB1_crc32_en & UC1_SRG[9] # !VB1L61;
UC1_SRG[9] = DFFE(UC1_SRG[9]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10] at LC9_9_G4
--operation mode is normal

UC1_SRG[10]_lut_out = ZB1_crc32_en & UC1_i11 # !ZB1_crc32_en & UC1_SRG[10] # !VB1L61;
UC1_SRG[10] = DFFE(UC1_SRG[10]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--ZB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711 at LC6_9_G4
--operation mode is normal

ZB1L41 = UC1_SRG[8] # UC1_SRG[9] # UC1_SRG[10] # UC1_SRG[7];


--UC1_SRG[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3] at LC5_5_G4
--operation mode is normal

UC1_SRG[3]_lut_out = ZB1_crc32_en & UC1_SRG[2] # !ZB1_crc32_en & UC1_SRG[3] # !VB1L61;
UC1_SRG[3] = DFFE(UC1_SRG[3]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4] at LC10_5_G4
--operation mode is normal

UC1_SRG[4]_lut_out = ZB1_crc32_en & UC1_i7 # !ZB1_crc32_en & UC1_SRG[4] # !VB1L61;
UC1_SRG[4] = DFFE(UC1_SRG[4]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5] at LC9_10_G4
--operation mode is normal

UC1_SRG[5]_lut_out = ZB1_crc32_en & UC1_i8 # !ZB1_crc32_en & UC1_SRG[5] # !VB1L61;
UC1_SRG[5] = DFFE(UC1_SRG[5]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6] at LC5_10_G4
--operation mode is normal

UC1_SRG[6]_lut_out = ZB1_crc32_en & UC1_SRG[5] # !ZB1_crc32_en & UC1_SRG[6] # !VB1L61;
UC1_SRG[6] = DFFE(UC1_SRG[6]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--ZB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712 at LC10_10_G4
--operation mode is normal

ZB1L51 = UC1_SRG[4] # UC1_SRG[6] # UC1_SRG[3] # UC1_SRG[5];


--UC1_SRG[31] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31] at LC5_14_G4
--operation mode is normal

UC1_SRG[31]_lut_out = ZB1_crc32_en & UC1_SRG[30] # !ZB1_crc32_en & UC1_SRG[31] # !VB1L61;
UC1_SRG[31] = DFFE(UC1_SRG[31]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0] at LC3_4_G4
--operation mode is normal

UC1_SRG[0]_lut_out = ZB1_crc32_en & UC1_i4 # !ZB1_crc32_en & UC1_SRG[0] # !VB1L61;
UC1_SRG[0] = DFFE(UC1_SRG[0]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1] at LC10_4_G4
--operation mode is normal

UC1_SRG[1]_lut_out = ZB1_crc32_en & UC1_i5 # !ZB1_crc32_en & UC1_SRG[1] # !VB1L61;
UC1_SRG[1] = DFFE(UC1_SRG[1]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_SRG[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2] at LC7_4_G4
--operation mode is normal

UC1_SRG[2]_lut_out = ZB1_crc32_en & UC1_i6 # !ZB1_crc32_en & UC1_SRG[2] # !VB1L61;
UC1_SRG[2] = DFFE(UC1_SRG[2]_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--ZB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713 at LC9_4_G4
--operation mode is normal

ZB1L61 = UC1_SRG[1] # UC1_SRG[2] # UC1_SRG[31] # UC1_SRG[0];


--ZB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~714 at LC3_10_G4
--operation mode is normal

ZB1L71 = ZB1L61 # ZB1L31 # ZB1L41 # ZB1L51;


--ZB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~17 at LC7_14_L4
--operation mode is normal

ZB1L7 = ZB1L71 # ZB1L21;


--VB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~165 at LC9_16_A4
--operation mode is normal

VB1L1 = EC1L01Q & TB1L01Q & VB1_DCMD_SEQ1;


--Y1L96Q is slaveregister:slaveregister_inst|com_thr_del[9]~reg0 at LC6_12_D1
--operation mode is normal

Y1L96Q_lut_out = LE1_MASTERHWDATA[9];
Y1L96Q = DFFE(Y1L96Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L76Q is slaveregister:slaveregister_inst|com_thr_del[8]~reg0 at LC5_16_D1
--operation mode is normal

Y1L76Q_lut_out = LE1_MASTERHWDATA[8];
Y1L76Q = DFFE(Y1L76Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--KB1_CRES_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT at LC5_16_O2
--operation mode is normal

KB1_CRES_WAIT_lut_out = !NB1L22Q & (KB1L52 # KB1_PON & JB33_sload_path[5]);
KB1_CRES_WAIT = DFFE(KB1_CRES_WAIT_lut_out, GLOBAL(FE1_outclock0), , , );


--ND1L79Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg at LC2_4_Y4
--operation mode is normal

ND1L79Q_lut_out = ND1L69 # ND1_TCWFM_L # ND1L59 # !ND1L93;
ND1L79Q = DFFE(ND1L79Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~826 at LC5_3_T4
--operation mode is normal

HD1L71 = VD71L2 & (ND1L79Q # VD61L2) # !VD71L2 & !ND1L79Q & VD61L2;


--JC4_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC2_9_T4
--operation mode is normal

JC4_dffs[2]_lut_out = XD1L9Q & HD1L81 # !XD1L9Q & JC4_dffs[3];
JC4_dffs[2] = DFFE(JC4_dffs[2]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--PC9L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23 at LC6_11_O4
--operation mode is normal

PC9L3 = !JB41_sload_path[2] & JB41_sload_path[1] & !JB41_sload_path[3];


--XD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25 at LC6_15_O4
--operation mode is normal

XD1L1 = !JB41_sload_path[0] & PC9L3 & JB41_sload_path[4] & XD1_TXCNT;


--XD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35 at LC4_15_O4
--operation mode is normal

XD1L6 = JB51L11 & XD1_TXSHFT # !XD1L7Q;


--NB1L02Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg at LC3_9_O3
--operation mode is normal

NB1L02Q_lut_out = NB1L8 & NB1L3 & KB1_SND_PULSE & NB1L5;
NB1L02Q = DFFE(NB1L02Q_lut_out, GLOBAL(FE1_outclock0), !KB1L25, , );


--KB1L94 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE~11 at LC4_9_O3
--operation mode is normal

KB1L94 = KB1_SND_PULSE & !NB1L02Q;


--NB1L11Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg at LC8_9_O3
--operation mode is normal

NB1L11Q_lut_out = JB32_sload_path[2] & !JB32_sload_path[4] & !JB32_sload_path[1] & NB1L7;
NB1L11Q = DFFE(NB1L11Q_lut_out, GLOBAL(FE1_outclock0), !KB1L25, , );


--TB1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg at LC10_14_E4
--operation mode is normal

TB1L42Q_lut_out = !TB1L2Q & TB1L6Q & TB1L3Q & TB1L61;
TB1L42Q = DFFE(TB1L42Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , );


--KB1L33 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT~11 at LC9_16_O2
--operation mode is normal

KB1L33 = KB1_CMD_WAIT & TB1L42Q;


--WC1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg at LC5_4_E1
--operation mode is normal

WC1L5Q_lut_out = WC1L9Q & !PC6_agb_out;
WC1L5Q = DFFE(WC1L5Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--KB1L13 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE~11 at LC10_9_O3
--operation mode is normal

KB1L13 = !NB1L71Q & KB1_REC_PULSE & !WC1L5Q;


--KB1_CLR_TIMER_2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CLR_TIMER_2 at LC3_10_O3
--operation mode is normal

KB1_CLR_TIMER_2_lut_out = !NB1L22Q & NB1L02Q & KB1_SND_PULSE;
KB1_CLR_TIMER_2 = DFFE(KB1_CLR_TIMER_2_lut_out, GLOBAL(FE1_outclock0), , , );


--KB1_CLR_TIMER_1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CLR_TIMER_1 at LC9_9_O3
--operation mode is normal

KB1_CLR_TIMER_1_lut_out = KB1_REC_PULSE & WC1L5Q & !NB1L71Q & !NB1L22Q;
KB1_CLR_TIMER_1 = DFFE(KB1_CLR_TIMER_1_lut_out, GLOBAL(FE1_outclock0), , , );


--DB1_enable_LED_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_sig at LC8_1_Z3
--operation mode is normal

DB1_enable_LED_sig_lut_out = DB1_enable_LED_sig & (!DB1_enable_LED_old & Y1_command_0_local[3] # !DB1_ATWDTrigger_sig) # !DB1_enable_LED_sig & !DB1_enable_LED_old & Y1_command_0_local[3];
DB1_enable_LED_sig = DFFE(DB1_enable_LED_sig_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[10] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[10] at LC10_11_Z2
--operation mode is normal

X1_SRG[10]_lut_out = X1_SRG[9];
X1_SRG[10] = DFFE(X1_SRG[10]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[9] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[9] at LC10_12_Z2
--operation mode is normal

X1_SRG[9]_lut_out = X1_SRG[8];
X1_SRG[9] = DFFE(X1_SRG[9]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[8] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[8] at LC9_12_Z2
--operation mode is normal

X1_SRG[8]_lut_out = X1_SRG[7];
X1_SRG[8] = DFFE(X1_SRG[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1L11 is LED2ATWDdelay:LED2ATWDdelay_inst|i~13 at LC8_11_Z2
--operation mode is normal

X1L11 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[9]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[8];


--X1_SRG[11] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[11] at LC7_10_Z2
--operation mode is normal

X1_SRG[11]_lut_out = X1_SRG[10];
X1_SRG[11] = DFFE(X1_SRG[11]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1L21 is LED2ATWDdelay:LED2ATWDdelay_inst|i~14 at LC3_10_Z2
--operation mode is normal

X1L21 = X1L11 & (X1_SRG[11] # !Y1_command_4_local[1]) # !X1L11 & X1_SRG[10] & Y1_command_4_local[1];


--X1_SRG[5] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[5] at LC8_5_Z2
--operation mode is normal

X1_SRG[5]_lut_out = X1_SRG[4];
X1_SRG[5] = DFFE(X1_SRG[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[6] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[6] at LC9_5_Z2
--operation mode is normal

X1_SRG[6]_lut_out = X1_SRG[5];
X1_SRG[6] = DFFE(X1_SRG[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[4] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[4] at LC4_6_Z2
--operation mode is normal

X1_SRG[4]_lut_out = X1_SRG[3];
X1_SRG[4] = DFFE(X1_SRG[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1L9 is LED2ATWDdelay:LED2ATWDdelay_inst|i~11 at LC4_5_Z2
--operation mode is normal

X1L9 = Y1_command_4_local[1] & (X1_SRG[6] # Y1_command_4_local[0]) # !Y1_command_4_local[1] & X1_SRG[4] & !Y1_command_4_local[0];


--X1_SRG[7] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[7] at LC5_5_Z2
--operation mode is normal

X1_SRG[7]_lut_out = X1_SRG[6];
X1_SRG[7] = DFFE(X1_SRG[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1L01 is LED2ATWDdelay:LED2ATWDdelay_inst|i~12 at LC9_4_Z2
--operation mode is normal

X1L01 = X1L9 & (X1_SRG[7] # !Y1_command_4_local[0]) # !X1L9 & Y1_command_4_local[0] & X1_SRG[5];


--X1_SRG[2] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[2] at LC8_12_Z2
--operation mode is normal

X1_SRG[2]_lut_out = X1_SRG[1];
X1_SRG[2] = DFFE(X1_SRG[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[1] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[1] at LC3_12_Z2
--operation mode is normal

X1_SRG[1]_lut_out = X1_SRG[0];
X1_SRG[1] = DFFE(X1_SRG[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[0] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[0] at LC6_12_Z2
--operation mode is normal

X1_SRG[0]_lut_out = X1L3 & X1L4 & !X1_SRG[12] & !X1_SRG[15];
X1_SRG[0] = DFFE(X1_SRG[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1L7 is LED2ATWDdelay:LED2ATWDdelay_inst|i~9 at LC9_11_Z2
--operation mode is normal

X1L7 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[1]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[0];


--X1_SRG[3] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[3] at LC1_12_Z2
--operation mode is normal

X1_SRG[3]_lut_out = X1_SRG[2];
X1_SRG[3] = DFFE(X1_SRG[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1L8 is LED2ATWDdelay:LED2ATWDdelay_inst|i~10 at LC6_11_Z2
--operation mode is normal

X1L8 = X1L7 & (X1_SRG[3] # !Y1_command_4_local[1]) # !X1L7 & X1_SRG[2] & Y1_command_4_local[1];


--X1L5 is LED2ATWDdelay:LED2ATWDdelay_inst|i~7 at LC3_3_Z2
--operation mode is normal

X1L5 = Y1_command_4_local[2] & (Y1_command_4_local[3] # X1L01) # !Y1_command_4_local[2] & X1L8 & !Y1_command_4_local[3];


--X1_SRG[13] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[13] at LC2_12_Z2
--operation mode is normal

X1_SRG[13]_lut_out = X1_SRG[12];
X1_SRG[13] = DFFE(X1_SRG[13]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[14] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[14] at LC7_12_Z2
--operation mode is normal

X1_SRG[14]_lut_out = X1_SRG[13];
X1_SRG[14] = DFFE(X1_SRG[14]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1_SRG[12] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[12] at LC3_11_Z2
--operation mode is normal

X1_SRG[12]_lut_out = X1_SRG[11];
X1_SRG[12] = DFFE(X1_SRG[12]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1L31 is LED2ATWDdelay:LED2ATWDdelay_inst|i~15 at LC2_11_Z2
--operation mode is normal

X1L31 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[14]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[12];


--X1_SRG[15] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[15] at LC1_11_Z2
--operation mode is normal

X1_SRG[15]_lut_out = X1_SRG[14];
X1_SRG[15] = DFFE(X1_SRG[15]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--X1L41 is LED2ATWDdelay:LED2ATWDdelay_inst|i~16 at LC5_11_Z2
--operation mode is normal

X1L41 = X1L31 & (X1_SRG[15] # !Y1_command_4_local[0]) # !X1L31 & X1_SRG[13] & Y1_command_4_local[0];


--X1L6 is LED2ATWDdelay:LED2ATWDdelay_inst|i~8 at LC9_3_Z2
--operation mode is normal

X1L6 = X1L5 & (X1L41 # !Y1_command_4_local[3]) # !X1L5 & Y1_command_4_local[3] & X1L21;


--BB1L2Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0 at LC10_2_Z3
--operation mode is normal

BB1L2Q_lut_out = BB1L562Q # BB1L2Q & BB1L15 # !BB2L752Q;
BB1L2Q = DFFE(BB1L2Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--DB1L31 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i99~8 at LC4_2_Z2
--operation mode is normal

DB1L31 = DB1_ATWDTrigger_sig # !BB1L2Q & DB1_enable_LED_sig & X1L6;


--DB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old at LC9_2_Z2
--operation mode is normal

DB1_enable_old_lut_out = Y1_command_0_local[0];
DB1_enable_old = DFFE(DB1_enable_old_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--DB1L11 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i98~30 at LC10_2_Z2
--operation mode is normal

DB1L11 = !DB1_enable_old & !BB1L2Q;


--BB1L022Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0 at LC1_5_Z3
--operation mode is normal

BB1L022Q_lut_out = BB1L362Q # BB1L022Q & (BB1L852Q # !BB1L581);
BB1L022Q = DFFE(BB1L022Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--DB1_rst_trg is atwd:atwd0|atwd_trigger:inst_atwd_trigger|rst_trg at LC5_12_F2
--operation mode is normal

DB1_rst_trg_lut_out = !DB1L61 # !DB1_discFF;
DB1_rst_trg = DFFE(DB1_rst_trg_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--DB1_no_trigger is atwd:atwd0|atwd_trigger:inst_atwd_trigger|no_trigger at LC6_2_Z3
--operation mode is normal

DB1_no_trigger_lut_out = DB1_launch_window_got_disc;
DB1_no_trigger = DFFE(DB1_no_trigger_lut_out, GLOBAL(FE2_outclock0), , , );


--DB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC5_2_Z3
--operation mode is normal

DB1_enable_disc_sig_lut_out = DB1_ATWDTrigger_sig & !DB1_enable_disc_old & C1L72 # !DB1_ATWDTrigger_sig & (DB1_enable_disc_sig # !DB1_enable_disc_old & C1L72);
DB1_enable_disc_sig = DFFE(DB1_enable_disc_sig_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--DB1L41 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i108~106 at LC1_1_Z3
--operation mode is normal

DB1L41 = BB1L2Q # DB1_no_trigger # !DB1_enable_disc_sig;


--DB1L21 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i98~31 at LC6_2_Z2
--operation mode is normal

DB1L21 = !DB1_enable_old & !BB1L2Q & Y1_command_0_local[0];


--V1L3Q is ROC:inst_ROC|RST_state~12 at LC5_3_N2
--operation mode is normal

V1L3Q_lut_out = V1L3Q # V1L2Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(FE1_outclock0), , , );


--BB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28] at LC7_16_Z3
--operation mode is normal

BB1_digitize_cnt[28]_lut_out = BB1L552Q & (BB1L901 # BB1L512 & BB1_digitize_cnt[28]) # !BB1L552Q & BB1L512 & BB1_digitize_cnt[28];
BB1_digitize_cnt[28] = DFFE(BB1_digitize_cnt[28]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29] at LC8_16_Z3
--operation mode is normal

BB1_digitize_cnt[29]_lut_out = BB1L552Q & (BB1L111 # BB1L512 & BB1_digitize_cnt[29]) # !BB1L552Q & BB1L512 & BB1_digitize_cnt[29];
BB1_digitize_cnt[29] = DFFE(BB1_digitize_cnt[29]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30] at LC3_15_Z3
--operation mode is normal

BB1_digitize_cnt[30]_lut_out = BB1_digitize_cnt[30] & (BB1L512 # BB1L552Q & BB1L311) # !BB1_digitize_cnt[30] & BB1L552Q & BB1L311;
BB1_digitize_cnt[30] = DFFE(BB1_digitize_cnt[30]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31] at LC7_15_Z3
--operation mode is normal

BB1_digitize_cnt[31]_lut_out = BB1L552Q & (BB1L511 # BB1L512 & BB1_digitize_cnt[31]) # !BB1L552Q & BB1L512 & BB1_digitize_cnt[31];
BB1_digitize_cnt[31] = DFFE(BB1_digitize_cnt[31]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|i~5736 at LC8_15_Z3
--operation mode is normal

BB1L391 = BB1_digitize_cnt[30] # BB1_digitize_cnt[29] # BB1_digitize_cnt[31] # BB1_digitize_cnt[28];


--BB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24] at LC10_15_Z3
--operation mode is normal

BB1_digitize_cnt[24]_lut_out = BB1_digitize_cnt[24] & (BB1L512 # BB1L552Q & BB1L101) # !BB1_digitize_cnt[24] & BB1L552Q & BB1L101;
BB1_digitize_cnt[24] = DFFE(BB1_digitize_cnt[24]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25] at LC6_13_Z3
--operation mode is normal

BB1_digitize_cnt[25]_lut_out = BB1_digitize_cnt[25] & (BB1L512 # BB1L552Q & BB1L301) # !BB1_digitize_cnt[25] & BB1L552Q & BB1L301;
BB1_digitize_cnt[25] = DFFE(BB1_digitize_cnt[25]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26] at LC9_16_Z3
--operation mode is normal

BB1_digitize_cnt[26]_lut_out = BB1L552Q & (BB1L501 # BB1L512 & BB1_digitize_cnt[26]) # !BB1L552Q & BB1L512 & BB1_digitize_cnt[26];
BB1_digitize_cnt[26] = DFFE(BB1_digitize_cnt[26]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27] at LC10_16_Z3
--operation mode is normal

BB1_digitize_cnt[27]_lut_out = BB1L552Q & (BB1L701 # BB1L512 & BB1_digitize_cnt[27]) # !BB1L552Q & BB1L512 & BB1_digitize_cnt[27];
BB1_digitize_cnt[27] = DFFE(BB1_digitize_cnt[27]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|i~5737 at LC5_15_Z3
--operation mode is normal

BB1L491 = BB1_digitize_cnt[24] # BB1_digitize_cnt[26] # BB1_digitize_cnt[25] # BB1_digitize_cnt[27];


--BB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20] at LC1_15_Z3
--operation mode is normal

BB1_digitize_cnt[20]_lut_out = BB1_digitize_cnt[20] & (BB1L512 # BB1L552Q & BB1L39) # !BB1_digitize_cnt[20] & BB1L552Q & BB1L39;
BB1_digitize_cnt[20] = DFFE(BB1_digitize_cnt[20]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21] at LC2_15_Z3
--operation mode is normal

BB1_digitize_cnt[21]_lut_out = BB1_digitize_cnt[21] & (BB1L512 # BB1L552Q & BB1L59) # !BB1_digitize_cnt[21] & BB1L552Q & BB1L59;
BB1_digitize_cnt[21] = DFFE(BB1_digitize_cnt[21]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22] at LC9_15_Z3
--operation mode is normal

BB1_digitize_cnt[22]_lut_out = BB1_digitize_cnt[22] & (BB1L512 # BB1L552Q & BB1L79) # !BB1_digitize_cnt[22] & BB1L552Q & BB1L79;
BB1_digitize_cnt[22] = DFFE(BB1_digitize_cnt[22]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23] at LC4_15_Z3
--operation mode is normal

BB1_digitize_cnt[23]_lut_out = BB1_digitize_cnt[23] & (BB1L512 # BB1L552Q & BB1L99) # !BB1_digitize_cnt[23] & BB1L552Q & BB1L99;
BB1_digitize_cnt[23] = DFFE(BB1_digitize_cnt[23]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|i~5738 at LC6_15_Z3
--operation mode is normal

BB1L591 = BB1_digitize_cnt[23] # BB1_digitize_cnt[22] # BB1_digitize_cnt[20] # BB1_digitize_cnt[21];


--BB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16] at LC5_9_Z3
--operation mode is normal

BB1_digitize_cnt[16]_lut_out = BB1L512 & (BB1_digitize_cnt[16] # BB1L552Q & BB1L58) # !BB1L512 & BB1L552Q & BB1L58;
BB1_digitize_cnt[16] = DFFE(BB1_digitize_cnt[16]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17] at LC7_13_Z3
--operation mode is normal

BB1_digitize_cnt[17]_lut_out = BB1L552Q & (BB1L78 # BB1_digitize_cnt[17] & BB1L512) # !BB1L552Q & BB1_digitize_cnt[17] & BB1L512;
BB1_digitize_cnt[17] = DFFE(BB1_digitize_cnt[17]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18] at LC7_9_Z3
--operation mode is normal

BB1_digitize_cnt[18]_lut_out = BB1L512 & (BB1_digitize_cnt[18] # BB1L552Q & BB1L98) # !BB1L512 & BB1L552Q & BB1L98;
BB1_digitize_cnt[18] = DFFE(BB1_digitize_cnt[18]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19] at LC6_11_Z3
--operation mode is normal

BB1_digitize_cnt[19]_lut_out = BB1_digitize_cnt[19] & (BB1L512 # BB1L552Q & BB1L19) # !BB1_digitize_cnt[19] & BB1L552Q & BB1L19;
BB1_digitize_cnt[19] = DFFE(BB1_digitize_cnt[19]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|i~5739 at LC5_8_Z3
--operation mode is normal

BB1L691 = BB1_digitize_cnt[17] # BB1_digitize_cnt[18] # BB1_digitize_cnt[19] # BB1_digitize_cnt[16];


--BB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|i~5740 at LC5_1_Z3
--operation mode is normal

BB1L791 = BB1L591 # BB1L691 # BB1L391 # BB1L491;


--BB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12] at LC10_13_Z3
--operation mode is normal

BB1_digitize_cnt[12]_lut_out = BB1_digitize_cnt[12] & (BB1L512 # BB1L552Q & BB1L77) # !BB1_digitize_cnt[12] & BB1L552Q & BB1L77;
BB1_digitize_cnt[12] = DFFE(BB1_digitize_cnt[12]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13] at LC7_11_Z3
--operation mode is normal

BB1_digitize_cnt[13]_lut_out = BB1L552Q & (BB1L97 # BB1_digitize_cnt[13] & BB1L512) # !BB1L552Q & BB1_digitize_cnt[13] & BB1L512;
BB1_digitize_cnt[13] = DFFE(BB1_digitize_cnt[13]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14] at LC1_13_Z3
--operation mode is normal

BB1_digitize_cnt[14]_lut_out = BB1_digitize_cnt[14] & (BB1L512 # BB1L552Q & BB1L18) # !BB1_digitize_cnt[14] & BB1L552Q & BB1L18;
BB1_digitize_cnt[14] = DFFE(BB1_digitize_cnt[14]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15] at LC3_11_Z3
--operation mode is normal

BB1_digitize_cnt[15]_lut_out = BB1L552Q & (BB1L38 # BB1_digitize_cnt[15] & BB1L512) # !BB1L552Q & BB1_digitize_cnt[15] & BB1L512;
BB1_digitize_cnt[15] = DFFE(BB1_digitize_cnt[15]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|i~5741 at LC10_11_Z3
--operation mode is normal

BB1L891 = BB1_digitize_cnt[14] # BB1_digitize_cnt[13] # BB1_digitize_cnt[12] # BB1_digitize_cnt[15];


--BB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8] at LC3_13_Z3
--operation mode is normal

BB1_digitize_cnt[8]_lut_out = BB1L552Q & (BB1L96 # BB1L512 & BB1_digitize_cnt[8]) # !BB1L552Q & BB1L512 & BB1_digitize_cnt[8];
BB1_digitize_cnt[8] = DFFE(BB1_digitize_cnt[8]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10] at LC2_13_Z3
--operation mode is normal

BB1_digitize_cnt[10]_lut_out = BB1L512 & (BB1_digitize_cnt[10] # BB1L552Q & BB1L37) # !BB1L512 & BB1L552Q & BB1L37;
BB1_digitize_cnt[10] = DFFE(BB1_digitize_cnt[10]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11] at LC8_13_Z3
--operation mode is normal

BB1_digitize_cnt[11]_lut_out = BB1L552Q & (BB1L57 # BB1_digitize_cnt[11] & BB1L512) # !BB1L552Q & BB1_digitize_cnt[11] & BB1L512;
BB1_digitize_cnt[11] = DFFE(BB1_digitize_cnt[11]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9] at LC4_13_Z3
--operation mode is normal

BB1_digitize_cnt[9]_lut_out = BB1_digitize_cnt[9] & (BB1L512 # BB1L552Q & BB1L17) # !BB1_digitize_cnt[9] & BB1L552Q & BB1L17;
BB1_digitize_cnt[9] = DFFE(BB1_digitize_cnt[9]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|i~5742 at LC9_13_Z3
--operation mode is normal

BB1L991 = BB1_digitize_cnt[11] # BB1_digitize_cnt[8] # BB1_digitize_cnt[10] # !BB1_digitize_cnt[9];


--BB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4] at LC3_10_Z3
--operation mode is normal

BB1_digitize_cnt[4]_lut_out = BB1L16 & (BB1L552Q # BB1_digitize_cnt[4] & BB1L512) # !BB1L16 & BB1_digitize_cnt[4] & BB1L512;
BB1_digitize_cnt[4] = DFFE(BB1_digitize_cnt[4]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5] at LC4_11_Z3
--operation mode is normal

BB1_digitize_cnt[5]_lut_out = BB1_digitize_cnt[5] & (BB1L512 # BB1L552Q & BB1L36) # !BB1_digitize_cnt[5] & BB1L552Q & BB1L36;
BB1_digitize_cnt[5] = DFFE(BB1_digitize_cnt[5]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6] at LC5_13_Z3
--operation mode is normal

BB1_digitize_cnt[6]_lut_out = BB1L552Q & (BB1L56 # BB1L512 & BB1_digitize_cnt[6]) # !BB1L552Q & BB1L512 & BB1_digitize_cnt[6];
BB1_digitize_cnt[6] = DFFE(BB1_digitize_cnt[6]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7] at LC1_11_Z3
--operation mode is normal

BB1_digitize_cnt[7]_lut_out = BB1L552Q & (BB1L76 # BB1_digitize_cnt[7] & BB1L512) # !BB1L552Q & BB1_digitize_cnt[7] & BB1L512;
BB1_digitize_cnt[7] = DFFE(BB1_digitize_cnt[7]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|i~5743 at LC5_11_Z3
--operation mode is normal

BB1L002 = BB1_digitize_cnt[5] # BB1_digitize_cnt[6] # BB1_digitize_cnt[4] # BB1_digitize_cnt[7];


--BB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0] at LC2_10_Z3
--operation mode is normal

BB1_digitize_cnt[0]_lut_out = BB1L971 # BB1L752Q # BB1_digitize_cnt[0] & BB1L512;
BB1_digitize_cnt[0] = DFFE(BB1_digitize_cnt[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1] at LC2_11_Z3
--operation mode is normal

BB1_digitize_cnt[1]_lut_out = BB1_digitize_cnt[1] & (BB1L512 # BB1L552Q & BB1L55) # !BB1_digitize_cnt[1] & BB1L552Q & BB1L55;
BB1_digitize_cnt[1] = DFFE(BB1_digitize_cnt[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2] at LC9_11_Z3
--operation mode is normal

BB1_digitize_cnt[2]_lut_out = BB1_digitize_cnt[2] & (BB1L512 # BB1L552Q & BB1L75) # !BB1_digitize_cnt[2] & BB1L552Q & BB1L75;
BB1_digitize_cnt[2] = DFFE(BB1_digitize_cnt[2]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3] at LC1_10_Z3
--operation mode is normal

BB1_digitize_cnt[3]_lut_out = BB1_digitize_cnt[3] & (BB1L512 # BB1L95 & BB1L552Q) # !BB1_digitize_cnt[3] & BB1L95 & BB1L552Q;
BB1_digitize_cnt[3] = DFFE(BB1_digitize_cnt[3]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|i~5744 at LC4_10_Z3
--operation mode is normal

BB1L102 = BB1_digitize_cnt[0] # BB1_digitize_cnt[2] # BB1_digitize_cnt[3] # BB1_digitize_cnt[1];


--BB1L202 is atwd:atwd0|atwd_control:inst_atwd_control|i~5745 at LC2_2_Z3
--operation mode is normal

BB1L202 = BB1L991 # BB1L891 # BB1L002 # BB1L102;


--BB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|i306~36 at LC6_1_Z3
--operation mode is normal

BB1L74 = BB1L552Q & !BB1L791 & !BB1L202;


--CB1L471Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC5_4_R2
--operation mode is normal

CB1L471Q_lut_out = CB1L181Q # CB1L471Q & (CB1L871Q # !CB1L111);
CB1L471Q = DFFE(CB1L471Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--K1L1Q is coinc:inst_coinc|atwd0_LC_abort~reg0 at LC10_14_U2
--operation mode is normal

K1L1Q_lut_out = K1L511 & K1L342 & !K1L811 & !K1L542;
K1L1Q = DFFE(K1L1Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--i628 is i628 at LC10_5_Z3
--operation mode is normal

i628 = K1L1Q & Y1_command_2_local[3];


--DB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC5_4_Z3
--operation mode is normal

DB1_TriggerComplete_in_sync_lut_out = DB1_TriggerComplete_in_0;
DB1_TriggerComplete_in_sync = DFFE(DB1_TriggerComplete_in_sync_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|i310~31 at LC6_4_Z3
--operation mode is normal

BB1L94 = DB1_ATWDTrigger_sig & (BB1L652Q # BB1L562Q & !DB1_TriggerComplete_in_sync) # !DB1_ATWDTrigger_sig & BB1L562Q & !DB1_TriggerComplete_in_sync;


--BB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28] at LC8_16_V1
--operation mode is normal

BB1_settle_cnt[28]_lut_out = BB1L462Q & (BB1L271 # BB1_settle_cnt[28] & BB1L25) # !BB1L462Q & BB1_settle_cnt[28] & BB1L25;
BB1_settle_cnt[28] = DFFE(BB1_settle_cnt[28]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29] at LC7_16_V1
--operation mode is normal

BB1_settle_cnt[29]_lut_out = BB1L471 & (BB1L462Q # BB1_settle_cnt[29] & BB1L25) # !BB1L471 & BB1_settle_cnt[29] & BB1L25;
BB1_settle_cnt[29] = DFFE(BB1_settle_cnt[29]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30] at LC7_15_V1
--operation mode is normal

BB1_settle_cnt[30]_lut_out = BB1_settle_cnt[30] & (BB1L25 # BB1L462Q & BB1L671) # !BB1_settle_cnt[30] & BB1L462Q & BB1L671;
BB1_settle_cnt[30] = DFFE(BB1_settle_cnt[30]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31] at LC8_15_V1
--operation mode is normal

BB1_settle_cnt[31]_lut_out = BB1L25 & (BB1_settle_cnt[31] # BB1L462Q & BB1L871) # !BB1L25 & BB1L462Q & BB1L871;
BB1_settle_cnt[31] = DFFE(BB1_settle_cnt[31]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|i~5746 at LC3_15_V1
--operation mode is normal

BB1L302 = BB1_settle_cnt[30] # BB1_settle_cnt[28] # BB1_settle_cnt[31] # BB1_settle_cnt[29];


--BB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24] at LC1_15_V1
--operation mode is normal

BB1_settle_cnt[24]_lut_out = BB1_settle_cnt[24] & (BB1L25 # BB1L462Q & BB1L461) # !BB1_settle_cnt[24] & BB1L462Q & BB1L461;
BB1_settle_cnt[24] = DFFE(BB1_settle_cnt[24]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25] at LC5_15_V1
--operation mode is normal

BB1_settle_cnt[25]_lut_out = BB1_settle_cnt[25] & (BB1L25 # BB1L462Q & BB1L661) # !BB1_settle_cnt[25] & BB1L462Q & BB1L661;
BB1_settle_cnt[25] = DFFE(BB1_settle_cnt[25]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26] at LC9_16_V1
--operation mode is normal

BB1_settle_cnt[26]_lut_out = BB1L861 & (BB1L462Q # BB1_settle_cnt[26] & BB1L25) # !BB1L861 & BB1_settle_cnt[26] & BB1L25;
BB1_settle_cnt[26] = DFFE(BB1_settle_cnt[26]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27] at LC10_16_V1
--operation mode is normal

BB1_settle_cnt[27]_lut_out = BB1L071 & (BB1L462Q # BB1_settle_cnt[27] & BB1L25) # !BB1L071 & BB1_settle_cnt[27] & BB1L25;
BB1_settle_cnt[27] = DFFE(BB1_settle_cnt[27]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|i~5747 at LC4_15_V1
--operation mode is normal

BB1L402 = BB1_settle_cnt[24] # BB1_settle_cnt[26] # BB1_settle_cnt[25] # BB1_settle_cnt[27];


--BB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20] at LC10_13_V1
--operation mode is normal

BB1_settle_cnt[20]_lut_out = BB1L25 & (BB1_settle_cnt[20] # BB1L462Q & BB1L651) # !BB1L25 & BB1L462Q & BB1L651;
BB1_settle_cnt[20] = DFFE(BB1_settle_cnt[20]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21] at LC4_13_V1
--operation mode is normal

BB1_settle_cnt[21]_lut_out = BB1L25 & (BB1_settle_cnt[21] # BB1L462Q & BB1L851) # !BB1L25 & BB1L462Q & BB1L851;
BB1_settle_cnt[21] = DFFE(BB1_settle_cnt[21]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22] at LC7_13_V1
--operation mode is normal

BB1_settle_cnt[22]_lut_out = BB1L25 & (BB1_settle_cnt[22] # BB1L462Q & BB1L061) # !BB1L25 & BB1L462Q & BB1L061;
BB1_settle_cnt[22] = DFFE(BB1_settle_cnt[22]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23] at LC8_13_V1
--operation mode is normal

BB1_settle_cnt[23]_lut_out = BB1L25 & (BB1_settle_cnt[23] # BB1L462Q & BB1L261) # !BB1L25 & BB1L462Q & BB1L261;
BB1_settle_cnt[23] = DFFE(BB1_settle_cnt[23]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L502 is atwd:atwd0|atwd_control:inst_atwd_control|i~5748 at LC2_13_V1
--operation mode is normal

BB1L502 = BB1_settle_cnt[21] # BB1_settle_cnt[20] # BB1_settle_cnt[22] # BB1_settle_cnt[23];


--BB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16] at LC3_13_V1
--operation mode is normal

BB1_settle_cnt[16]_lut_out = BB1L25 & (BB1_settle_cnt[16] # BB1L462Q & BB1L841) # !BB1L25 & BB1L462Q & BB1L841;
BB1_settle_cnt[16] = DFFE(BB1_settle_cnt[16]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17] at LC5_13_V1
--operation mode is normal

BB1_settle_cnt[17]_lut_out = BB1L25 & (BB1_settle_cnt[17] # BB1L462Q & BB1L051) # !BB1L25 & BB1L462Q & BB1L051;
BB1_settle_cnt[17] = DFFE(BB1_settle_cnt[17]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18] at LC1_13_V1
--operation mode is normal

BB1_settle_cnt[18]_lut_out = BB1L462Q & (BB1L251 # BB1_settle_cnt[18] & BB1L25) # !BB1L462Q & BB1_settle_cnt[18] & BB1L25;
BB1_settle_cnt[18] = DFFE(BB1_settle_cnt[18]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19] at LC9_13_V1
--operation mode is normal

BB1_settle_cnt[19]_lut_out = BB1L25 & (BB1_settle_cnt[19] # BB1L462Q & BB1L451) # !BB1L25 & BB1L462Q & BB1L451;
BB1_settle_cnt[19] = DFFE(BB1_settle_cnt[19]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L602 is atwd:atwd0|atwd_control:inst_atwd_control|i~5749 at LC6_13_V1
--operation mode is normal

BB1L602 = BB1_settle_cnt[16] # BB1_settle_cnt[19] # BB1_settle_cnt[17] # BB1_settle_cnt[18];


--BB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|i~5750 at LC2_15_V1
--operation mode is normal

BB1L702 = BB1L402 # BB1L502 # BB1L602 # BB1L302;


--BB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12] at LC10_1_V3
--operation mode is normal

BB1_settle_cnt[12]_lut_out = BB1L25 & (BB1_settle_cnt[12] # BB1L462Q & BB1L041) # !BB1L25 & BB1L462Q & BB1L041;
BB1_settle_cnt[12] = DFFE(BB1_settle_cnt[12]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13] at LC8_1_V3
--operation mode is normal

BB1_settle_cnt[13]_lut_out = BB1_settle_cnt[13] & (BB1L25 # BB1L462Q & BB1L241) # !BB1_settle_cnt[13] & BB1L462Q & BB1L241;
BB1_settle_cnt[13] = DFFE(BB1_settle_cnt[13]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14] at LC3_1_V3
--operation mode is normal

BB1_settle_cnt[14]_lut_out = BB1L462Q & (BB1L441 # BB1_settle_cnt[14] & BB1L25) # !BB1L462Q & BB1_settle_cnt[14] & BB1L25;
BB1_settle_cnt[14] = DFFE(BB1_settle_cnt[14]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15] at LC7_1_V3
--operation mode is normal

BB1_settle_cnt[15]_lut_out = BB1L462Q & (BB1L641 # BB1_settle_cnt[15] & BB1L25) # !BB1L462Q & BB1_settle_cnt[15] & BB1L25;
BB1_settle_cnt[15] = DFFE(BB1_settle_cnt[15]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|i~5751 at LC5_1_V3
--operation mode is normal

BB1L802 = BB1_settle_cnt[13] # BB1_settle_cnt[15] # BB1_settle_cnt[12] # BB1_settle_cnt[14];


--BB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8] at LC6_15_V1
--operation mode is normal

BB1_settle_cnt[8]_lut_out = BB1L231 & (BB1L462Q # BB1_settle_cnt[8] & BB1L25) # !BB1L231 & BB1_settle_cnt[8] & BB1L25;
BB1_settle_cnt[8] = DFFE(BB1_settle_cnt[8]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9] at LC9_11_V1
--operation mode is normal

BB1_settle_cnt[9]_lut_out = BB1L25 & (BB1_settle_cnt[9] # BB1L431 & BB1L462Q) # !BB1L25 & BB1L431 & BB1L462Q;
BB1_settle_cnt[9] = DFFE(BB1_settle_cnt[9]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10] at LC7_11_V1
--operation mode is normal

BB1_settle_cnt[10]_lut_out = BB1_settle_cnt[10] & (BB1L25 # BB1L631 & BB1L462Q) # !BB1_settle_cnt[10] & BB1L631 & BB1L462Q;
BB1_settle_cnt[10] = DFFE(BB1_settle_cnt[10]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11] at LC8_11_V1
--operation mode is normal

BB1_settle_cnt[11]_lut_out = BB1L462Q & (BB1L831 # BB1_settle_cnt[11] & BB1L25) # !BB1L462Q & BB1_settle_cnt[11] & BB1L25;
BB1_settle_cnt[11] = DFFE(BB1_settle_cnt[11]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L902 is atwd:atwd0|atwd_control:inst_atwd_control|i~5752 at LC4_11_V1
--operation mode is normal

BB1L902 = BB1_settle_cnt[10] # BB1_settle_cnt[9] # BB1_settle_cnt[11] # BB1_settle_cnt[8];


--BB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4] at LC2_11_V1
--operation mode is normal

BB1_settle_cnt[4]_lut_out = BB1_settle_cnt[4] & (BB1L25 # BB1L462Q & BB1L421) # !BB1_settle_cnt[4] & BB1L462Q & BB1L421;
BB1_settle_cnt[4] = DFFE(BB1_settle_cnt[4]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5] at LC6_11_V1
--operation mode is normal

BB1_settle_cnt[5]_lut_out = BB1_settle_cnt[5] & (BB1L25 # BB1L462Q & BB1L621) # !BB1_settle_cnt[5] & BB1L462Q & BB1L621;
BB1_settle_cnt[5] = DFFE(BB1_settle_cnt[5]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6] at LC3_11_V1
--operation mode is normal

BB1_settle_cnt[6]_lut_out = BB1L25 & (BB1_settle_cnt[6] # BB1L821 & BB1L462Q) # !BB1L25 & BB1L821 & BB1L462Q;
BB1_settle_cnt[6] = DFFE(BB1_settle_cnt[6]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7] at LC10_11_V1
--operation mode is normal

BB1_settle_cnt[7]_lut_out = BB1L25 & (BB1_settle_cnt[7] # BB1L031 & BB1L462Q) # !BB1L25 & BB1L031 & BB1L462Q;
BB1_settle_cnt[7] = DFFE(BB1_settle_cnt[7]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|i~5753 at LC5_11_V1
--operation mode is normal

BB1L012 = BB1_settle_cnt[5] # BB1_settle_cnt[4] # BB1_settle_cnt[6] # !BB1_settle_cnt[7];


--BB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0] at LC3_10_V1
--operation mode is normal

BB1_settle_cnt[0]_lut_out = BB1_settle_cnt[0] & (BB1L25 # BB1L462Q & BB1L611) # !BB1_settle_cnt[0] & BB1L462Q & BB1L611;
BB1_settle_cnt[0] = DFFE(BB1_settle_cnt[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1] at LC10_9_V1
--operation mode is normal

BB1_settle_cnt[1]_lut_out = BB1L462Q & (BB1L811 # BB1_settle_cnt[1] & BB1L25) # !BB1L462Q & BB1_settle_cnt[1] & BB1L25;
BB1_settle_cnt[1] = DFFE(BB1_settle_cnt[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2] at LC4_10_V1
--operation mode is normal

BB1_settle_cnt[2]_lut_out = BB1_settle_cnt[2] & (BB1L25 # BB1L462Q & BB1L021) # !BB1_settle_cnt[2] & BB1L462Q & BB1L021;
BB1_settle_cnt[2] = DFFE(BB1_settle_cnt[2]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3] at LC2_10_V1
--operation mode is normal

BB1_settle_cnt[3]_lut_out = BB1_settle_cnt[3] & (BB1L25 # BB1L462Q & BB1L221) # !BB1_settle_cnt[3] & BB1L462Q & BB1L221;
BB1_settle_cnt[3] = DFFE(BB1_settle_cnt[3]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|i~5754 at LC1_9_V1
--operation mode is normal

BB1L112 = BB1_settle_cnt[1] # BB1_settle_cnt[2] # BB1_settle_cnt[3] # BB1_settle_cnt[0];


--BB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|i~5755 at LC1_10_V1
--operation mode is normal

BB1L212 = BB1L802 # BB1L902 # BB1L112 # BB1L012;


--BB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|i~0 at LC10_15_V1
--operation mode is normal

BB1L05 = BB1L702 # BB1L212;


--BB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|i300~17 at LC10_1_Z3
--operation mode is normal

BB1L54 = BB1L552Q & (BB1L791 # BB1L202);


--BB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|i~5756 at LC4_6_Z3
--operation mode is normal

BB1L312 = BB1L652Q # BB1L262Q # BB1L752Q # !BB2L752Q;


--CB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~21 at LC9_3_R2
--operation mode is normal

CB1L871Q_lut_out = CB1L211 & (!CB1L771Q & BB1L452Q # !CB1_divide_cnt[1]) # !CB1L211 & !CB1L771Q & BB1L452Q;
CB1L871Q = DFFE(CB1L871Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB1_divide_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[1] at LC4_4_R2
--operation mode is normal

CB1_divide_cnt[1]_lut_out = !CB1_rst_divide & (CB1_divide_cnt[1] $ CB1_divide_cnt[0]);
CB1_divide_cnt[1] = DFFE(CB1_divide_cnt[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB1L181Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~24 at LC2_3_R2
--operation mode is normal

CB1L181Q_lut_out = (CB1L081Q & !CB1_divide_cnt[1]) & CASCADE(CB1L041);
CB1L181Q = DFFE(CB1L181Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|i308~12 at LC4_5_Z3
--operation mode is normal

BB1L84 = DB1_TriggerComplete_in_sync & (BB1L362Q # K1L1Q & Y1_command_2_local[3]) # !DB1_TriggerComplete_in_sync & K1L1Q & Y1_command_2_local[3];


--DB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old at LC2_3_Z2
--operation mode is normal

DB2_enable_old_lut_out = Y1_command_0_local[8];
DB2_enable_old = DFFE(DB2_enable_old_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L2Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0 at LC8_3_Z2
--operation mode is normal

BB2L2Q_lut_out = BB2L862Q # BB2L2Q & BB2L25 # !BB2L752Q;
BB2L2Q = DFFE(BB2L2Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--DB2L11 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i98~30 at LC2_2_Z2
--operation mode is normal

DB2L11 = !DB2_enable_old & Y1_command_0_local[8] & !BB2L2Q;


--DB2_enable_LED_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_sig at LC10_4_Z2
--operation mode is normal

DB2_enable_LED_sig_lut_out = DB2_ATWDTrigger_sig & !DB2_enable_LED_old & Y1_command_0_local[11] # !DB2_ATWDTrigger_sig & (DB2_enable_LED_sig # !DB2_enable_LED_old & Y1_command_0_local[11]);
DB2_enable_LED_sig = DFFE(DB2_enable_LED_sig_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--DB2L21 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i98~31 at LC6_3_Z2
--operation mode is normal

DB2L21 = !BB2L2Q & DB2_enable_LED_sig;


--DB2_i99 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i99 at LC1_2_Z2
--operation mode is normal

DB2_i99 = DB2_ATWDTrigger_sig # DB2L11 # DB2L21 & X1L6;


--BB2L222Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0 at LC7_3_V2
--operation mode is normal

BB2L222Q_lut_out = BB2L662Q # BB2L222Q & (BB2L162Q # !BB2L781);
BB2L222Q = DFFE(BB2L222Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--DB2_rst_trg is atwd:atwd1|atwd_trigger:inst_atwd_trigger|rst_trg at LC3_12_U2
--operation mode is normal

DB2_rst_trg_lut_out = !DB2L61 # !DB2_discFF;
DB2_rst_trg = DFFE(DB2_rst_trg_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--DB2_no_trigger is atwd:atwd1|atwd_trigger:inst_atwd_trigger|no_trigger at LC4_1_Z2
--operation mode is normal

DB2_no_trigger_lut_out = DB2_launch_window_got_disc;
DB2_no_trigger = DFFE(DB2_no_trigger_lut_out, GLOBAL(FE2_outclock0), , , );


--DB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC10_1_Z2
--operation mode is normal

DB2_enable_disc_sig_lut_out = DB2_enable_disc_old & !DB2_ATWDTrigger_sig & DB2_enable_disc_sig # !DB2_enable_disc_old & (C2L72 # !DB2_ATWDTrigger_sig & DB2_enable_disc_sig);
DB2_enable_disc_sig = DFFE(DB2_enable_disc_sig_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--DB2L41 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i108~106 at LC6_1_Z2
--operation mode is normal

DB2L41 = DB2_no_trigger # !DB2_enable_disc_sig;


--BB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28] at LC9_13_V2
--operation mode is normal

BB2_digitize_cnt[28]_lut_out = BB2L852Q & (BB2L011 # BB2L35 & BB2_digitize_cnt[28]) # !BB2L852Q & BB2L35 & BB2_digitize_cnt[28];
BB2_digitize_cnt[28] = DFFE(BB2_digitize_cnt[28]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29] at LC1_12_V2
--operation mode is normal

BB2_digitize_cnt[29]_lut_out = BB2_digitize_cnt[29] & (BB2L35 # BB2L852Q & BB2L211) # !BB2_digitize_cnt[29] & BB2L852Q & BB2L211;
BB2_digitize_cnt[29] = DFFE(BB2_digitize_cnt[29]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30] at LC4_12_V2
--operation mode is normal

BB2_digitize_cnt[30]_lut_out = BB2L35 & (BB2_digitize_cnt[30] # BB2L852Q & BB2L411) # !BB2L35 & BB2L852Q & BB2L411;
BB2_digitize_cnt[30] = DFFE(BB2_digitize_cnt[30]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31] at LC10_13_V2
--operation mode is normal

BB2_digitize_cnt[31]_lut_out = BB2L852Q & (BB2L611 # BB2L35 & BB2_digitize_cnt[31]) # !BB2L852Q & BB2L35 & BB2_digitize_cnt[31];
BB2_digitize_cnt[31] = DFFE(BB2_digitize_cnt[31]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|i~5723 at LC5_12_V2
--operation mode is normal

BB2L291 = BB2_digitize_cnt[29] # BB2_digitize_cnt[28] # BB2_digitize_cnt[30] # BB2_digitize_cnt[31];


--BB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24] at LC6_12_V2
--operation mode is normal

BB2_digitize_cnt[24]_lut_out = BB2_digitize_cnt[24] & (BB2L35 # BB2L852Q & BB2L201) # !BB2_digitize_cnt[24] & BB2L852Q & BB2L201;
BB2_digitize_cnt[24] = DFFE(BB2_digitize_cnt[24]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25] at LC7_10_V2
--operation mode is normal

BB2_digitize_cnt[25]_lut_out = BB2L852Q & (BB2L401 # BB2_digitize_cnt[25] & BB2L35) # !BB2L852Q & BB2_digitize_cnt[25] & BB2L35;
BB2_digitize_cnt[25] = DFFE(BB2_digitize_cnt[25]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26] at LC7_13_V2
--operation mode is normal

BB2_digitize_cnt[26]_lut_out = BB2L852Q & (BB2L601 # BB2L35 & BB2_digitize_cnt[26]) # !BB2L852Q & BB2L35 & BB2_digitize_cnt[26];
BB2_digitize_cnt[26] = DFFE(BB2_digitize_cnt[26]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27] at LC8_13_V2
--operation mode is normal

BB2_digitize_cnt[27]_lut_out = BB2L852Q & (BB2L801 # BB2L35 & BB2_digitize_cnt[27]) # !BB2L852Q & BB2L35 & BB2_digitize_cnt[27];
BB2_digitize_cnt[27] = DFFE(BB2_digitize_cnt[27]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|i~5724 at LC3_12_V2
--operation mode is normal

BB2L391 = BB2_digitize_cnt[24] # BB2_digitize_cnt[26] # BB2_digitize_cnt[25] # BB2_digitize_cnt[27];


--BB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20] at LC7_12_V2
--operation mode is normal

BB2_digitize_cnt[20]_lut_out = BB2_digitize_cnt[20] & (BB2L35 # BB2L852Q & BB2L49) # !BB2_digitize_cnt[20] & BB2L852Q & BB2L49;
BB2_digitize_cnt[20] = DFFE(BB2_digitize_cnt[20]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21] at LC9_6_V2
--operation mode is normal

BB2_digitize_cnt[21]_lut_out = BB2_digitize_cnt[21] & (BB2L35 # BB2L852Q & BB2L69) # !BB2_digitize_cnt[21] & BB2L852Q & BB2L69;
BB2_digitize_cnt[21] = DFFE(BB2_digitize_cnt[21]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22] at LC2_10_V2
--operation mode is normal

BB2_digitize_cnt[22]_lut_out = BB2L852Q & (BB2L89 # BB2_digitize_cnt[22] & BB2L35) # !BB2L852Q & BB2_digitize_cnt[22] & BB2L35;
BB2_digitize_cnt[22] = DFFE(BB2_digitize_cnt[22]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23] at LC2_12_V2
--operation mode is normal

BB2_digitize_cnt[23]_lut_out = BB2_digitize_cnt[23] & (BB2L35 # BB2L852Q & BB2L001) # !BB2_digitize_cnt[23] & BB2L852Q & BB2L001;
BB2_digitize_cnt[23] = DFFE(BB2_digitize_cnt[23]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|i~5725 at LC10_12_V2
--operation mode is normal

BB2L491 = BB2_digitize_cnt[21] # BB2_digitize_cnt[22] # BB2_digitize_cnt[20] # BB2_digitize_cnt[23];


--BB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16] at LC6_10_V2
--operation mode is normal

BB2_digitize_cnt[16]_lut_out = BB2L852Q & (BB2L68 # BB2_digitize_cnt[16] & BB2L35) # !BB2L852Q & BB2_digitize_cnt[16] & BB2L35;
BB2_digitize_cnt[16] = DFFE(BB2_digitize_cnt[16]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17] at LC3_10_V2
--operation mode is normal

BB2_digitize_cnt[17]_lut_out = BB2L852Q & (BB2L88 # BB2_digitize_cnt[17] & BB2L35) # !BB2L852Q & BB2_digitize_cnt[17] & BB2L35;
BB2_digitize_cnt[17] = DFFE(BB2_digitize_cnt[17]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18] at LC5_10_V2
--operation mode is normal

BB2_digitize_cnt[18]_lut_out = BB2L852Q & (BB2L09 # BB2_digitize_cnt[18] & BB2L35) # !BB2L852Q & BB2_digitize_cnt[18] & BB2L35;
BB2_digitize_cnt[18] = DFFE(BB2_digitize_cnt[18]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19] at LC8_10_V2
--operation mode is normal

BB2_digitize_cnt[19]_lut_out = BB2L35 & (BB2_digitize_cnt[19] # BB2L852Q & BB2L29) # !BB2L35 & BB2L852Q & BB2L29;
BB2_digitize_cnt[19] = DFFE(BB2_digitize_cnt[19]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|i~5726 at LC1_10_V2
--operation mode is normal

BB2L591 = BB2_digitize_cnt[17] # BB2_digitize_cnt[18] # BB2_digitize_cnt[19] # BB2_digitize_cnt[16];


--BB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|i~5727 at LC9_12_V2
--operation mode is normal

BB2L691 = BB2L491 # BB2L291 # BB2L391 # BB2L591;


--BB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12] at LC10_10_V2
--operation mode is normal

BB2_digitize_cnt[12]_lut_out = BB2L87 & (BB2L852Q # BB2_digitize_cnt[12] & BB2L35) # !BB2L87 & BB2_digitize_cnt[12] & BB2L35;
BB2_digitize_cnt[12] = DFFE(BB2_digitize_cnt[12]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13] at LC10_6_V2
--operation mode is normal

BB2_digitize_cnt[13]_lut_out = BB2L35 & (BB2_digitize_cnt[13] # BB2L852Q & BB2L08) # !BB2L35 & BB2L852Q & BB2L08;
BB2_digitize_cnt[13] = DFFE(BB2_digitize_cnt[13]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14] at LC4_10_V2
--operation mode is normal

BB2_digitize_cnt[14]_lut_out = BB2_digitize_cnt[14] & (BB2L35 # BB2L852Q & BB2L28) # !BB2_digitize_cnt[14] & BB2L852Q & BB2L28;
BB2_digitize_cnt[14] = DFFE(BB2_digitize_cnt[14]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15] at LC7_6_V2
--operation mode is normal

BB2_digitize_cnt[15]_lut_out = BB2_digitize_cnt[15] & (BB2L35 # BB2L852Q & BB2L48) # !BB2_digitize_cnt[15] & BB2L852Q & BB2L48;
BB2_digitize_cnt[15] = DFFE(BB2_digitize_cnt[15]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|i~5728 at LC10_1_V2
--operation mode is normal

BB2L791 = BB2_digitize_cnt[14] # BB2_digitize_cnt[15] # BB2_digitize_cnt[13] # BB2_digitize_cnt[12];


--BB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8] at LC6_8_V2
--operation mode is normal

BB2_digitize_cnt[8]_lut_out = BB2L35 & (BB2_digitize_cnt[8] # BB2L852Q & BB2L07) # !BB2L35 & BB2L852Q & BB2L07;
BB2_digitize_cnt[8] = DFFE(BB2_digitize_cnt[8]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10] at LC4_8_V2
--operation mode is normal

BB2_digitize_cnt[10]_lut_out = BB2_digitize_cnt[10] & (BB2L35 # BB2L47 & BB2L852Q) # !BB2_digitize_cnt[10] & BB2L47 & BB2L852Q;
BB2_digitize_cnt[10] = DFFE(BB2_digitize_cnt[10]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11] at LC9_8_V2
--operation mode is normal

BB2_digitize_cnt[11]_lut_out = BB2L35 & (BB2_digitize_cnt[11] # BB2L852Q & BB2L67) # !BB2L35 & BB2L852Q & BB2L67;
BB2_digitize_cnt[11] = DFFE(BB2_digitize_cnt[11]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9] at LC8_8_V2
--operation mode is normal

BB2_digitize_cnt[9]_lut_out = BB2L35 & (BB2_digitize_cnt[9] # BB2L852Q & BB2L27) # !BB2L35 & BB2L852Q & BB2L27;
BB2_digitize_cnt[9] = DFFE(BB2_digitize_cnt[9]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|i~5729 at LC5_8_V2
--operation mode is normal

BB2L891 = BB2_digitize_cnt[11] # BB2_digitize_cnt[10] # BB2_digitize_cnt[8] # !BB2_digitize_cnt[9];


--BB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4] at LC3_8_V2
--operation mode is normal

BB2_digitize_cnt[4]_lut_out = BB2_digitize_cnt[4] & (BB2L35 # BB2L852Q & BB2L26) # !BB2_digitize_cnt[4] & BB2L852Q & BB2L26;
BB2_digitize_cnt[4] = DFFE(BB2_digitize_cnt[4]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5] at LC1_8_V2
--operation mode is normal

BB2_digitize_cnt[5]_lut_out = BB2_digitize_cnt[5] & (BB2L35 # BB2L852Q & BB2L46) # !BB2_digitize_cnt[5] & BB2L852Q & BB2L46;
BB2_digitize_cnt[5] = DFFE(BB2_digitize_cnt[5]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6] at LC7_8_V2
--operation mode is normal

BB2_digitize_cnt[6]_lut_out = BB2L35 & (BB2_digitize_cnt[6] # BB2L852Q & BB2L66) # !BB2L35 & BB2L852Q & BB2L66;
BB2_digitize_cnt[6] = DFFE(BB2_digitize_cnt[6]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7] at LC10_8_V2
--operation mode is normal

BB2_digitize_cnt[7]_lut_out = BB2L35 & (BB2_digitize_cnt[7] # BB2L852Q & BB2L86) # !BB2L35 & BB2L852Q & BB2L86;
BB2_digitize_cnt[7] = DFFE(BB2_digitize_cnt[7]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|i~5730 at LC2_8_V2
--operation mode is normal

BB2L991 = BB2_digitize_cnt[5] # BB2_digitize_cnt[7] # BB2_digitize_cnt[4] # BB2_digitize_cnt[6];


--BB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0] at LC3_7_V2
--operation mode is normal

BB2_digitize_cnt[0]_lut_out = BB2L081 # BB2L062Q # BB2_digitize_cnt[0] & BB2L35;
BB2_digitize_cnt[0] = DFFE(BB2_digitize_cnt[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1] at LC4_7_V2
--operation mode is normal

BB2_digitize_cnt[1]_lut_out = BB2L852Q & (BB2L65 # BB2L35 & BB2_digitize_cnt[1]) # !BB2L852Q & BB2L35 & BB2_digitize_cnt[1];
BB2_digitize_cnt[1] = DFFE(BB2_digitize_cnt[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2] at LC1_6_V2
--operation mode is normal

BB2_digitize_cnt[2]_lut_out = BB2L852Q & (BB2L85 # BB2_digitize_cnt[2] & BB2L35) # !BB2L852Q & BB2_digitize_cnt[2] & BB2L35;
BB2_digitize_cnt[2] = DFFE(BB2_digitize_cnt[2]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3] at LC2_7_V2
--operation mode is normal

BB2_digitize_cnt[3]_lut_out = BB2L852Q & (BB2L06 # BB2_digitize_cnt[3] & BB2L35) # !BB2L852Q & BB2_digitize_cnt[3] & BB2L35;
BB2_digitize_cnt[3] = DFFE(BB2_digitize_cnt[3]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|i~5731 at LC5_6_V2
--operation mode is normal

BB2L002 = BB2_digitize_cnt[2] # BB2_digitize_cnt[3] # BB2_digitize_cnt[1] # BB2_digitize_cnt[0];


--BB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|i~5732 at LC6_1_V2
--operation mode is normal

BB2L102 = BB2L791 # BB2L991 # BB2L891 # BB2L002;


--BB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|i306~36 at LC5_1_V2
--operation mode is normal

BB2L74 = BB2L852Q & !BB2L102 & !BB2L691;


--CB2L471Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC6_8_S4
--operation mode is normal

CB2L471Q_lut_out = CB2L181Q # CB2L471Q & (CB2L871Q # !CB2L111);
CB2L471Q = DFFE(CB2L471Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--K1L3Q is coinc:inst_coinc|atwd1_LC_abort~reg0 at LC10_8_X2
--operation mode is normal

K1L3Q_lut_out = K1L232 & !K1L221 & !K1L432 & K1L911;
K1L3Q = DFFE(K1L3Q_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--i630 is i630 at LC8_2_V2
--operation mode is normal

i630 = K1L3Q & Y1_command_2_local[3];


--BB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|i310~31 at LC10_3_V2
--operation mode is normal

BB2L94 = BB2L952Q & DB2_ATWDTrigger_sig;


--DB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC3_10_V3
--operation mode is normal

DB2_TriggerComplete_in_sync_lut_out = DB2_TriggerComplete_in_0;
DB2_TriggerComplete_in_sync = DFFE(DB2_TriggerComplete_in_sync_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28] at LC1_15_V4
--operation mode is normal

BB2_settle_cnt[28]_lut_out = BB2_settle_cnt[28] & (BB2L812 # BB2L762Q & BB2L371) # !BB2_settle_cnt[28] & BB2L762Q & BB2L371;
BB2_settle_cnt[28] = DFFE(BB2_settle_cnt[28]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29] at LC7_14_V4
--operation mode is normal

BB2_settle_cnt[29]_lut_out = BB2_settle_cnt[29] & (BB2L812 # BB2L762Q & BB2L571) # !BB2_settle_cnt[29] & BB2L762Q & BB2L571;
BB2_settle_cnt[29] = DFFE(BB2_settle_cnt[29]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30] at LC10_14_V4
--operation mode is normal

BB2_settle_cnt[30]_lut_out = BB2_settle_cnt[30] & (BB2L812 # BB2L762Q & BB2L771) # !BB2_settle_cnt[30] & BB2L762Q & BB2L771;
BB2_settle_cnt[30] = DFFE(BB2_settle_cnt[30]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31] at LC9_14_V4
--operation mode is normal

BB2_settle_cnt[31]_lut_out = BB2L762Q & (BB2L971 # BB2_settle_cnt[31] & BB2L812) # !BB2L762Q & BB2_settle_cnt[31] & BB2L812;
BB2_settle_cnt[31] = DFFE(BB2_settle_cnt[31]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L202 is atwd:atwd1|atwd_control:inst_atwd_control|i~5733 at LC8_14_V4
--operation mode is normal

BB2L202 = BB2_settle_cnt[29] # BB2_settle_cnt[31] # BB2_settle_cnt[30] # BB2_settle_cnt[28];


--BB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24] at LC3_13_V4
--operation mode is normal

BB2_settle_cnt[24]_lut_out = BB2_settle_cnt[24] & (BB2L812 # BB2L762Q & BB2L561) # !BB2_settle_cnt[24] & BB2L762Q & BB2L561;
BB2_settle_cnt[24] = DFFE(BB2_settle_cnt[24]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25] at LC6_15_V4
--operation mode is normal

BB2_settle_cnt[25]_lut_out = BB2_settle_cnt[25] & (BB2L812 # BB2L762Q & BB2L761) # !BB2_settle_cnt[25] & BB2L762Q & BB2L761;
BB2_settle_cnt[25] = DFFE(BB2_settle_cnt[25]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26] at LC7_13_V4
--operation mode is normal

BB2_settle_cnt[26]_lut_out = BB2L812 & (BB2_settle_cnt[26] # BB2L762Q & BB2L961) # !BB2L812 & BB2L762Q & BB2L961;
BB2_settle_cnt[26] = DFFE(BB2_settle_cnt[26]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27] at LC4_13_V4
--operation mode is normal

BB2_settle_cnt[27]_lut_out = BB2L812 & (BB2_settle_cnt[27] # BB2L762Q & BB2L171) # !BB2L812 & BB2L762Q & BB2L171;
BB2_settle_cnt[27] = DFFE(BB2_settle_cnt[27]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L302 is atwd:atwd1|atwd_control:inst_atwd_control|i~5734 at LC2_13_V4
--operation mode is normal

BB2L302 = BB2_settle_cnt[24] # BB2_settle_cnt[27] # BB2_settle_cnt[25] # BB2_settle_cnt[26];


--BB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20] at LC1_13_V4
--operation mode is normal

BB2_settle_cnt[20]_lut_out = BB2L751 & (BB2L762Q # BB2_settle_cnt[20] & BB2L812) # !BB2L751 & BB2_settle_cnt[20] & BB2L812;
BB2_settle_cnt[20] = DFFE(BB2_settle_cnt[20]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21] at LC5_13_V4
--operation mode is normal

BB2_settle_cnt[21]_lut_out = BB2_settle_cnt[21] & (BB2L812 # BB2L762Q & BB2L951) # !BB2_settle_cnt[21] & BB2L762Q & BB2L951;
BB2_settle_cnt[21] = DFFE(BB2_settle_cnt[21]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22] at LC6_13_V4
--operation mode is normal

BB2_settle_cnt[22]_lut_out = BB2_settle_cnt[22] & (BB2L812 # BB2L762Q & BB2L161) # !BB2_settle_cnt[22] & BB2L762Q & BB2L161;
BB2_settle_cnt[22] = DFFE(BB2_settle_cnt[22]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23] at LC10_13_V4
--operation mode is normal

BB2_settle_cnt[23]_lut_out = BB2_settle_cnt[23] & (BB2L812 # BB2L762Q & BB2L361) # !BB2_settle_cnt[23] & BB2L762Q & BB2L361;
BB2_settle_cnt[23] = DFFE(BB2_settle_cnt[23]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|i~5735 at LC9_13_V4
--operation mode is normal

BB2L402 = BB2_settle_cnt[23] # BB2_settle_cnt[22] # BB2_settle_cnt[20] # BB2_settle_cnt[21];


--BB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16] at LC5_11_V4
--operation mode is normal

BB2_settle_cnt[16]_lut_out = BB2L762Q & (BB2L941 # BB2L812 & BB2_settle_cnt[16]) # !BB2L762Q & BB2L812 & BB2_settle_cnt[16];
BB2_settle_cnt[16] = DFFE(BB2_settle_cnt[16]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17] at LC6_11_V4
--operation mode is normal

BB2_settle_cnt[17]_lut_out = BB2L762Q & (BB2L151 # BB2L812 & BB2_settle_cnt[17]) # !BB2L762Q & BB2L812 & BB2_settle_cnt[17];
BB2_settle_cnt[17] = DFFE(BB2_settle_cnt[17]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18] at LC9_11_V4
--operation mode is normal

BB2_settle_cnt[18]_lut_out = BB2L812 & (BB2_settle_cnt[18] # BB2L762Q & BB2L351) # !BB2L812 & BB2L762Q & BB2L351;
BB2_settle_cnt[18] = DFFE(BB2_settle_cnt[18]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19] at LC10_11_V4
--operation mode is normal

BB2_settle_cnt[19]_lut_out = BB2L812 & (BB2_settle_cnt[19] # BB2L762Q & BB2L551) # !BB2L812 & BB2L762Q & BB2L551;
BB2_settle_cnt[19] = DFFE(BB2_settle_cnt[19]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L502 is atwd:atwd1|atwd_control:inst_atwd_control|i~5736 at LC2_11_V4
--operation mode is normal

BB2L502 = BB2_settle_cnt[16] # BB2_settle_cnt[19] # BB2_settle_cnt[17] # BB2_settle_cnt[18];


--BB2L602 is atwd:atwd1|atwd_control:inst_atwd_control|i~5737 at LC8_13_V4
--operation mode is normal

BB2L602 = BB2L302 # BB2L402 # BB2L502 # BB2L202;


--BB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12] at LC3_11_V4
--operation mode is normal

BB2_settle_cnt[12]_lut_out = BB2_settle_cnt[12] & (BB2L812 # BB2L762Q & BB2L141) # !BB2_settle_cnt[12] & BB2L762Q & BB2L141;
BB2_settle_cnt[12] = DFFE(BB2_settle_cnt[12]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13] at LC1_11_V4
--operation mode is normal

BB2_settle_cnt[13]_lut_out = BB2L762Q & (BB2L341 # BB2L812 & BB2_settle_cnt[13]) # !BB2L762Q & BB2L812 & BB2_settle_cnt[13];
BB2_settle_cnt[13] = DFFE(BB2_settle_cnt[13]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14] at LC8_11_V4
--operation mode is normal

BB2_settle_cnt[14]_lut_out = BB2L762Q & (BB2L541 # BB2_settle_cnt[14] & BB2L812) # !BB2L762Q & BB2_settle_cnt[14] & BB2L812;
BB2_settle_cnt[14] = DFFE(BB2_settle_cnt[14]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15] at LC4_11_V4
--operation mode is normal

BB2_settle_cnt[15]_lut_out = BB2_settle_cnt[15] & (BB2L812 # BB2L762Q & BB2L741) # !BB2_settle_cnt[15] & BB2L762Q & BB2L741;
BB2_settle_cnt[15] = DFFE(BB2_settle_cnt[15]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|i~5738 at LC7_11_V4
--operation mode is normal

BB2L702 = BB2_settle_cnt[12] # BB2_settle_cnt[14] # BB2_settle_cnt[13] # BB2_settle_cnt[15];


--BB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8] at LC7_15_V4
--operation mode is normal

BB2_settle_cnt[8]_lut_out = BB2_settle_cnt[8] & (BB2L812 # BB2L762Q & BB2L331) # !BB2_settle_cnt[8] & BB2L762Q & BB2L331;
BB2_settle_cnt[8] = DFFE(BB2_settle_cnt[8]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9] at LC9_9_V4
--operation mode is normal

BB2_settle_cnt[9]_lut_out = BB2L812 & (BB2_settle_cnt[9] # BB2L762Q & BB2L531) # !BB2L812 & BB2L762Q & BB2L531;
BB2_settle_cnt[9] = DFFE(BB2_settle_cnt[9]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10] at LC10_9_V4
--operation mode is normal

BB2_settle_cnt[10]_lut_out = BB2L812 & (BB2_settle_cnt[10] # BB2L762Q & BB2L731) # !BB2L812 & BB2L762Q & BB2L731;
BB2_settle_cnt[10] = DFFE(BB2_settle_cnt[10]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11] at LC6_9_V4
--operation mode is normal

BB2_settle_cnt[11]_lut_out = BB2L812 & (BB2_settle_cnt[11] # BB2L762Q & BB2L931) # !BB2L812 & BB2L762Q & BB2L931;
BB2_settle_cnt[11] = DFFE(BB2_settle_cnt[11]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|i~5739 at LC4_9_V4
--operation mode is normal

BB2L802 = BB2_settle_cnt[11] # BB2_settle_cnt[10] # BB2_settle_cnt[8] # BB2_settle_cnt[9];


--BB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4] at LC1_9_V4
--operation mode is normal

BB2_settle_cnt[4]_lut_out = BB2_settle_cnt[4] & (BB2L812 # BB2L762Q & BB2L521) # !BB2_settle_cnt[4] & BB2L762Q & BB2L521;
BB2_settle_cnt[4] = DFFE(BB2_settle_cnt[4]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5] at LC2_9_V4
--operation mode is normal

BB2_settle_cnt[5]_lut_out = BB2_settle_cnt[5] & (BB2L812 # BB2L762Q & BB2L721) # !BB2_settle_cnt[5] & BB2L762Q & BB2L721;
BB2_settle_cnt[5] = DFFE(BB2_settle_cnt[5]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6] at LC8_9_V4
--operation mode is normal

BB2_settle_cnt[6]_lut_out = BB2L812 & (BB2_settle_cnt[6] # BB2L762Q & BB2L921) # !BB2L812 & BB2L762Q & BB2L921;
BB2_settle_cnt[6] = DFFE(BB2_settle_cnt[6]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7] at LC7_9_V4
--operation mode is normal

BB2_settle_cnt[7]_lut_out = BB2L812 & (BB2_settle_cnt[7] # BB2L762Q & BB2L131) # !BB2L812 & BB2L762Q & BB2L131;
BB2_settle_cnt[7] = DFFE(BB2_settle_cnt[7]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L902 is atwd:atwd1|atwd_control:inst_atwd_control|i~5740 at LC3_9_V4
--operation mode is normal

BB2L902 = BB2_settle_cnt[5] # BB2_settle_cnt[4] # BB2_settle_cnt[6] # !BB2_settle_cnt[7];


--BB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0] at LC3_8_V4
--operation mode is normal

BB2_settle_cnt[0]_lut_out = BB2_settle_cnt[0] & (BB2L812 # BB2L762Q & BB2L711) # !BB2_settle_cnt[0] & BB2L762Q & BB2L711;
BB2_settle_cnt[0] = DFFE(BB2_settle_cnt[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1] at LC2_8_V4
--operation mode is normal

BB2_settle_cnt[1]_lut_out = BB2L911 & (BB2L762Q # BB2_settle_cnt[1] & BB2L812) # !BB2L911 & BB2_settle_cnt[1] & BB2L812;
BB2_settle_cnt[1] = DFFE(BB2_settle_cnt[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2] at LC1_7_V4
--operation mode is normal

BB2_settle_cnt[2]_lut_out = BB2L812 & (BB2_settle_cnt[2] # BB2L762Q & BB2L121) # !BB2L812 & BB2L762Q & BB2L121;
BB2_settle_cnt[2] = DFFE(BB2_settle_cnt[2]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3] at LC4_8_V4
--operation mode is normal

BB2_settle_cnt[3]_lut_out = BB2_settle_cnt[3] & (BB2L812 # BB2L762Q & BB2L321) # !BB2_settle_cnt[3] & BB2L762Q & BB2L321;
BB2_settle_cnt[3] = DFFE(BB2_settle_cnt[3]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|i~5741 at LC3_7_V4
--operation mode is normal

BB2L012 = BB2_settle_cnt[2] # BB2_settle_cnt[1] # BB2_settle_cnt[3] # BB2_settle_cnt[0];


--BB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|i~5742 at LC5_9_V4
--operation mode is normal

BB2L112 = BB2L012 # BB2L702 # BB2L802 # BB2L902;


--BB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|i~0 at LC5_16_V4
--operation mode is normal

BB2L05 = BB2L112 # BB2L602;


--BB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|i300~17 at LC2_1_V2
--operation mode is normal

BB2L54 = BB2L852Q & (BB2L102 # BB2L691);


--BB2L212 is atwd:atwd1|atwd_control:inst_atwd_control|i~5743 at LC10_15_V2
--operation mode is normal

BB2L212 = !BB2L162Q & !BB2L662Q;


--BB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|i~5744 at LC6_15_V2
--operation mode is normal

BB2L312 = BB2L562Q # BB2L062Q # BB2L952Q # !BB2L752Q;


--CB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~21 at LC7_7_S4
--operation mode is normal

CB2L871Q_lut_out = CB2L771Q & !CB2_divide_cnt[1] & CB2L211 # !CB2L771Q & (BB2L652Q # !CB2_divide_cnt[1] & CB2L211);
CB2L871Q = DFFE(CB2L871Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB2_divide_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[1] at LC9_6_S4
--operation mode is normal

CB2_divide_cnt[1]_lut_out = !CB2_rst_divide & (CB2_divide_cnt[1] $ CB2_divide_cnt[0]);
CB2_divide_cnt[1] = DFFE(CB2_divide_cnt[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB2L181Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~24 at LC3_8_S4
--operation mode is normal

CB2L181Q_lut_out = (CB2L081Q & !CB2_divide_cnt[1]) & CASCADE(CB2L041);
CB2L181Q = DFFE(CB2L181Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|i308~12 at LC1_2_V2
--operation mode is normal

BB2L84 = K1L3Q & (Y1_command_2_local[3] # BB2L662Q & DB2_TriggerComplete_in_sync) # !K1L3Q & BB2L662Q & DB2_TriggerComplete_in_sync;


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0 at LC5_15_G3
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0 at LC6_4_Y3
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--M1L01 is fe_testpulse:inst_fe_testpulse|i~19 at LC10_14_J4
--operation mode is normal

M1L01 = Y1_command_1_local[16] & (JB62_sload_path[1] # Y1_command_1_local[17]) # !Y1_command_1_local[16] & JB62_sload_path[0] & !Y1_command_1_local[17];


--M1L11 is fe_testpulse:inst_fe_testpulse|i~20 at LC5_14_J4
--operation mode is normal

M1L11 = M1L01 & (JB62_sload_path[3] # !Y1_command_1_local[17]) # !M1L01 & Y1_command_1_local[17] & JB62_sload_path[2];


--M1L8 is fe_testpulse:inst_fe_testpulse|i~17 at LC8_15_J4
--operation mode is normal

M1L8 = Y1_command_1_local[17] & (Y1_command_1_local[16] # JB62_sload_path[14]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB62_sload_path[12];


--M1L9 is fe_testpulse:inst_fe_testpulse|i~18 at LC2_16_J4
--operation mode is normal

M1L9 = M1L8 & (JB62_sload_path[15] # !Y1_command_1_local[16]) # !M1L8 & JB62_sload_path[13] & Y1_command_1_local[16];


--M1L6 is fe_testpulse:inst_fe_testpulse|i~15 at LC4_14_J4
--operation mode is normal

M1L6 = Y1_command_1_local[16] & (JB62_sload_path[9] # Y1_command_1_local[17]) # !Y1_command_1_local[16] & JB62_sload_path[8] & !Y1_command_1_local[17];


--M1L7 is fe_testpulse:inst_fe_testpulse|i~16 at LC7_14_J4
--operation mode is normal

M1L7 = M1L6 & (JB62_sload_path[11] # !Y1_command_1_local[17]) # !M1L6 & Y1_command_1_local[17] & JB62_sload_path[10];


--M1L5 is fe_testpulse:inst_fe_testpulse|i~13 at LC10_15_J4
--operation mode is normal

M1L5 = Y1_command_1_local[18] & (Y1_command_1_local[19] # M1L9) # !Y1_command_1_local[18] & !Y1_command_1_local[19] & M1L7;


--M1L21 is fe_testpulse:inst_fe_testpulse|i~21 at LC3_14_J4
--operation mode is normal

M1L21 = Y1_command_1_local[17] & (JB62_sload_path[6] # Y1_command_1_local[16]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB62_sload_path[4];


--M1L31 is fe_testpulse:inst_fe_testpulse|i~22 at LC6_14_J4
--operation mode is normal

M1L31 = M1L21 & (JB62_sload_path[7] # !Y1_command_1_local[16]) # !M1L21 & Y1_command_1_local[16] & JB62_sload_path[5];


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3] at LC8_2_Q4
--operation mode is normal

L1_cntp[3]_lut_out = Y1_command_0_local[30] & (L1L22 # !L1L46Q & L1L75);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2] at LC1_2_Q4
--operation mode is normal

L1_cntp[2]_lut_out = Y1_command_0_local[30] & (L1L42 # !L1L46Q & L1L55);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1] at LC3_2_Q4
--operation mode is normal

L1_cntp[1]_lut_out = Y1_command_0_local[30] & (L1L72 # !L1L46Q & L1L35);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0] at LC5_2_Q4
--operation mode is normal

L1_cntp[0]_lut_out = Y1_command_0_local[30] & (L1L82 # !L1L46Q & L1L15);
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3] at LC10_9_Q4
--operation mode is normal

L1_cntn[3]_lut_out = Y1_command_0_local[30] & (L1L92 # L1L66Q & L1L05);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2] at LC9_9_Q4
--operation mode is normal

L1_cntn[2]_lut_out = Y1_command_0_local[30] & (L1L13 # L1L66Q & L1L84);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1] at LC7_9_Q4
--operation mode is normal

L1_cntn[1]_lut_out = Y1_command_0_local[30] & (L1L43 # L1L66Q & L1L64);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0] at LC5_9_Q4
--operation mode is normal

L1_cntn[0]_lut_out = Y1_command_0_local[30] & (L1L53 # L1L44 & L1L66Q);
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_up is r2r:inst_r2r|up at LC9_7_P2
--operation mode is normal

U1_up_lut_out = U1_up & (U1L34 # U1L44) # !U1_up & U1L64;
U1_up = DFFE(U1_up_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[28]);


--U1L63 is r2r:inst_r2r|i~992 at LC1_5_P2
--operation mode is normal

U1L63 = !U1_up & !U1L64 & U1L53;


--U1L73 is r2r:inst_r2r|i~993 at LC10_5_P2
--operation mode is normal

U1L73 = !U1_up & !U1L64 & U1L33;


--U1L83 is r2r:inst_r2r|i~995 at LC3_8_P2
--operation mode is normal

U1L83 = !U1_up & !U1L64 & U1L13;


--U1L93 is r2r:inst_r2r|i~997 at LC2_5_P2
--operation mode is normal

U1L93 = U1L92 & !U1_up & !U1L64;


--U1L04 is r2r:inst_r2r|i~999 at LC5_13_P2
--operation mode is normal

U1L04 = !U1_up & !U1L64 & U1L72;


--U1L14 is r2r:inst_r2r|i~1001 at LC3_13_P2
--operation mode is normal

U1L14 = !U1_up & !U1L64 & U1L52;


--U1L24 is r2r:inst_r2r|i~1003 at LC1_6_P2
--operation mode is normal

U1L24 = !U1_up & U1L32 & !U1L64;


--W1_LEDdelay[2] is single_led:inst_single_led|LEDdelay[2] at LC7_13_Z2
--operation mode is normal

W1_LEDdelay[2]_lut_out = W1_LEDdelay[1];
W1_LEDdelay[2] = DFFE(W1_LEDdelay[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L6Q is coinc:inst_coinc|atwd_coinc~11 at LC2_11_L1
--operation mode is normal

K1L6Q_lut_out = K1L8 & (!K1L47 & K1L6Q # !K1L5Q) # !K1L8 & !K1L47 & K1L6Q;
K1L6Q = DFFE(K1L6Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1L865Q is coinc:inst_coinc|state~22 at LC9_2_L1
--operation mode is normal

K1L865Q_lut_out = K1L506 & (K1L621 & K1L865Q # !K1L621 & K1L765Q) # !K1L506 & K1L865Q;
K1L865Q = DFFE(K1L865Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L765Q is coinc:inst_coinc|state~21 at LC8_4_B1
--operation mode is normal

K1L765Q_lut_out = K1L965 # !K1L665Q & K1L506 & !K1L521;
K1L765Q = DFFE(K1L765Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_last_down_pol is coinc:inst_coinc|last_down_pol at LC9_14_L1
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L274);


--K1L36 is coinc:inst_coinc|i498~325 at LC7_15_L1
--operation mode is normal

K1L36 = K1L865Q & (K1_last_down_pol # K1L765Q) # !K1L865Q & !K1_last_down_pol & K1L765Q;


--K1_i56 is coinc:inst_coinc|i56 at LC8_10_L1
--operation mode is normal

K1_i56 = Y1_command_2_local[1] # Y1_command_2_local[0];

--K1L16 is coinc:inst_coinc|i56~2 at LC8_10_L1
--operation mode is normal

K1L16 = Y1_command_2_local[1] # Y1_command_2_local[0];


--K1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0] at LC9_11_L1
--operation mode is normal

K1_coinc_down_high_delay[0]_lut_out = Y1_command_2_local[8];
K1_coinc_down_high_delay[0] = DFFE(K1_coinc_down_high_delay[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1L46 is coinc:inst_coinc|i498~326 at LC6_10_L1
--operation mode is normal

K1L46 = K1_i56 & K1L36 # !K1_i56 & Y1_command_2_local[8] & !K1_coinc_down_high_delay[0];


--K1L5Q is coinc:inst_coinc|atwd_coinc~10 at LC6_12_L1
--operation mode is normal

K1L5Q_lut_out = K1L5Q & (!K1L7Q # !K1L47) # !K1L5Q & K1L8 & (!K1L7Q # !K1L47);
K1L5Q = DFFE(K1L5Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0] at LC10_11_L1
--operation mode is normal

K1_coinc_down_low_delay[0]_lut_out = Y1_command_2_local[9];
K1_coinc_down_low_delay[0] = DFFE(K1_coinc_down_low_delay[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1L56 is coinc:inst_coinc|i499~416 at LC4_11_L1
--operation mode is normal

K1L56 = Y1_command_2_local[8] & (Y1_command_2_local[9] & !K1_coinc_down_low_delay[0] # !K1_coinc_down_high_delay[0]) # !Y1_command_2_local[8] & Y1_command_2_local[9] & !K1_coinc_down_low_delay[0];


--K1L66 is coinc:inst_coinc|i499~417 at LC10_10_L1
--operation mode is normal

K1L66 = K1L865Q # K1L765Q;


--K1_last_down is coinc:inst_coinc|last_down at LC1_15_L1
--operation mode is normal

K1_last_down_lut_out = K1L26 $ (!K1L244 & !K1L744 & K1L865Q);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L26 is coinc:inst_coinc|i60~0 at LC5_14_L1
--operation mode is normal

K1L26 = Y1_command_2_local[0] & K1_last_down # !Y1_command_2_local[1];


--K1L76 is coinc:inst_coinc|i499~418 at LC1_10_L1
--operation mode is normal

K1L76 = K1_i56 & K1L66 & !K1L26 # !K1_i56 & K1L56;


--K1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0] at LC7_16_L1
--operation mode is normal

K1_coinc_up_high_delay[0]_lut_out = Y1_command_2_local[10];
K1_coinc_up_high_delay[0] = DFFE(K1_coinc_up_high_delay[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1L86 is coinc:inst_coinc|i502~315 at LC9_16_L1
--operation mode is normal

K1L86 = !Y1_command_2_local[1] & Y1_command_2_local[10] & !K1_coinc_up_high_delay[0] & !Y1_command_2_local[0];


--K1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0] at LC3_16_L1
--operation mode is normal

K1_coinc_up_low_delay[0]_lut_out = Y1_command_2_local[11];
K1_coinc_up_low_delay[0] = DFFE(K1_coinc_up_low_delay[0]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1L07 is coinc:inst_coinc|i503~403 at LC5_16_L1
--operation mode is normal

K1L07 = K1_coinc_up_high_delay[0] & Y1_command_2_local[11] & !K1_coinc_up_low_delay[0] # !K1_coinc_up_high_delay[0] & (Y1_command_2_local[10] # Y1_command_2_local[11] & !K1_coinc_up_low_delay[0]);


--K1L17 is coinc:inst_coinc|i503~404 at LC7_10_L1
--operation mode is normal

K1L17 = K1_i56 & K1L66 & K1L26 # !K1_i56 & K1L07;


--F1_LEDdelay[2] is flasher_board:flasher_board_inst|LEDdelay[2] at LC6_10_J4
--operation mode is normal

F1_LEDdelay[2]_lut_out = F1_LEDdelay[1];
F1_LEDdelay[2] = DFFE(F1_LEDdelay[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L1 is ahb_slave:ahb_slave_inst|i275~37 at LC9_15_A1
--operation mode is normal

B1L1 = LE1_MASTERHSIZE[1] & !LE1_MASTERHBURST[1] & !LE1_MASTERHSIZE[0] & !LE1_MASTERHBURST[2];

--B1L2 is ahb_slave:ahb_slave_inst|i275~39 at LC9_15_A1
--operation mode is normal

B1L2 = LE1_MASTERHSIZE[1] & !LE1_MASTERHBURST[1] & !LE1_MASTERHSIZE[0] & !LE1_MASTERHBURST[2];


--B1L11 is ahb_slave:ahb_slave_inst|i~8103 at LC4_14_A1
--operation mode is normal

B1L11 = !B1L35Q & LE1_MASTERHTRANS[1] & !LE1_MASTERHTRANS[0] & B1L1;


--B1L5 is ahb_slave:ahb_slave_inst|i~167 at LC1_14_A1
--operation mode is normal

B1L5 = B1L55Q & LE1_MASTERHTRANS[1];


--B1L4 is ahb_slave:ahb_slave_inst|i~7 at LC3_14_A1
--operation mode is normal

B1L4 = !LE1_MASTERHBURST[1] & LE1_MASTERHBURST[0] & !LE1_MASTERHBURST[2];


--B1L21 is ahb_slave:ahb_slave_inst|i~8104 at LC9_14_A1
--operation mode is normal

B1L21 = LE1_MASTERHTRANS[1] & B1L45Q & B1L4;


--B1L31 is ahb_slave:ahb_slave_inst|i~8105 at LC7_14_A1
--operation mode is normal

B1L31 = B1L75Q # B1L5 # B1L21 # B1L11;


--B1L41 is ahb_slave:ahb_slave_inst|i~8106 at LC1_16_A1
--operation mode is normal

B1L41 = !B1L65Q & (LE1_MASTERHTRANS[1] # !B1L55Q);


--B1L51 is ahb_slave:ahb_slave_inst|i~8107 at LC4_16_A1
--operation mode is normal

B1L51 = !B1L35Q & (LE1_MASTERHTRANS[0] # !B1L1 # !LE1_MASTERHTRANS[1]);


--B1L61 is ahb_slave:ahb_slave_inst|i~8108 at LC10_16_A1
--operation mode is normal

B1L61 = B1L41 & !B1L51 & (!B1L3 # !B1L45Q);


--B1L71 is ahb_slave:ahb_slave_inst|i~8113 at LC1_12_A1
--operation mode is normal

B1L71 = B1L75Q # B1L55Q & LE1_MASTERHTRANS[1];


--B1L6 is ahb_slave:ahb_slave_inst|i~209 at LC1_13_A1
--operation mode is normal

B1L6 = LE1_MASTERHTRANS[1] # LE1_MASTERHTRANS[0];


--B1L7 is ahb_slave:ahb_slave_inst|i~210 at LC5_13_A1
--operation mode is normal

B1L7 = LE1_MASTERHTRANS[1] & !LE1_MASTERHTRANS[0];

--B1L23 is ahb_slave:ahb_slave_inst|i~8154 at LC5_13_A1
--operation mode is normal

B1L23 = LE1_MASTERHTRANS[1] & !LE1_MASTERHTRANS[0];


--B1L81 is ahb_slave:ahb_slave_inst|i~8114 at LC6_14_A1
--operation mode is normal

B1L81 = !B1L35Q & B1L1 & (B1L15Q # B1L7);


--B1L91 is ahb_slave:ahb_slave_inst|i~8115 at LC4_13_A1
--operation mode is normal

B1L91 = B1L45Q & (B1L4 # LE1_MASTERHTRANS[0] & !LE1_MASTERHTRANS[1]);


--B1L02 is ahb_slave:ahb_slave_inst|i~8117 at LC10_13_A1
--operation mode is normal

B1L02 = LE1_MASTERHWRITE & (B1L21 # B1L5 # B1L11);


--K1_LC_down_b_rst[1] is coinc:inst_coinc|LC_down_b_rst[1] at LC9_9_C3
--operation mode is normal

K1_LC_down_b_rst[1]_lut_out = K1_LC_down_b_rst[2] & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[1] = DFFE(K1_LC_down_b_rst[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_down_a_rst[1] is coinc:inst_coinc|LC_down_a_rst[1] at LC2_7_B3
--operation mode is normal

K1_LC_down_a_rst[1]_lut_out = K1_LC_down_a_rst[2] & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[1] = DFFE(K1_LC_down_a_rst[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_up_b_rst[1] is coinc:inst_coinc|LC_up_b_rst[1] at LC5_10_C3
--operation mode is normal

K1_LC_up_b_rst[1]_lut_out = K1_LC_up_b_rst[2] & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[1] = DFFE(K1_LC_up_b_rst[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_up_a_rst[1] is coinc:inst_coinc|LC_up_a_rst[1] at LC7_12_B3
--operation mode is normal

K1_LC_up_a_rst[1]_lut_out = K1_LC_up_a_rst[2] & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[1] = DFFE(K1_LC_up_a_rst[1]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--EC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39 at LC5_1_N4
--operation mode is normal

EC1L31 = !JB2_sload_path[1] & JB2_sload_path[0];


--EC1_rxcteq5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5 at LC7_6_N4
--operation mode is normal

EC1_rxcteq5 = !JB2_sload_path[4] & !JB2_sload_path[3] & JB2_sload_path[2] & EC1L31;


--EC1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31 at LC6_5_N4
--operation mode is normal

EC1L12Q_lut_out = !EC1_rxcteq5 & (EC1L12Q # SC1L61Q & EC1L52Q);
EC1L12Q = DFFE(EC1L12Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|rxd~reg at LC8_6_P1
--operation mode is normal

SC1L61Q_lut_out = WB1L36Q & (SC1L32 # !JB5_sload_path[4] & SC1L12Q);
SC1L61Q = DFFE(SC1L61Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--EC1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37 at LC4_6_N4
--operation mode is normal

EC1L52Q_lut_out = EC1L81 # JB3_sload_path[3] & EC1L82Q & EC1_rxcteq9;
EC1L52Q = DFFE(EC1L52Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--DC1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~reg at LC3_6_O2
--operation mode is normal

DC1L5Q_lut_out = VCC;
DC1L5Q = DFFE(DC1L5Q_lut_out, GLOBAL(FE1_outclock0), !KB1L82, , DC1L4);


--TB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11 at LC7_16_A4
--operation mode is normal

TB1L5 = EC1L01Q & VB1_DCMD_SEQ1;


--VB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~166 at LC9_12_L4
--operation mode is normal

VB1L2 = !EC1L92Q & !EC1L11Q;


--TB1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg at LC8_3_A4
--operation mode is normal

TB1L21Q_lut_out = VCC;
TB1L21Q = DFFE(TB1L21Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , TB1L11);


--VB1_IDLE is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE at LC2_13_L4
--operation mode is normal

VB1_IDLE_lut_out = !VB1_CRC_ERR & !VB1L82 & !VB1_CTR_ERR & !VB1L92;
VB1_IDLE = DFFE(VB1_IDLE_lut_out, GLOBAL(FE1_outclock0), !NB1L22Q, , );


--VB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~167 at LC6_12_L4
--operation mode is normal

VB1L3 = TB1L21Q & !VB1_IDLE;


--VB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176 at LC3_4_A4
--operation mode is normal

VB1L5 = !EC1L11Q & VB1_BYTE0 & (!VB1_DAT_MSG # !EC1L01Q);


--VB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177 at LC6_4_A4
--operation mode is normal

VB1L6 = VB1_BYTE3 # TB1L21Q & VB1_DCMD_SEQ1;


--EC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40 at LC8_2_N4
--operation mode is normal

EC1L41 = !JB2_sload_path[1] & !JB2_sload_path[3] & !JB2_sload_path[4] & JB2_sload_path[0];


--EC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878 at LC9_6_N4
--operation mode is normal

EC1L1 = JB2_sload_path[2] & EC1L41 & !SC1L61Q & EC1L52Q;


--EC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879 at LC3_10_A4
--operation mode is normal

EC1L2 = !JC1_dffs[2] & JC1_dffs[7] & JC1_dffs[0];


--EC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880 at LC2_9_A4
--operation mode is normal

EC1L3 = !JC1_dffs[4] & JC1_dffs[5] & JC1_dffs[6] & JC1_dffs[1];


--VB1_LEN0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|LEN0 at LC1_4_A4
--operation mode is normal

VB1_LEN0_lut_out = !EC1L92Q & (VB1_START # !EC1L01Q & VB1_LEN0);
VB1_LEN0 = DFFE(VB1_LEN0_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_STF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT at LC9_14_L4
--operation mode is normal

VB1_STF_WAIT_lut_out = !EC1L92Q & VB1L83;
VB1_STF_WAIT = DFFE(VB1_STF_WAIT_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1_START is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|START at LC5_4_A4
--operation mode is normal

VB1_START_lut_out = EC1L92Q;
VB1_START = DFFE(VB1_START_lut_out, GLOBAL(FE1_outclock0), , , );


--VB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12 at LC10_3_A4
--operation mode is normal

VB1L01 = VB1_START # VB1_STF_WAIT # VB1_BYTE0 # VB1_LEN0;


--EC1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg at LC9_9_A4
--operation mode is normal

EC1L9Q_lut_out = VB1L2 & !EC1L8 & (EC1L9Q # SC1L61Q);
EC1L9Q = DFFE(EC1L9Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--EC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg at LC5_5_N4
--operation mode is normal

EC1L02Q_lut_out = EC1_rxcteq5 & (EC1L72Q # EC1L32Q);
EC1L02Q = DFFE(EC1L02Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--EC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg at LC9_5_N4
--operation mode is normal

EC1L91Q_lut_out = EC1_rxcteq5 & (EC1L72Q # SC1L61Q & EC1L32Q);
EC1L91Q = DFFE(EC1L91Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--VB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50 at LC3_12_L4
--operation mode is normal

VB1L51 = ZB1L21 # ZB1L71 # !VB1_BYTE0;


--ND1_BYT3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3 at LC1_2_Y4
--operation mode is normal

ND1_BYT3_lut_out = ND1_BYT2;
ND1_BYT3 = DFFE(ND1_BYT3_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , XD1L9Q);


--B1L12 is ahb_slave:ahb_slave_inst|i~8127 at LC9_13_A1
--operation mode is normal

B1L12 = LE1_MASTERHTRANS[1] & (B1L55Q # B1L45Q & B1L4);


--B1L22 is ahb_slave:ahb_slave_inst|i~8128 at LC10_14_A1
--operation mode is normal

B1L22 = !B1L35Q & B1L1 & (LE1_MASTERHTRANS[1] # LE1_MASTERHTRANS[0]);


--B1L32 is ahb_slave:ahb_slave_inst|i~8130 at LC8_16_A1
--operation mode is normal

B1L32 = !LE1_MASTERHTRANS[1] & LE1_MASTERHTRANS[0];


--B1L42 is ahb_slave:ahb_slave_inst|i~8131 at LC9_16_A1
--operation mode is normal

B1L42 = B1L75Q # B1L32 & (B1L55Q # B1L45Q);


--B1L52 is ahb_slave:ahb_slave_inst|i~8132 at LC2_14_A1
--operation mode is normal

B1L52 = B1L45Q & B1L4 & (LE1_MASTERHTRANS[0] # LE1_MASTERHTRANS[1]);


--B1L62 is ahb_slave:ahb_slave_inst|i~8139 at LC8_13_A1
--operation mode is normal

B1L62 = !B1L6 & (B1L55Q # B1L45Q # !B1L35Q);


--B1L72 is ahb_slave:ahb_slave_inst|i~8140 at LC8_14_A1
--operation mode is normal

B1L72 = B1L45Q & (LE1_MASTERHBURST[1] # LE1_MASTERHBURST[2] # !LE1_MASTERHBURST[0]);


--B1L82 is ahb_slave:ahb_slave_inst|i~8141 at LC8_15_A1
--operation mode is normal

B1L82 = B1L1 & (B1L72 & !B1L32 # !B1L35Q) # !B1L1 & B1L72 & !B1L32;


--R1_data[28] is master_data_source:inst_master_data_source|data[28] at LC7_13_H3
--operation mode is normal

R1_data[28]_lut_out = !R1L401 & !R1L101 & R1L09;
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29] at LC1_13_H3
--operation mode is normal

R1_data[29]_lut_out = !R1L401 & !R1L101 & R1L29;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30] at LC2_13_H3
--operation mode is normal

R1_data[30]_lut_out = !R1L401 & !R1L101 & R1L49;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31] at LC6_13_H3
--operation mode is normal

R1_data[31]_lut_out = !R1L401 & !R1L101 & R1L69;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L79 is master_data_source:inst_master_data_source|i~698 at LC3_2_H3
--operation mode is normal

R1L79 = R1_data[29] # R1_data[30] # R1_data[28] # R1_data[31];


--R1_data[24] is master_data_source:inst_master_data_source|data[24] at LC5_11_H3
--operation mode is normal

R1_data[24]_lut_out = !R1L401 & !R1L101 & R1L28;
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25] at LC6_11_H3
--operation mode is normal

R1_data[25]_lut_out = !R1L401 & !R1L101 & R1L48;
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26] at LC9_14_H3
--operation mode is normal

R1_data[26]_lut_out = !R1L401 & !R1L101 & R1L68;
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[27] is master_data_source:inst_master_data_source|data[27] at LC4_13_H3
--operation mode is normal

R1_data[27]_lut_out = !R1L401 & !R1L101 & R1L88;
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L89 is master_data_source:inst_master_data_source|i~699 at LC6_2_H3
--operation mode is normal

R1L89 = R1_data[24] # R1_data[27] # R1_data[26] # R1_data[25];


--R1_data[20] is master_data_source:inst_master_data_source|data[20] at LC10_11_H3
--operation mode is normal

R1_data[20]_lut_out = !R1L401 & !R1L101 & R1L47;
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21] at LC8_11_H3
--operation mode is normal

R1_data[21]_lut_out = !R1L401 & !R1L101 & R1L67;
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22] at LC2_11_H3
--operation mode is normal

R1_data[22]_lut_out = !R1L401 & !R1L101 & R1L87;
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23] at LC1_11_H3
--operation mode is normal

R1_data[23]_lut_out = !R1L401 & !R1L101 & R1L08;
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L99 is master_data_source:inst_master_data_source|i~700 at LC6_1_H3
--operation mode is normal

R1L99 = R1_data[23] # R1_data[20] # R1_data[22] # R1_data[21];


--R1_data[16] is master_data_source:inst_master_data_source|data[16] at LC9_16_H3
--operation mode is normal

R1_data[16]_lut_out = !R1L401 & !R1L101 & R1L66;
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17] at LC8_16_H3
--operation mode is normal

R1_data[17]_lut_out = !R1L401 & !R1L101 & R1L86;
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18] at LC8_13_H3
--operation mode is normal

R1_data[18]_lut_out = !R1L101 & R1L07 & !R1L401;
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19] at LC10_13_H3
--operation mode is normal

R1_data[19]_lut_out = !R1L101 & R1L27 & !R1L401;
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L001 is master_data_source:inst_master_data_source|i~701 at LC3_1_H3
--operation mode is normal

R1L001 = R1_data[19] # R1_data[17] # R1_data[16] # R1_data[18];


--R1L101 is master_data_source:inst_master_data_source|i~702 at LC9_2_H3
--operation mode is normal

R1L101 = R1L001 # R1L89 # R1L99 # R1L79;


--R1_data[14] is master_data_source:inst_master_data_source|data[14] at LC4_9_H3
--operation mode is normal

R1_data[14]_lut_out = !R1L101 & !R1L401 & R1L26;
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15] at LC6_9_H3
--operation mode is normal

R1_data[15]_lut_out = !R1L101 & !R1L401 & R1L46;
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L201 is master_data_source:inst_master_data_source|i~703 at LC5_2_H3
--operation mode is normal

R1L201 = R1_data[15] # R1_data[14];


--R1_data[8] is master_data_source:inst_master_data_source|data[8] at LC9_7_H3
--operation mode is normal

R1_data[8]_lut_out = !R1L101 & !R1L401 & R1L05;
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[9] is master_data_source:inst_master_data_source|data[9] at LC10_9_H3
--operation mode is normal

R1_data[9]_lut_out = !R1L101 & !R1L401 & R1L25;
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10] at LC9_3_H3
--operation mode is normal

R1_data[10]_lut_out = !R1L401 & !R1L101 & R1L45;
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11] at LC7_9_H3
--operation mode is normal

R1_data[11]_lut_out = !R1L101 & !R1L401 & R1L65;
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L301 is master_data_source:inst_master_data_source|i~704 at LC8_4_H3
--operation mode is normal

R1L301 = R1_data[10] # R1_data[9] # R1_data[8] # R1_data[11];


--R1_data[12] is master_data_source:inst_master_data_source|data[12] at LC8_9_H3
--operation mode is normal

R1_data[12]_lut_out = !R1L101 & !R1L401 & R1L85;
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13] at LC5_7_H3
--operation mode is normal

R1_data[13]_lut_out = !R1L101 & !R1L401 & R1L06;
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L401 is master_data_source:inst_master_data_source|i~705 at LC3_3_H3
--operation mode is normal

R1L401 = R1_data[12] # R1_data[13] # R1L201 # R1L301;


--R1_data[0] is master_data_source:inst_master_data_source|data[0] at LC1_7_H3
--operation mode is normal

R1_data[0]_lut_out = !R1L101 & !R1L401 & R1L43;
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[1] is master_data_source:inst_master_data_source|data[1] at LC2_7_H3
--operation mode is normal

R1_data[1]_lut_out = !R1L101 & !R1L401 & R1L63;
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[2] is master_data_source:inst_master_data_source|data[2] at LC4_7_H3
--operation mode is normal

R1_data[2]_lut_out = !R1L101 & !R1L401 & R1L83;
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[3] is master_data_source:inst_master_data_source|data[3] at LC7_7_H3
--operation mode is normal

R1_data[3]_lut_out = !R1L101 & !R1L401 & R1L04;
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[4] is master_data_source:inst_master_data_source|data[4] at LC3_7_H3
--operation mode is normal

R1_data[4]_lut_out = !R1L101 & !R1L401 & R1L24;
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[5] is master_data_source:inst_master_data_source|data[5] at LC10_7_H3
--operation mode is normal

R1_data[5]_lut_out = !R1L101 & !R1L401 & R1L44;
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[6] is master_data_source:inst_master_data_source|data[6] at LC5_9_H3
--operation mode is normal

R1_data[6]_lut_out = !R1L101 & !R1L401 & R1L64;
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[7] is master_data_source:inst_master_data_source|data[7] at LC3_9_H3
--operation mode is normal

R1_data[7]_lut_out = !R1L101 & !R1L401 & R1L84;
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--KB1_SND_DRBT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRBT at LC6_16_E3
--operation mode is normal

KB1_SND_DRBT_lut_out = KB1L2 # !QC2L1 & Y1_com_ctrl_local[0] & KB1L8;
KB1_SND_DRBT = DFFE(KB1_SND_DRBT_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L344 is slaveregister:slaveregister_inst|i3065~110 at LC9_2_I2
--operation mode is normal

Y1L344 = B1L15Q & !B1L94Q & B1L25Q;


--Y1L1201 is slaveregister:slaveregister_inst|i~16751 at LC4_4_I2
--operation mode is normal

Y1L1201 = !B1L64Q & !B1L84Q;


--Y1L634 is slaveregister:slaveregister_inst|i2255~214 at LC4_2_I3
--operation mode is normal

Y1L634 = !B1L74Q & B1L05Q & B1L54Q & Y1L1201;


--Y1L734 is slaveregister:slaveregister_inst|i2255~215 at LC1_2_I3
--operation mode is normal

Y1L734 = !B1L74Q & !B1L05Q & !B1L24Q & !B1L44Q;


--Y1L834 is slaveregister:slaveregister_inst|i2255~216 at LC3_2_I3
--operation mode is normal

Y1L834 = Y1L734 & Y1L283 & !B1L54Q & Y1L1201;


--Y1L52 is slaveregister:slaveregister_inst|com_ctrl_local[0]~157 at LC9_2_I3
--operation mode is normal

Y1L52 = Y1L344 & Y1L72 & (Y1L634 # Y1L834);


--N1L51 is flash_ADC:inst_flash_ADC|i135~56 at LC3_16_B2
--operation mode is normal

N1L51 = FLASH_AD_D[0] & (LE1_MASTERHWDATA[0] # !Y1L054) # !FLASH_AD_D[0] & Y1L054 & LE1_MASTERHWDATA[0];


--N1_wren is flash_ADC:inst_flash_ADC|wren at LC8_1_I2
--operation mode is normal

N1_wren_lut_out = !N1_i16 & (N1_i18 & !JB72_sload_path[9] # !N1_i18 & N1_wren);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L944 is slaveregister:slaveregister_inst|i4874~36 at LC7_13_I2
--operation mode is normal

Y1L944 = !B1L74Q & B1L54Q & B1L64Q;


--N1L13 is flash_ADC:inst_flash_ADC|i180~2 at LC6_12_I2
--operation mode is normal

N1L13 = N1_wren # Y1L844 & !B1L84Q & Y1L944;


--N1_wraddress[0] is flash_ADC:inst_flash_ADC|wraddress[0] at LC4_7_F2
--operation mode is normal

N1_wraddress[0]_lut_out = JB72_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L03 is flash_ADC:inst_flash_ADC|i169~56 at LC3_15_F2
--operation mode is normal

N1L03 = B1L53Q & (N1_wraddress[0] # Y1L054) # !B1L53Q & N1_wraddress[0] & !Y1L054;


--N1_wraddress[1] is flash_ADC:inst_flash_ADC|wraddress[1] at LC9_7_F2
--operation mode is normal

N1_wraddress[1]_lut_out = JB72_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L92 is flash_ADC:inst_flash_ADC|i168~56 at LC10_16_F2
--operation mode is normal

N1L92 = N1_wraddress[1] & (B1L63Q # !Y1L054) # !N1_wraddress[1] & Y1L054 & B1L63Q;


--N1_wraddress[2] is flash_ADC:inst_flash_ADC|wraddress[2] at LC10_7_F2
--operation mode is normal

N1_wraddress[2]_lut_out = JB72_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L82 is flash_ADC:inst_flash_ADC|i167~56 at LC5_16_F2
--operation mode is normal

N1L82 = N1_wraddress[2] & (B1L73Q # !Y1L054) # !N1_wraddress[2] & Y1L054 & B1L73Q;


--N1_wraddress[3] is flash_ADC:inst_flash_ADC|wraddress[3] at LC5_8_F2
--operation mode is normal

N1_wraddress[3]_lut_out = JB72_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L72 is flash_ADC:inst_flash_ADC|i166~56 at LC6_15_F2
--operation mode is normal

N1L72 = B1L83Q & (N1_wraddress[3] # Y1L054) # !B1L83Q & N1_wraddress[3] & !Y1L054;


--N1_wraddress[4] is flash_ADC:inst_flash_ADC|wraddress[4] at LC9_8_F2
--operation mode is normal

N1_wraddress[4]_lut_out = JB72_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L62 is flash_ADC:inst_flash_ADC|i165~56 at LC9_16_F2
--operation mode is normal

N1L62 = N1_wraddress[4] & (B1L93Q # !Y1L054) # !N1_wraddress[4] & Y1L054 & B1L93Q;


--N1_wraddress[5] is flash_ADC:inst_flash_ADC|wraddress[5] at LC8_7_F2
--operation mode is normal

N1_wraddress[5]_lut_out = JB72_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L52 is flash_ADC:inst_flash_ADC|i164~56 at LC6_16_F2
--operation mode is normal

N1L52 = N1_wraddress[5] & (B1L04Q # !Y1L054) # !N1_wraddress[5] & Y1L054 & B1L04Q;


--N1_wraddress[6] is flash_ADC:inst_flash_ADC|wraddress[6] at LC6_7_F2
--operation mode is normal

N1_wraddress[6]_lut_out = JB72_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L42 is flash_ADC:inst_flash_ADC|i163~56 at LC3_16_F2
--operation mode is normal

N1L42 = N1_wraddress[6] & (B1L14Q # !Y1L054) # !N1_wraddress[6] & Y1L054 & B1L14Q;


--N1_wraddress[7] is flash_ADC:inst_flash_ADC|wraddress[7] at LC5_7_F2
--operation mode is normal

N1_wraddress[7]_lut_out = JB72_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L32 is flash_ADC:inst_flash_ADC|i162~56 at LC5_15_F2
--operation mode is normal

N1L32 = B1L24Q & (N1_wraddress[7] # Y1L054) # !B1L24Q & N1_wraddress[7] & !Y1L054;


--N1_wraddress[8] is flash_ADC:inst_flash_ADC|wraddress[8] at LC7_7_F2
--operation mode is normal

N1_wraddress[8]_lut_out = JB72_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , N1L43);


--N1L22 is flash_ADC:inst_flash_ADC|i161~56 at LC7_16_F2
--operation mode is normal

N1L22 = N1_wraddress[8] & (B1L34Q # !Y1L054) # !N1_wraddress[8] & Y1L054 & B1L34Q;


--Y1L254 is slaveregister:slaveregister_inst|i4880~24 at LC8_16_I2
--operation mode is normal

Y1L254 = Y1L844 & B1L74Q & !B1L54Q & Y1L1201;


--CB1L21Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC5_11_J2
--operation mode is normal

CB1L21Q_lut_out = ATWD0_D[0];
CB1L21Q = DFFE(CB1L21Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L51Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC3_10_J2
--operation mode is normal

CB1L51Q_lut_out = ATWD0_D[3];
CB1L51Q = DFFE(CB1L51Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L41Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC6_11_J2
--operation mode is normal

CB1L41Q_lut_out = ATWD0_D[2];
CB1L41Q = DFFE(CB1L41Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L31Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC4_10_J2
--operation mode is normal

CB1L31Q_lut_out = ATWD0_D[1];
CB1L31Q = DFFE(CB1L31Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L71Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC10_10_J2
--operation mode is normal

CB1L71Q_lut_out = ATWD0_D[5];
CB1L71Q = DFFE(CB1L71Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L61Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC7_11_J2
--operation mode is normal

CB1L61Q_lut_out = ATWD0_D[4];
CB1L61Q = DFFE(CB1L61Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L02Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC6_9_J2
--operation mode is normal

CB1L02Q_lut_out = ATWD0_D[8];
CB1L02Q = DFFE(CB1L02Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L12Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC9_10_J2
--operation mode is normal

CB1L12Q_lut_out = ATWD0_D[9];
CB1L12Q = DFFE(CB1L12Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L91Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC5_9_J2
--operation mode is normal

CB1L91Q_lut_out = ATWD0_D[7];
CB1L91Q = DFFE(CB1L91Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--CB1L81Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC7_9_J2
--operation mode is normal

CB1L81Q_lut_out = ATWD0_D[6];
CB1L81Q = DFFE(CB1L81Q_lut_out, GLOBAL(FE2_outclock0), , , CB1L11);


--FB1_i6 is atwd:atwd0|gray2bin:inst_gray2bin|i6 at LC1_9_J2
--operation mode is normal

FB1_i6 = CB1L81Q $ CB1L91Q $ CB1L02Q $ CB1L12Q;


--FB1_i8 is atwd:atwd0|gray2bin:inst_gray2bin|i8 at LC8_10_J2
--operation mode is normal

FB1_i8 = CB1L71Q $ FB1_i6 $ CB1L61Q;


--FB1_i11 is atwd:atwd0|gray2bin:inst_gray2bin|i11 at LC6_10_J2
--operation mode is normal

FB1_i11 = CB1L31Q $ CB1L41Q $ FB1_i8 $ CB1L51Q;


--C1L01 is atwd:atwd0|i25~57 at LC5_16_I2
--operation mode is normal

C1L01 = Y1L254 & LE1_MASTERHWDATA[0] # !Y1L254 & (CB1L21Q $ FB1_i11);


--CB1L22Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC5_2_R2
--operation mode is normal

CB1L22Q_lut_out = CB1L081Q # CB1L22Q & (CB1L971Q # !CB1L011);
CB1L22Q = DFFE(CB1L22Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--Y1L354 is slaveregister:slaveregister_inst|i4880~25 at LC9_13_I2
--operation mode is normal

Y1L354 = B1L15Q & B1L25Q & !B1L84Q & !B1L64Q;


--C1L62 is atwd:atwd0|i69~2 at LC5_13_I2
--operation mode is normal

C1L62 = CB1L22Q # B1L74Q & Y1L354 & !B1L54Q;


--CB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC5_5_H2
--operation mode is normal

CB1_addr_cnt[0]_lut_out = CB1L511 # CB1L971Q & CB1L19;
CB1_addr_cnt[0] = DFFE(CB1_addr_cnt[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--Y1L454 is slaveregister:slaveregister_inst|i4880~26 at LC4_16_I2
--operation mode is normal

Y1L454 = B1L15Q & B1L74Q & B1L25Q & Y1L1201;


--C1L52 is atwd:atwd0|i58~55 at LC9_16_H2
--operation mode is normal

C1L52 = B1L54Q & CB1_addr_cnt[0] # !B1L54Q & (Y1L454 & B1L53Q # !Y1L454 & CB1_addr_cnt[0]);


--CB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC10_5_H2
--operation mode is normal

CB1_addr_cnt[1]_lut_out = CB1L711 # CB1L971Q & CB1L39;
CB1_addr_cnt[1] = DFFE(CB1_addr_cnt[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C1L42 is atwd:atwd0|i57~55 at LC4_16_H2
--operation mode is normal

C1L42 = B1L54Q & CB1_addr_cnt[1] # !B1L54Q & (Y1L454 & B1L63Q # !Y1L454 & CB1_addr_cnt[1]);


--CB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC9_5_H2
--operation mode is normal

CB1_addr_cnt[2]_lut_out = CB1L911 # CB1L971Q & CB1L59;
CB1_addr_cnt[2] = DFFE(CB1_addr_cnt[2]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C1L32 is atwd:atwd0|i56~55 at LC3_15_H2
--operation mode is normal

C1L32 = B1L54Q & CB1_addr_cnt[2] # !B1L54Q & (Y1L454 & B1L73Q # !Y1L454 & CB1_addr_cnt[2]);


--CB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC6_13_H2
--operation mode is normal

CB1_addr_cnt[3]_lut_out = CB1L121 # CB1L79 & CB1L971Q;
CB1_addr_cnt[3] = DFFE(CB1_addr_cnt[3]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C1L22 is atwd:atwd0|i55~55 at LC10_16_H2
--operation mode is normal

C1L22 = B1L54Q & CB1_addr_cnt[3] # !B1L54Q & (Y1L454 & B1L83Q # !Y1L454 & CB1_addr_cnt[3]);


--CB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC7_13_H2
--operation mode is normal

CB1_addr_cnt[4]_lut_out = CB1L321 # CB1L99 & CB1L971Q;
CB1_addr_cnt[4] = DFFE(CB1_addr_cnt[4]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C1L12 is atwd:atwd0|i54~55 at LC3_16_H2
--operation mode is normal

C1L12 = B1L54Q & CB1_addr_cnt[4] # !B1L54Q & (Y1L454 & B1L93Q # !Y1L454 & CB1_addr_cnt[4]);


--CB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC10_4_H2
--operation mode is normal

CB1_addr_cnt[5]_lut_out = CB1L521 # CB1L101 & CB1L971Q;
CB1_addr_cnt[5] = DFFE(CB1_addr_cnt[5]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C1L02 is atwd:atwd0|i53~55 at LC6_16_H2
--operation mode is normal

C1L02 = B1L54Q & CB1_addr_cnt[5] # !B1L54Q & (Y1L454 & B1L04Q # !Y1L454 & CB1_addr_cnt[5]);


--CB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC3_3_H2
--operation mode is normal

CB1_addr_cnt[6]_lut_out = CB1L721 # CB1L971Q & CB1L301;
CB1_addr_cnt[6] = DFFE(CB1_addr_cnt[6]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C1L91 is atwd:atwd0|i52~55 at LC7_14_H2
--operation mode is normal

C1L91 = B1L54Q & CB1_addr_cnt[6] # !B1L54Q & (Y1L454 & B1L14Q # !Y1L454 & CB1_addr_cnt[6]);


--CB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC6_3_H2
--operation mode is normal

CB1_addr_cnt[7]_lut_out = CB1L921 # CB1L971Q & CB1L501;
CB1_addr_cnt[7] = DFFE(CB1_addr_cnt[7]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C1L81 is atwd:atwd0|i51~55 at LC5_15_H2
--operation mode is normal

C1L81 = B1L54Q & CB1_addr_cnt[7] # !B1L54Q & (Y1L454 & B1L24Q # !Y1L454 & CB1_addr_cnt[7]);


--CB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC8_3_R2
--operation mode is normal

CB1_addr_cnt[8]_lut_out = CB1L131 # CB1L971Q & CB1L701;
CB1_addr_cnt[8] = DFFE(CB1_addr_cnt[8]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C1L71 is atwd:atwd0|i50~55 at LC8_16_H2
--operation mode is normal

C1L71 = B1L54Q & CB1_addr_cnt[8] # !B1L54Q & (Y1L454 & B1L34Q # !Y1L454 & CB1_addr_cnt[8]);


--atwd0_trigger_delay is atwd0_trigger_delay at LC3_12_F2
--operation mode is normal

atwd0_trigger_delay_lut_out = DB1_ATWDTrigger_sig;
atwd0_trigger_delay = DFFE(atwd0_trigger_delay_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--i594 is i594 at LC6_5_F2
--operation mode is normal

i594 = !atwd0_trigger_delay & DB1_ATWDTrigger_sig;


--Y1L341 is slaveregister:slaveregister_inst|command_1_local[18]~32 at LC7_1_I2
--operation mode is normal

Y1L341 = Y1L541 & !B1L73Q & Y1L441 & Y1L644;


--Y1L643 is slaveregister:slaveregister_inst|dom_id[48]~198 at LC7_2_I2
--operation mode is normal

Y1L643 = B1L93Q & !B1L04Q;


--Y1L743 is slaveregister:slaveregister_inst|dom_id[48]~199 at LC2_2_I2
--operation mode is normal

Y1L743 = Y1L344 & B1L05Q & Y1L534 & Y1L643;


--Y1L2201 is slaveregister:slaveregister_inst|i~16752 at LC4_7_C2
--operation mode is normal

Y1L2201 = B1L83Q & B1L63Q;


--Y1L462 is slaveregister:slaveregister_inst|command_5_local[0]~32 at LC8_6_C2
--operation mode is normal

Y1L462 = !B1L53Q & Y1L2201 & !B1L73Q & Y1L743;


--LB1_inst39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39 at LC3_15_B3
--operation mode is normal

LB1_inst39 = VB1_CRC_ERR & !JB4L43;


--P1L86 is hit_counter:inst_hit_counter|i~324 at LC3_7_G2
--operation mode is normal

P1L86 = P1_cntXms[1] # P1_cntXms[2] # P1_cntXms[3] # P1_cntXms[0];


--P1L96 is hit_counter:inst_hit_counter|i~325 at LC2_8_G2
--operation mode is normal

P1L96 = P1_cntXms[5] # P1_cntXms[4] # P1_cntXms[6] # !P1_cntXms[7];


--P1L07 is hit_counter:inst_hit_counter|i~326 at LC4_8_G2
--operation mode is normal

P1L07 = P1_cntXms[9] # P1_cntXms[11] # P1_cntXms[8] # !P1_cntXms[10];


--P1L17 is hit_counter:inst_hit_counter|i~327 at LC3_8_G2
--operation mode is normal

P1L17 = P1_cntXms[14] # P1_cntXms[13] # P1_cntXms[12] # !P1_cntXms[15];


--P1L27 is hit_counter:inst_hit_counter|i~328 at LC4_7_G2
--operation mode is normal

P1L27 = P1L17 # P1L07 # P1L86 # P1L96;


--P1L37 is hit_counter:inst_hit_counter|i~329 at LC7_12_G2
--operation mode is normal

P1L37 = P1_cntXms[16] # !P1_cntXms[19] # !P1_cntXms[17] # !P1_cntXms[18];


--P1L47 is hit_counter:inst_hit_counter|i~330 at LC5_12_G2
--operation mode is normal

P1L47 = P1_cntXms[22] # P1_cntXms[23] # P1_cntXms[21] # !P1_cntXms[20];


--P1L57 is hit_counter:inst_hit_counter|i~331 at LC8_12_G2
--operation mode is normal

P1L57 = P1_cntXms[25] # P1_cntXms[27] # P1_cntXms[24] # P1_cntXms[26];


--P1L67 is hit_counter:inst_hit_counter|i~332 at LC3_12_G2
--operation mode is normal

P1L67 = P1_cntXms[30] # P1_cntXms[29] # P1_cntXms[28] # P1_cntXms[31];


--P1L77 is hit_counter:inst_hit_counter|i~333 at LC6_12_G2
--operation mode is normal

P1L77 = P1L57 # P1L37 # P1L47 # P1L67;


--P1L201 is hit_counter:inst_hit_counter|oneSPEcnt[0]~31 at LC9_1_G3
--operation mode is normal

P1L201 = !P1L27 & !V1L4Q & !P1L77;


--atwd1_trigger_delay is atwd1_trigger_delay at LC7_5_F2
--operation mode is normal

atwd1_trigger_delay_lut_out = DB2_ATWDTrigger_sig;
atwd1_trigger_delay = DFFE(atwd1_trigger_delay_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--i597 is i597 at LC2_5_F2
--operation mode is normal

i597 = !atwd1_trigger_delay & DB2_ATWDTrigger_sig;


--Q1L98 is hit_counter_ff:inst_hit_counter_ff|i~461 at LC4_5_T3
--operation mode is normal

Q1L98 = Q1_cntXms[3] # Q1_cntXms[1] # Q1_cntXms[2] # Q1_cntXms[0];


--Q1L09 is hit_counter_ff:inst_hit_counter_ff|i~462 at LC4_6_T3
--operation mode is normal

Q1L09 = Q1_cntXms[5] # Q1_cntXms[4] # Q1_cntXms[6] # !Q1_cntXms[7];


--Q1L19 is hit_counter_ff:inst_hit_counter_ff|i~463 at LC2_6_T3
--operation mode is normal

Q1L19 = Q1_cntXms[9] # Q1_cntXms[11] # Q1_cntXms[8] # !Q1_cntXms[10];


--Q1L29 is hit_counter_ff:inst_hit_counter_ff|i~464 at LC7_6_T3
--operation mode is normal

Q1L29 = Q1_cntXms[13] # Q1_cntXms[14] # Q1_cntXms[12] # !Q1_cntXms[15];


--Q1L39 is hit_counter_ff:inst_hit_counter_ff|i~465 at LC1_5_T3
--operation mode is normal

Q1L39 = Q1L29 # Q1L19 # Q1L98 # Q1L09;


--Q1L49 is hit_counter_ff:inst_hit_counter_ff|i~466 at LC3_8_T3
--operation mode is normal

Q1L49 = Q1_cntXms[16] # !Q1_cntXms[18] # !Q1_cntXms[17] # !Q1_cntXms[19];


--Q1L59 is hit_counter_ff:inst_hit_counter_ff|i~467 at LC6_8_T3
--operation mode is normal

Q1L59 = Q1_cntXms[21] # Q1_cntXms[22] # Q1_cntXms[23] # !Q1_cntXms[20];


--Q1L69 is hit_counter_ff:inst_hit_counter_ff|i~468 at LC3_10_T3
--operation mode is normal

Q1L69 = Q1_cntXms[25] # Q1_cntXms[27] # Q1_cntXms[24] # Q1_cntXms[26];


--Q1L79 is hit_counter_ff:inst_hit_counter_ff|i~469 at LC5_10_T3
--operation mode is normal

Q1L79 = Q1_cntXms[29] # Q1_cntXms[30] # Q1_cntXms[31] # Q1_cntXms[28];


--Q1L89 is hit_counter_ff:inst_hit_counter_ff|i~470 at LC5_8_T3
--operation mode is normal

Q1L89 = Q1L59 # Q1L69 # Q1L79 # Q1L49;


--Q1L851 is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~31 at LC6_6_T3
--operation mode is normal

Q1L851 = !V1L4Q & !Q1L39 & !Q1L89;


--Y1L334 is slaveregister:slaveregister_inst|i2187~69 at LC5_7_C2
--operation mode is normal

Y1L334 = B1L83Q & !B1L63Q;


--Y1L332 is slaveregister:slaveregister_inst|command_4_local[3]~32 at LC5_6_C2
--operation mode is normal

Y1L332 = !B1L53Q & Y1L334 & !B1L73Q & Y1L743;


--DB1L01 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i11~112 at LC4_3_L3
--operation mode is normal

DB1L01 = Y1_command_0_local[0] # !DB1_enable_LED_sig & Y1_command_0_local[3];


--Y1L911 is slaveregister:slaveregister_inst|command_0_local[30]~32 at LC10_2_I3
--operation mode is normal

Y1L911 = Y1L441 & Y1L344 & Y1L021 & Y1L634;


--Y1L554 is slaveregister:slaveregister_inst|i4887~15 at LC1_5_I2
--operation mode is normal

Y1L554 = Y1L1201 & B1L54Q & B1L74Q & Y1L844;


--CB2L21Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC7_5_E2
--operation mode is normal

CB2L21Q_lut_out = ATWD1_D[0];
CB2L21Q = DFFE(CB2L21Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L51Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC10_6_E2
--operation mode is normal

CB2L51Q_lut_out = ATWD1_D[3];
CB2L51Q = DFFE(CB2L51Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L41Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC5_15_E2
--operation mode is normal

CB2L41Q_lut_out = ATWD1_D[2];
CB2L41Q = DFFE(CB2L41Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L31Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC6_6_E2
--operation mode is normal

CB2L31Q_lut_out = ATWD1_D[1];
CB2L31Q = DFFE(CB2L31Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L71Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC8_6_E2
--operation mode is normal

CB2L71Q_lut_out = ATWD1_D[5];
CB2L71Q = DFFE(CB2L71Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L61Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC3_15_E2
--operation mode is normal

CB2L61Q_lut_out = ATWD1_D[4];
CB2L61Q = DFFE(CB2L61Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L02Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC7_6_E2
--operation mode is normal

CB2L02Q_lut_out = ATWD1_D[8];
CB2L02Q = DFFE(CB2L02Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L12Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC6_5_E2
--operation mode is normal

CB2L12Q_lut_out = ATWD1_D[9];
CB2L12Q = DFFE(CB2L12Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L91Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC10_5_E2
--operation mode is normal

CB2L91Q_lut_out = ATWD1_D[7];
CB2L91Q = DFFE(CB2L91Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--CB2L81Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC3_5_E2
--operation mode is normal

CB2L81Q_lut_out = ATWD1_D[6];
CB2L81Q = DFFE(CB2L81Q_lut_out, GLOBAL(FE2_outclock0), , , CB2L11);


--FB2_i6 is atwd:atwd1|gray2bin:inst_gray2bin|i6 at LC9_5_E2
--operation mode is normal

FB2_i6 = CB2L91Q $ CB2L02Q $ CB2L12Q $ CB2L81Q;


--FB2_i8 is atwd:atwd1|gray2bin:inst_gray2bin|i8 at LC10_16_E2
--operation mode is normal

FB2_i8 = FB2_i6 $ CB2L61Q $ CB2L71Q;


--FB2_i11 is atwd:atwd1|gray2bin:inst_gray2bin|i11 at LC6_16_E2
--operation mode is normal

FB2_i11 = CB2L51Q $ FB2_i8 $ CB2L41Q $ CB2L31Q;


--C2L01 is atwd:atwd1|i25~57 at LC9_16_E2
--operation mode is normal

C2L01 = Y1L554 & LE1_MASTERHWDATA[0] # !Y1L554 & (CB2L21Q $ FB2_i11);


--CB2L22Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC5_16_S4
--operation mode is normal

CB2L22Q_lut_out = CB2L081Q # CB2L22Q & (CB2L971Q # !CB2L011);
CB2L22Q = DFFE(CB2L22Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L62 is atwd:atwd1|i69~2 at LC5_12_I2
--operation mode is normal

C2L62 = CB2L22Q # B1L74Q & Y1L354 & B1L54Q;


--CB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC10_5_Z2
--operation mode is normal

CB2_addr_cnt[0]_lut_out = CB2L511 # CB2L19 & CB2L971Q;
CB2_addr_cnt[0] = DFFE(CB2_addr_cnt[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L52 is atwd:atwd1|i58~55 at LC10_16_M2
--operation mode is normal

C2L52 = B1L54Q & (Y1L454 & B1L53Q # !Y1L454 & CB2_addr_cnt[0]) # !B1L54Q & CB2_addr_cnt[0];


--CB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC8_10_M2
--operation mode is normal

CB2_addr_cnt[1]_lut_out = CB2L711 # CB2L971Q & CB2L39;
CB2_addr_cnt[1] = DFFE(CB2_addr_cnt[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L42 is atwd:atwd1|i57~55 at LC6_16_M2
--operation mode is normal

C2L42 = B1L54Q & (Y1L454 & B1L63Q # !Y1L454 & CB2_addr_cnt[1]) # !B1L54Q & CB2_addr_cnt[1];


--CB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC10_10_M2
--operation mode is normal

CB2_addr_cnt[2]_lut_out = CB2L911 # CB2L971Q & CB2L59;
CB2_addr_cnt[2] = DFFE(CB2_addr_cnt[2]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L32 is atwd:atwd1|i56~55 at LC2_16_M2
--operation mode is normal

C2L32 = B1L54Q & (Y1L454 & B1L73Q # !Y1L454 & CB2_addr_cnt[2]) # !B1L54Q & CB2_addr_cnt[2];


--CB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC2_10_M2
--operation mode is normal

CB2_addr_cnt[3]_lut_out = CB2L121 # CB2L971Q & CB2L79;
CB2_addr_cnt[3] = DFFE(CB2_addr_cnt[3]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L22 is atwd:atwd1|i55~55 at LC4_16_M2
--operation mode is normal

C2L22 = B1L54Q & (Y1L454 & B1L83Q # !Y1L454 & CB2_addr_cnt[3]) # !B1L54Q & CB2_addr_cnt[3];


--CB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC5_14_M2
--operation mode is normal

CB2_addr_cnt[4]_lut_out = CB2L321 # CB2L99 & CB2L971Q;
CB2_addr_cnt[4] = DFFE(CB2_addr_cnt[4]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L12 is atwd:atwd1|i54~55 at LC3_15_M2
--operation mode is normal

C2L12 = B1L54Q & (Y1L454 & B1L93Q # !Y1L454 & CB2_addr_cnt[4]) # !B1L54Q & CB2_addr_cnt[4];


--CB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC1_10_M2
--operation mode is normal

CB2_addr_cnt[5]_lut_out = CB2L521 # CB2L971Q & CB2L101;
CB2_addr_cnt[5] = DFFE(CB2_addr_cnt[5]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L02 is atwd:atwd1|i53~55 at LC3_16_M2
--operation mode is normal

C2L02 = B1L54Q & (Y1L454 & B1L04Q # !Y1L454 & CB2_addr_cnt[5]) # !B1L54Q & CB2_addr_cnt[5];


--CB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC10_14_M2
--operation mode is normal

CB2_addr_cnt[6]_lut_out = CB2L721 # CB2L301 & CB2L971Q;
CB2_addr_cnt[6] = DFFE(CB2_addr_cnt[6]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L91 is atwd:atwd1|i52~55 at LC5_15_M2
--operation mode is normal

C2L91 = B1L54Q & (Y1L454 & B1L14Q # !Y1L454 & CB2_addr_cnt[6]) # !B1L54Q & CB2_addr_cnt[6];


--CB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC9_1_M2
--operation mode is normal

CB2_addr_cnt[7]_lut_out = CB2L921 # CB2L501 & CB2L971Q;
CB2_addr_cnt[7] = DFFE(CB2_addr_cnt[7]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L81 is atwd:atwd1|i51~55 at LC7_15_M2
--operation mode is normal

C2L81 = B1L54Q & (Y1L454 & B1L24Q # !Y1L454 & CB2_addr_cnt[7]) # !B1L54Q & CB2_addr_cnt[7];


--CB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC10_1_M2
--operation mode is normal

CB2_addr_cnt[8]_lut_out = CB2L131 # CB2L701 & CB2L971Q;
CB2_addr_cnt[8] = DFFE(CB2_addr_cnt[8]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--C2L71 is atwd:atwd1|i50~55 at LC9_16_M2
--operation mode is normal

C2L71 = B1L54Q & (Y1L454 & B1L34Q # !Y1L454 & CB2_addr_cnt[8]) # !B1L54Q & CB2_addr_cnt[8];


--ND1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT at LC3_11_Y4
--operation mode is normal

ND1_EOF_WAIT_lut_out = ND1_EOF_WAIT & (XD1L7Q # ND1_EOF & XD1L9Q) # !ND1_EOF_WAIT & ND1_EOF & XD1L9Q;
ND1_EOF_WAIT = DFFE(ND1_EOF_WAIT_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--tx_pack_rdy_20 is tx_pack_rdy_20 at LC4_1_K3
--operation mode is normal

tx_pack_rdy_20_lut_out = tx_pack_rdy_srg[1] # tx_pack_rdy_srg[2] # tx_pack_rdy_srg[0];
tx_pack_rdy_20 = DFFE(tx_pack_rdy_20_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--MB1_inst44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44 at LC3_10_K3
--operation mode is normal

MB1_inst44_lut_out = tx_pack_rdy_20;
MB1_inst44 = DFFE(MB1_inst44_lut_out, GLOBAL(FE1_outclock0), , , );


--MB1_inst46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46 at LC5_10_K3
--operation mode is normal

MB1_inst46 = tx_pack_rdy_20 & !MB1_inst44;


--MB1_inst48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48 at LC9_1_K3
--operation mode is normal

MB1_inst48 = MB1_inst46 $ (QD1L9Q & ND1L26Q & QC2L1);


--N1L41 is flash_ADC:inst_flash_ADC|i134~56 at LC3_16_G2
--operation mode is normal

N1L41 = Y1L054 & LE1_MASTERHWDATA[1] # !Y1L054 & FLASH_AD_D[1];


--K1L29 is coinc:inst_coinc|i1000~269 at LC3_7_J2
--operation mode is normal

K1L29 = K1_LC_down_a & !K1_LC_RX_down_old & K1_LC_down_b & K1L212;


--K1L39 is coinc:inst_coinc|i1000~270 at LC6_7_J2
--operation mode is normal

K1L39 = Y1_command_2_local[4] & (K1L29 # K1_i1213 & K1L091);


--K1L49 is coinc:inst_coinc|i1000~271 at LC7_2_J2
--operation mode is normal

K1L49 = K1_LC_up_a & !K1_LC_RX_up_old & K1_LC_up_b & K1L322;


--K1L59 is coinc:inst_coinc|i1000~272 at LC10_3_J2
--operation mode is normal

K1L59 = Y1_command_2_local[5] & (K1L49 # K1_i1213 & K1L102);


--K1_LCATWD_atwd_a_enable_disc_old is coinc:inst_coinc|LCATWD_atwd_a_enable_disc_old at LC2_1_L3
--operation mode is normal

K1_LCATWD_atwd_a_enable_disc_old = DFFE(H1L21, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--H1L21 is atwd_ping_pong:inst_atwd_ping_pong|i122~10 at LC2_1_L3
--operation mode is normal

H1L21 = H1_atwd0_pong_enable & (Y1_command_0_local[1] # Y1_command_0_local[15]) # !H1_atwd0_pong_enable & Y1_command_0_local[1] & !Y1_command_0_local[15];


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable at LC9_6_L3
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L4Q # H1_atwd0_pong_enable & H1L5Q;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--K1_i999 is coinc:inst_coinc|i999 at LC1_1_L3
--operation mode is normal

K1_i999 = K1_LCATWD_atwd_a_enable_disc_old & (Y1_command_0_local[15] & !H1_atwd0_pong_enable # !Y1_command_0_local[15] & !Y1_command_0_local[1]);


--C1L9 is atwd:atwd0|i24~9 at LC3_16_I2
--operation mode is normal

C1L9 = B1L54Q & FB1_i11 # !B1L54Q & (Y1L454 & LE1_MASTERHWDATA[1] # !Y1L454 & FB1_i11);


--C2L9 is atwd:atwd1|i24~9 at LC8_16_E2
--operation mode is normal

C2L9 = Y1L454 & (B1L54Q & LE1_MASTERHWDATA[1] # !B1L54Q & FB2_i11) # !Y1L454 & FB2_i11;


--N1L31 is flash_ADC:inst_flash_ADC|i133~56 at LC3_15_B2
--operation mode is normal

N1L31 = Y1L054 & LE1_MASTERHWDATA[2] # !Y1L054 & FLASH_AD_D[2];


--FB1_i9 is atwd:atwd0|gray2bin:inst_gray2bin|i9 at LC7_10_J2
--operation mode is normal

FB1_i9 = CB1L71Q $ CB1L61Q $ FB1_i6 $ CB1L51Q;


--C1L8 is atwd:atwd0|i23~9 at LC5_16_J2
--operation mode is normal

C1L8 = Y1L254 & LE1_MASTERHWDATA[2] # !Y1L254 & (FB1_i9 $ CB1L41Q);


--FB2_i9 is atwd:atwd1|gray2bin:inst_gray2bin|i9 at LC3_16_E2
--operation mode is normal

FB2_i9 = CB2L51Q $ CB2L71Q $ CB2L61Q $ FB2_i6;


--C2L8 is atwd:atwd1|i23~9 at LC5_16_E2
--operation mode is normal

C2L8 = Y1L554 & LE1_MASTERHWDATA[2] # !Y1L554 & (CB2L41Q $ FB2_i9);


--VB1_DATA_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK at LC5_14_L4
--operation mode is normal

VB1_DATA_OK_lut_out = EC1L11Q & VB1_BYTE0 & !EC1L92Q & !ZB1L7;
VB1_DATA_OK = DFFE(VB1_DATA_OK_lut_out, GLOBAL(FE1_outclock0), , , );


--LB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29 at LC10_8_U1
--operation mode is normal

LB1L3 = VB1_DATA_OK & (!JB6_pre_out[14] # !TC1_and_node[0][6] # !JB6_pre_out[15]);


--LB1_inst44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44 at LC10_9_U1
--operation mode is normal

LB1_inst44_lut_out = rx_dpr_radr_stb_20;
LB1_inst44 = DFFE(LB1_inst44_lut_out, GLOBAL(FE1_outclock0), , , );


--rx_dpr_radr_stb_20 is rx_dpr_radr_stb_20 at LC1_6_F3
--operation mode is normal

rx_dpr_radr_stb_20_lut_out = rx_dpr_radr_stb_srg[1] # rx_dpr_radr_stb_srg[2] # rx_dpr_radr_stb_srg[0];
rx_dpr_radr_stb_20 = DFFE(rx_dpr_radr_stb_20_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--LB1_inst22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22 at LC8_9_U1
--operation mode is normal

LB1_inst22 = LB1L3 $ (QC1L1 & rx_dpr_radr_stb_20 & !LB1_inst44);


--N1L21 is flash_ADC:inst_flash_ADC|i132~56 at LC5_16_B2
--operation mode is normal

N1L21 = FLASH_AD_D[3] & (LE1_MASTERHWDATA[3] # !Y1L054) # !FLASH_AD_D[3] & Y1L054 & LE1_MASTERHWDATA[3];


--C1L7 is atwd:atwd0|i22~9 at LC6_16_J2
--operation mode is normal

C1L7 = Y1L454 & (B1L54Q & FB1_i9 # !B1L54Q & LE1_MASTERHWDATA[3]) # !Y1L454 & FB1_i9;


--C2L7 is atwd:atwd1|i22~9 at LC7_16_E2
--operation mode is normal

C2L7 = Y1L454 & (B1L54Q & LE1_MASTERHWDATA[3] # !B1L54Q & FB2_i9) # !Y1L454 & FB2_i9;


--TB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~25 at LC5_13_E4
--operation mode is normal

TB1L71 = VB1_CTRL_OK & TB1L01Q;


--TB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~13 at LC1_13_E4
--operation mode is normal

TB1L91 = TB1L2Q & TB1L3Q;


--N1L11 is flash_ADC:inst_flash_ADC|i131~56 at LC3_16_D2
--operation mode is normal

N1L11 = Y1L054 & LE1_MASTERHWDATA[4] # !Y1L054 & FLASH_AD_D[4];


--C1L6 is atwd:atwd0|i21~9 at LC3_16_J2
--operation mode is normal

C1L6 = Y1L454 & (B1L54Q & FB1_i8 # !B1L54Q & LE1_MASTERHWDATA[4]) # !Y1L454 & FB1_i8;


--C2L6 is atwd:atwd1|i21~9 at LC6_15_M2
--operation mode is normal

C2L6 = B1L54Q & (Y1L454 & LE1_MASTERHWDATA[4] # !Y1L454 & FB2_i8) # !B1L54Q & FB2_i8;


--N1L01 is flash_ADC:inst_flash_ADC|i130~56 at LC6_16_D2
--operation mode is normal

N1L01 = Y1L054 & LE1_MASTERHWDATA[5] # !Y1L054 & FLASH_AD_D[5];


--C1L5 is atwd:atwd0|i20~9 at LC7_16_I2
--operation mode is normal

C1L5 = Y1L254 & LE1_MASTERHWDATA[5] # !Y1L254 & (FB1_i6 $ CB1L71Q);


--C2L5 is atwd:atwd1|i20~9 at LC10_7_A2
--operation mode is normal

C2L5 = Y1L554 & LE1_MASTERHWDATA[5] # !Y1L554 & (FB2_i6 $ CB2L71Q);


--N1L9 is flash_ADC:inst_flash_ADC|i129~56 at LC6_16_G2
--operation mode is normal

N1L9 = Y1L054 & LE1_MASTERHWDATA[6] # !Y1L054 & FLASH_AD_D[6];


--C1L4 is atwd:atwd0|i19~9 at LC7_16_H2
--operation mode is normal

C1L4 = Y1L454 & (B1L54Q & FB1_i6 # !B1L54Q & LE1_MASTERHWDATA[6]) # !Y1L454 & FB1_i6;


--KB1L22 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~13 at LC3_12_E4
--operation mode is normal

KB1L22 = !KB1_DOM_REBOOT & !KB1_SYS_RESET & KB1_COM_ON;


--KB1L32 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~14 at LC6_12_E4
--operation mode is normal

KB1L32 = ND1L26Q & KB1_SND_IDLE;


--KB1_COM_OFF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF at LC5_12_E4
--operation mode is normal

KB1_COM_OFF_lut_out = KB1L02 # KB1_COM_ON & (KB1_SYS_RESET # KB1_DOM_REBOOT);
KB1_COM_OFF = DFFE(KB1_COM_OFF_lut_out, GLOBAL(FE1_outclock0), , , );


--C2L4 is atwd:atwd1|i19~9 at LC8_16_A2
--operation mode is normal

C2L4 = B1L54Q & (Y1L454 & LE1_MASTERHWDATA[6] # !Y1L454 & FB2_i6) # !B1L54Q & FB2_i6;


--N1L8 is flash_ADC:inst_flash_ADC|i128~56 at LC5_16_G2
--operation mode is normal

N1L8 = Y1L054 & LE1_MASTERHWDATA[7] # !Y1L054 & FLASH_AD_D[7];


--FB1_i5 is atwd:atwd0|gray2bin:inst_gray2bin|i5 at LC9_9_J2
--operation mode is normal

FB1_i5 = CB1L12Q $ CB1L02Q $ CB1L91Q;


--C1L3 is atwd:atwd0|i18~9 at LC5_16_H2
--operation mode is normal

C1L3 = Y1L454 & (B1L54Q & FB1_i5 # !B1L54Q & LE1_MASTERHWDATA[7]) # !Y1L454 & FB1_i5;


--FB2_i5 is atwd:atwd1|gray2bin:inst_gray2bin|i5 at LC5_5_E2
--operation mode is normal

FB2_i5 = CB2L91Q $ CB2L02Q $ CB2L12Q;


--C2L3 is atwd:atwd1|i18~9 at LC5_16_A2
--operation mode is normal

C2L3 = B1L54Q & (Y1L454 & LE1_MASTERHWDATA[7] # !Y1L454 & FB2_i5) # !B1L54Q & FB2_i5;


--N1L7 is flash_ADC:inst_flash_ADC|i127~56 at LC5_16_D2
--operation mode is normal

N1L7 = Y1L054 & LE1_MASTERHWDATA[8] # !Y1L054 & FLASH_AD_D[8];


--C1L2 is atwd:atwd0|i17~59 at LC7_15_I2
--operation mode is normal

C1L2 = Y1L254 & LE1_MASTERHWDATA[8] # !Y1L254 & (CB1L02Q $ CB1L12Q);


--DB2L01 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i11~112 at LC9_1_Z2
--operation mode is normal

DB2L01 = Y1_command_0_local[8] # !DB2_enable_LED_sig & Y1_command_0_local[11];


--C2L2 is atwd:atwd1|i17~59 at LC6_5_A2
--operation mode is normal

C2L2 = Y1L554 & LE1_MASTERHWDATA[8] # !Y1L554 & (CB2L12Q $ CB2L02Q);


--N1L6 is flash_ADC:inst_flash_ADC|i126~56 at LC7_16_G2
--operation mode is normal

N1L6 = Y1L054 & LE1_MASTERHWDATA[9] # !Y1L054 & FLASH_AD_D[9];


--K1L111 is coinc:inst_coinc|i1075~289 at LC3_2_J2
--operation mode is normal

K1L111 = K1_LC_down_b & K1_LC_down_a & !K1_LC_RX_down_old & K1L861;


--K1L211 is coinc:inst_coinc|i1075~290 at LC9_2_J2
--operation mode is normal

K1L211 = Y1_command_2_local[4] & (K1L111 # K1L641 & K1_i1217);


--K1L311 is coinc:inst_coinc|i1075~291 at LC5_2_J2
--operation mode is normal

K1L311 = K1_LC_up_b & K1L971 & K1_LC_up_a & !K1_LC_RX_up_old;


--K1L411 is coinc:inst_coinc|i1075~292 at LC10_2_J2
--operation mode is normal

K1L411 = Y1_command_2_local[5] & (K1L311 # K1L751 & K1_i1217);


--K1_LCATWD_atwd_b_enable_disc_old is coinc:inst_coinc|LCATWD_atwd_b_enable_disc_old at LC7_1_L3
--operation mode is normal

K1_LCATWD_atwd_b_enable_disc_old = DFFE(H1L31, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );

--H1L31 is atwd_ping_pong:inst_atwd_ping_pong|i124~10 at LC7_1_L3
--operation mode is normal

H1L31 = H1_atwd1_pong_enable & (Y1_command_0_local[9] # Y1_command_0_local[15]) # !H1_atwd1_pong_enable & Y1_command_0_local[9] & !Y1_command_0_local[15];


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable at LC7_6_L3
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L9Q # H1L01Q & H1_atwd1_pong_enable;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--K1_i1074 is coinc:inst_coinc|i1074 at LC4_1_L3
--operation mode is normal

K1_i1074 = K1_LCATWD_atwd_b_enable_disc_old & (Y1_command_0_local[15] & !H1_atwd1_pong_enable # !Y1_command_0_local[15] & !Y1_command_0_local[9]);


--C1L1 is atwd:atwd0|i16~55 at LC10_14_H2
--operation mode is normal

C1L1 = B1L54Q & CB1L12Q # !B1L54Q & (Y1L454 & LE1_MASTERHWDATA[9] # !Y1L454 & CB1L12Q);


--C2L1 is atwd:atwd1|i16~55 at LC8_16_M2
--operation mode is normal

C2L1 = B1L54Q & (Y1L454 & LE1_MASTERHWDATA[9] # !Y1L454 & CB2L12Q) # !B1L54Q & CB2L12Q;


--N1L61 is flash_ADC:inst_flash_ADC|i147~0 at LC10_15_I2
--operation mode is normal

N1L61 = Y1L944 & Y1L844 & !B1L84Q & LE1_MASTERHWDATA[10];


--C1L61 is atwd:atwd0|i42~0 at LC6_16_K2
--operation mode is normal

C1L61 = Y1L354 & B1L74Q & !B1L54Q & LE1_MASTERHWDATA[10];


--C2L61 is atwd:atwd1|i42~0 at LC5_16_M2
--operation mode is normal

C2L61 = B1L74Q & Y1L354 & B1L54Q & LE1_MASTERHWDATA[10];


--N1L12 is flash_ADC:inst_flash_ADC|i154~0 at LC5_15_I2
--operation mode is normal

N1L12 = Y1L944 & Y1L844 & !B1L84Q & LE1_MASTERHWDATA[11];


--C1L51 is atwd:atwd0|i41~0 at LC3_16_K2
--operation mode is normal

C1L51 = Y1L354 & B1L74Q & !B1L54Q & LE1_MASTERHWDATA[11];


--C2L51 is atwd:atwd1|i41~0 at LC6_16_L2
--operation mode is normal

C2L51 = B1L74Q & Y1L354 & B1L54Q & LE1_MASTERHWDATA[11];


--N1L02 is flash_ADC:inst_flash_ADC|i153~0 at LC6_15_I2
--operation mode is normal

N1L02 = Y1L944 & Y1L844 & !B1L84Q & LE1_MASTERHWDATA[12];


--C1L41 is atwd:atwd0|i40~0 at LC5_16_K2
--operation mode is normal

C1L41 = Y1L354 & B1L74Q & !B1L54Q & LE1_MASTERHWDATA[12];


--C2L41 is atwd:atwd1|i40~0 at LC3_16_L2
--operation mode is normal

C2L41 = B1L74Q & Y1L354 & B1L54Q & LE1_MASTERHWDATA[12];


--LB1_inst40[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13] at LC3_16_C4
--operation mode is normal

LB1_inst40[13]_lut_out = JB7_q[13];
LB1_inst40[13] = DFFE(LB1_inst40[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--N1L91 is flash_ADC:inst_flash_ADC|i152~0 at LC4_15_I2
--operation mode is normal

N1L91 = Y1L944 & Y1L844 & !B1L84Q & LE1_MASTERHWDATA[13];


--C1L31 is atwd:atwd0|i39~0 at LC7_16_J2
--operation mode is normal

C1L31 = Y1L354 & B1L74Q & !B1L54Q & LE1_MASTERHWDATA[13];


--C2L31 is atwd:atwd1|i39~0 at LC7_16_M2
--operation mode is normal

C2L31 = B1L74Q & Y1L354 & B1L54Q & LE1_MASTERHWDATA[13];


--LB1_inst40[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14] at LC6_14_C4
--operation mode is normal

LB1_inst40[14]_lut_out = JB7_q[14];
LB1_inst40[14] = DFFE(LB1_inst40[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--N1L81 is flash_ADC:inst_flash_ADC|i151~0 at LC7_14_I2
--operation mode is normal

N1L81 = !B1L84Q & Y1L844 & Y1L944 & LE1_MASTERHWDATA[14];


--C1L21 is atwd:atwd0|i38~0 at LC7_16_K2
--operation mode is normal

C1L21 = Y1L354 & B1L74Q & !B1L54Q & LE1_MASTERHWDATA[14];


--C2L21 is atwd:atwd1|i38~0 at LC5_16_L2
--operation mode is normal

C2L21 = B1L74Q & Y1L354 & B1L54Q & LE1_MASTERHWDATA[14];


--N1L71 is flash_ADC:inst_flash_ADC|i150~0 at LC6_14_I2
--operation mode is normal

N1L71 = !B1L84Q & Y1L844 & Y1L944 & LE1_MASTERHWDATA[15];


--LB1_inst40[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15] at LC6_16_C4
--operation mode is normal

LB1_inst40[15]_lut_out = JB7_q[15];
LB1_inst40[15] = DFFE(LB1_inst40[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , VB1_DCMD_SEQ1);


--C1L11 is atwd:atwd0|i37~0 at LC6_13_I2
--operation mode is normal

C1L11 = B1L74Q & !B1L54Q & Y1L354 & LE1_MASTERHWDATA[15];


--C2L11 is atwd:atwd1|i37~0 at LC7_16_L2
--operation mode is normal

C2L11 = B1L74Q & Y1L354 & B1L54Q & LE1_MASTERHWDATA[15];


--B1L92 is ahb_slave:ahb_slave_inst|i~8147 at LC5_12_A1
--operation mode is normal

B1L92 = !B1L35Q & (LE1_MASTERHTRANS[1] # LE1_MASTERHTRANS[0]);


--B1L03 is ahb_slave:ahb_slave_inst|i~8148 at LC6_16_A1
--operation mode is normal

B1L03 = B1L43Q & (LE1_MASTERHTRANS[0] # !LE1_MASTERHTRANS[1]);


--TB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3 at LC6_2_A4
--operation mode is normal

TB1L8 = EC1L01Q & VB1_MTYPE_LEN1;


--EC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881 at LC6_13_A4
--operation mode is normal

EC1L4 = JC1_dffs[6] & JC1_dffs[5] & !JC1_dffs[4];


--TB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41 at LC8_1_A4
--operation mode is normal

TB1L9 = EC1L4 & TB1L8 & (A_nB $ !JC1_dffs[7]);


--NB1L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_30us~82 at LC4_7_O3
--operation mode is normal

NB1L31 = !JB32_sload_path[8] & JB32_sload_path[6] & !JB32_sload_path[5] & JB32_sload_path[9];


--TB1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg at LC6_14_E4
--operation mode is normal

TB1L81Q_lut_out = (VB1_CTRL_OK & TB1L01Q & TB1L4Q & !TB1L6Q) & CASCADE(TB1L22);
TB1L81Q = DFFE(TB1L81Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , );


--KB1L8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~261 at LC3_16_E3
--operation mode is normal

KB1L8 = !NB1L22Q & KB1_CMD_WAIT & TB1L81Q;


--KB1L5 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~116 at LC9_16_E3
--operation mode is normal

KB1L5 = ND1L26Q # NB1L22Q;


--TB1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg at LC4_14_E4
--operation mode is normal

TB1L12Q_lut_out = TB1L91 & TB1L71 & !TB1L4Q & !TB1L6Q;
TB1L12Q = DFFE(TB1L12Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , );


--MB1_inst9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9 at LC5_16_E4
--operation mode is normal

MB1_inst9_lut_out = Y1L843Q;
MB1_inst9 = DFFE(MB1_inst9_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--KB1L3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~91 at LC3_15_E4
--operation mode is normal

KB1L3 = KB1_CMD_WAIT & !NB1L22Q & TB1L12Q & MB1_inst9;


--KB1L7 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~125 at LC7_10_O3
--operation mode is normal

KB1L7 = !NB1L22Q & !ND1L26Q & KB1_SND_TC_DAT;


--TB1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg at LC7_14_E4
--operation mode is normal

TB1L02Q_lut_out = TB1L2Q & TB1L6Q & TB1L3Q & TB1L61;
TB1L02Q = DFFE(TB1L02Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , );


--KB1L44 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE~53 at LC9_13_E4
--operation mode is normal

KB1L44 = ND1L26Q & KB1_CMD_WAIT & TB1L02Q # !ND1L26Q & (KB1_SND_IDLE # KB1_CMD_WAIT & TB1L02Q);


--KB1L4 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~108 at LC9_15_E3
--operation mode is normal

KB1L4 = !ND1L26Q & !NB1L22Q & KB1_SND_MRNB;


--TB1L1Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg at LC2_14_E4
--operation mode is normal

TB1L1Q_lut_out = !TB1L2Q & TB1L6Q & !TB1L3Q & TB1L61;
TB1L1Q = DFFE(TB1L1Q_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , );


--KB1L74 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB~21 at LC9_15_E4
--operation mode is normal

KB1L74 = KB1_CMD_WAIT & !NB1L22Q & (TB1L1Q # VB1_DATA_OK);


--KB1L6 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~117 at LC5_15_E3
--operation mode is normal

KB1L6 = !ND1L26Q & !NB1L22Q & KB1_SND_MRWB;


--KB1L1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~82 at LC7_16_E3
--operation mode is normal

KB1L1 = !ND1L26Q & KB1_SND_DRAND & !NB1L22Q;


--NB1L12 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~78 at LC3_13_S3
--operation mode is normal

NB1L12 = JB22_sload_path[5] & JB22_sload_path[6] & JB22_sload_path[7] & JB22_sload_path[4];


--XD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178 at LC3_15_O4
--operation mode is normal

XD1L2 = XD1_TXCNT & (JB41_sload_path[0] # !JB41_sload_path[4] # !PC9L3);


--ND1_STF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF at LC9_10_Y4
--operation mode is normal

ND1_STF_lut_out = ND1_SEND_IDLE & ND1_STF & !XD1L9Q # !ND1_SEND_IDLE & (ND1_STF & !XD1L9Q # !ND1L3);
ND1_STF = DFFE(ND1_STF_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1776 at LC3_10_Y4
--operation mode is normal

ND1L2 = !XD1L9Q & ND1_STF;


--QD1L8Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del~reg at LC9_6_G1
--operation mode is normal

QD1L8Q_lut_out = VCC;
QD1L8Q = DFFE(QD1L8Q_lut_out, GLOBAL(FE1_outclock0), !KB1L43, , QD1L7);


--ND1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1777 at LC1_10_Y4
--operation mode is normal

ND1L3 = !KB1_SND_ID & !KB1_SND_TC_DAT & !QD1L9Q & !QD1L8Q;


--ND1_SEND_IDLE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE at LC4_14_Y4
--operation mode is normal

ND1_SEND_IDLE_lut_out = !ND1L26Q & (QD1L9Q # ND1_SEND_IDLE # !ND1L8);
ND1_SEND_IDLE = DFFE(ND1_SEND_IDLE_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_EOF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF at LC6_12_Y4
--operation mode is normal

ND1_EOF_lut_out = ND1_EOF & (ND1_CRC0 # !XD1L9Q) # !ND1_EOF & XD1L9Q & ND1_CRC0;
ND1_EOF = DFFE(ND1_EOF_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_CRC0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0 at LC5_11_Y4
--operation mode is normal

ND1_CRC0_lut_out = XD1L9Q & ND1_CRC1 # !XD1L9Q & ND1_CRC0;
ND1_CRC0 = DFFE(ND1_CRC0_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1778 at LC10_11_Y4
--operation mode is normal

ND1L4 = XD1L9Q & !ND1_CRC0 # !XD1L9Q & !ND1_EOF;


--ND1_BYT0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0 at LC6_7_Y4
--operation mode is normal

ND1_BYT0_lut_out = ND1L42 # QD1L9Q & ND1L7 & ND1L01;
ND1_BYT0 = DFFE(ND1_BYT0_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_CRC2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2 at LC7_1_Y4
--operation mode is normal

ND1_CRC2_lut_out = ND1_CRC3;
ND1_CRC2 = DFFE(ND1_CRC2_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , XD1L9Q);


--ND1_TCWFM_L is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L at LC9_5_Y4
--operation mode is normal

ND1_TCWFM_L_lut_out = ND1L21 # ND1L11 # ND1_TXSHR8 & JB02L9;
ND1_TCWFM_L = DFFE(ND1_TCWFM_L_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_CRC3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3 at LC5_1_Y4
--operation mode is normal

ND1_CRC3_lut_out = ND1L43Q & (HD1L3Q # !XD1L9Q & ND1_CRC3) # !ND1L43Q & !XD1L9Q & ND1_CRC3;
ND1_CRC3 = DFFE(ND1_CRC3_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HD1L3Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0 at LC7_16_Y4
--operation mode is normal

HD1L3Q_lut_out = !ND1_STF & HD1L06Q;
HD1L3Q = DFFE(HD1L3Q_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--ND1L43Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg at LC6_16_Y4
--operation mode is normal

ND1L43Q_lut_out = ND1L53 # ND1L31 # ND1L55Q & JB61L43;
ND1L43Q = DFFE(ND1L43Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_BYT2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2 at LC6_2_Y4
--operation mode is normal

ND1_BYT2_lut_out = ND1_BYT1;
ND1_BYT2 = DFFE(ND1_BYT2_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , XD1L9Q);


--ND1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0 at LC5_4_Y4
--operation mode is normal

ND1_PTYPE_SEQ0_lut_out = ND1_MTYPE_LEN1;
ND1_PTYPE_SEQ0 = DFFE(ND1_PTYPE_SEQ0_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , XD1L9Q);


--ND1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~218 at LC9_1_Y4
--operation mode is normal

ND1L83 = !ND1_PTYPE_SEQ0 & !ND1_BYT2 & (!ND1L43Q # !HD1L3Q);


--ND1_TCWF_CHK is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK at LC10_5_Y4
--operation mode is normal

ND1_TCWF_CHK_lut_out = ND1_TCWFM_WT;
ND1_TCWF_CHK = DFFE(ND1_TCWF_CHK_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_ID_BYTE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE at LC8_3_Y4
--operation mode is normal

ND1_ID_BYTE_lut_out = ND1L61 # ND1_ID_LOAD # ND1_ID_BYTE & !XD1L9Q;
ND1_ID_BYTE = DFFE(ND1_ID_BYTE_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_ID_LOAD is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD at LC10_4_Y4
--operation mode is normal

ND1_ID_LOAD_lut_out = XD1L9Q & KB1_SND_ID & ND1_DCMD_SEQ1;
ND1_ID_LOAD = DFFE(ND1_ID_LOAD_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~219 at LC8_4_Y4
--operation mode is normal

ND1L93 = !ND1_ID_LOAD & !ND1_ID_BYTE & (JB8L41 # !ND1_TCWF_CHK);


--ND1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~220 at LC1_4_Y4
--operation mode is normal

ND1L04 = ND1_TCWFM_L # ND1_CRC3 # !ND1L93 # !ND1L83;


--ND1_TC_RX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME at LC5_15_Y4
--operation mode is normal

ND1_TC_RX_TIME_lut_out = ND1L1 # ND1L71 # !XD1L9Q & ND1_TC_RX_TIME;
ND1_TC_RX_TIME = DFFE(ND1_TC_RX_TIME_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_TC_TX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME at LC3_7_Y4
--operation mode is normal

ND1_TC_TX_TIME_lut_out = ND1_TC_TX_TIME & !XD1L9Q # !ND1L111;
ND1_TC_TX_TIME = DFFE(ND1_TC_TX_TIME_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~221 at LC7_8_Y4
--operation mode is normal

ND1L14 = !ND1_TC_TX_TIME & !ND1_TC_RX_TIME;


--ND1_TCWFM_H is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H at LC1_3_Y4
--operation mode is normal

ND1_TCWFM_H_lut_out = ND1_TCWFM_L;
ND1_TCWFM_H = DFFE(ND1_TCWFM_H_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , XD1L9Q);


--ND1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~222 at LC5_3_Y4
--operation mode is normal

ND1L24 = !ND1_BYT3 & !ND1_TCWFM_H;


--ND1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~223 at LC4_4_Y4
--operation mode is normal

ND1L34 = !XD1L9Q & (ND1_CRC0 # !ND1L14 # !ND1L24);


--ND1_RXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8 at LC6_8_Y4
--operation mode is normal

ND1_RXSHR8_lut_out = ND1L81 # ND1_RXSHR8 & !JB91L8 & !JB02L9;
ND1_RXSHR8 = DFFE(ND1_RXSHR8_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_TXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8 at LC8_8_Y4
--operation mode is normal

ND1_TXSHR8_lut_out = ND1L91 # ND1_TXSHR8 & !JB91L8 & !JB02L9;
ND1_TXSHR8 = DFFE(ND1_TXSHR8_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~224 at LC3_13_Y4
--operation mode is normal

ND1L44 = JB02L9 & (ND1_RXSHR8 # ND1_TXSHR8);


--ND1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~225 at LC8_13_Y4
--operation mode is normal

ND1L54 = ND1L04 # ND1L34 # ND1_CRC2 # ND1L44;


--ND1_PL_INC is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC at LC4_7_Y4
--operation mode is normal

ND1_PL_INC_lut_out = ND1_STF & QD1L9Q & XD1L9Q & !ND1L01;
ND1_PL_INC = DFFE(ND1_PL_INC_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_CRC1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1 at LC8_12_Y4
--operation mode is normal

ND1_CRC1_lut_out = ND1_CRC2;
ND1_CRC1 = DFFE(ND1_CRC1_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , XD1L9Q);


--ND1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~226 at LC10_12_Y4
--operation mode is normal

ND1L64 = ND1_PL_INC # ND1_CRC1 # ND1L55Q & !JB61L43;


--ND1_BYT1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1 at LC9_16_Y4
--operation mode is normal

ND1_BYT1_lut_out = ND1_BYT1 & (ND1_BYT0 # !XD1L9Q) # !ND1_BYT1 & XD1L9Q & ND1_BYT0;
ND1_BYT1 = DFFE(ND1_BYT1_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_ID_SHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8 at LC5_2_Y4
--operation mode is normal

ND1_ID_SHR8_lut_out = ND1L02 # !JB91L8 & !JB02L9 & ND1_ID_SHR8;
ND1_ID_SHR8 = DFFE(ND1_ID_SHR8_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~227 at LC5_13_Y4
--operation mode is normal

ND1L74 = ND1_BYT1 # !JB02L9 & ND1_ID_SHR8;


--ND1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~46 at LC1_14_Y4
--operation mode is normal

ND1L35 = !KB1_SND_TC_DAT & !KB1_SND_ID & !QD1L8Q # !XD1L9Q;


--ND1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1 at LC9_13_Y4
--operation mode is normal

ND1_DCMD_SEQ1_lut_out = ND1_DCMD_SEQ1 & (ND1L8 # ND1_PTYPE_SEQ0 # !XD1L9Q) # !ND1_DCMD_SEQ1 & ND1_PTYPE_SEQ0 & XD1L9Q;
ND1_DCMD_SEQ1 = DFFE(ND1_DCMD_SEQ1_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_LEN0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0 at LC3_9_Y4
--operation mode is normal

ND1_LEN0_lut_out = XD1L9Q & ND1_STF & !QD1L9Q # !XD1L9Q & ND1_LEN0;
ND1_LEN0 = DFFE(ND1_LEN0_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1 at LC6_10_Y4
--operation mode is normal

ND1_MTYPE_LEN1_lut_out = ND1_LEN0;
ND1_MTYPE_LEN1 = DFFE(ND1_MTYPE_LEN1_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , XD1L9Q);


--ND1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~228 at LC1_12_Y4
--operation mode is normal

ND1L84 = !ND1_MTYPE_LEN1 & !ND1_LEN0;


--ND1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~229 at LC10_13_Y4
--operation mode is normal

ND1L94 = ND1L74 # ND1_DCMD_SEQ1 & ND1L35 # !ND1L84;


--ND1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1779 at LC6_13_Y4
--operation mode is normal

ND1L5 = JB91L8 & !JB02L9;


--ND1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1780 at LC8_14_Y4
--operation mode is normal

ND1L6 = !JB02L9 & JB91L8 & ND1_TXSHR8;


--ND1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~390 at LC6_15_Y4
--operation mode is normal

ND1L1 = XD1L9Q & ND1_DCMD_SEQ1 & KB1_SND_TC_DAT;


--ND1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~345 at LC2_13_Y4
--operation mode is normal

ND1L78 = !ND1L6 & !ND1L1 & (!ND1_RXSHR8 # !ND1L5);


--ND1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~230 at LC5_12_Y4
--operation mode is normal

ND1L05 = ND1L94 # ND1L64 # ND1L54 # !ND1L78;


--ND1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1781 at LC9_7_Y4
--operation mode is normal

ND1L7 = ND1_STF & XD1L9Q;


--ND1L99 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41 at LC3_8_Y4
--operation mode is normal

ND1L99 = QD1L9Q & (ME1_portadataout[0] # ME1_portadataout[1]);


--PC9_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC7_11_O4
--operation mode is normal

PC9_aeb_out = !JB41_sload_path[2] & !JB41_sload_path[3] & JB41_sload_path[1] & JB41_sload_path[0];


--EC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882 at LC8_9_A4
--operation mode is normal

EC1L5 = !JC1_dffs[5] & JC1_dffs[3] & JC1_dffs[4] & !JC1_dffs[1];


--ZB1_crc32_en is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en at LC10_4_A4
--operation mode is normal

ZB1_crc32_en_lut_out = ZB1L34Q & !VB1_STF_WAIT & !VB1_START;
ZB1_crc32_en = DFFE(ZB1_crc32_en_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--VB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233 at LC8_4_A4
--operation mode is normal

VB1L61 = !VB1_STF_WAIT & !VB1_START;


--UC1_i16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16 at LC9_8_G4
--operation mode is normal

UC1_i16 = UC1_SRG[22] $ UC1_SRG[31];


--UC1_i17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17 at LC3_13_G4
--operation mode is normal

UC1_i17 = UC1_SRG[31] $ UC1_SRG[25];


--UC1_i15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15 at LC8_8_G4
--operation mode is normal

UC1_i15 = UC1_SRG[31] $ UC1_SRG[21];


--UC1_i14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14 at LC5_9_G4
--operation mode is normal

UC1_i14 = UC1_SRG[15] $ UC1_SRG[31];


--UC1_i12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12 at LC7_2_G4
--operation mode is normal

UC1_i12 = UC1_SRG[31] $ UC1_SRG[10];


--UC1_i13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13 at LC6_2_G4
--operation mode is normal

UC1_i13 = UC1_SRG[11] $ UC1_SRG[31];


--UC1_i9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9 at LC6_10_G4
--operation mode is normal

UC1_i9 = UC1_SRG[31] $ UC1_SRG[6];


--UC1_i10 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10 at LC8_10_G4
--operation mode is normal

UC1_i10 = UC1_SRG[31] $ UC1_SRG[7];


--UC1_i11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11 at LC7_9_G4
--operation mode is normal

UC1_i11 = UC1_SRG[31] $ UC1_SRG[9];


--UC1_i7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7 at LC3_5_G4
--operation mode is normal

UC1_i7 = UC1_SRG[3] $ UC1_SRG[31];


--UC1_i8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8 at LC2_10_G4
--operation mode is normal

UC1_i8 = UC1_SRG[4] $ UC1_SRG[31];


--ZB1_crc32_data is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data at LC7_5_G4
--operation mode is normal

ZB1_crc32_data_lut_out = ZB1_srg[7];
ZB1_crc32_data = DFFE(ZB1_crc32_data_lut_out, GLOBAL(FE1_outclock0), , , DC1L5Q);


--UC1_i4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4 at LC1_5_G4
--operation mode is normal

UC1_i4 = UC1_SRG[31] $ ZB1_crc32_data;


--UC1_i5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5 at LC9_5_G4
--operation mode is normal

UC1_i5 = UC1_SRG[0] $ UC1_SRG[31];


--UC1_i6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6 at LC5_4_G4
--operation mode is normal

UC1_i6 = UC1_SRG[1] $ UC1_SRG[31];


--Y1L744 is slaveregister:slaveregister_inst|i3435~41 at LC3_1_I2
--operation mode is normal

Y1L744 = B1L05Q & Y1L344 & Y1L021 & Y1L534;


--Y1L86 is slaveregister:slaveregister_inst|com_thr_del[9]~102 at LC4_13_D1
--operation mode is normal

Y1L86 = B1L53Q & !V1L4Q & B1L04Q & Y1L744;


--KB1L52 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT~16 at LC3_16_O2
--operation mode is normal

KB1L52 = !TB1L7Q & KB1_CRES_WAIT;


--KB1_PON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|PON at LC10_16_O2
--operation mode is normal

KB1_PON_lut_out = NB1L22Q # !JB33_sload_path[5] & KB1_PON;
KB1_PON = DFFE(KB1_PON_lut_out, GLOBAL(FE1_outclock0), , , );


--ND1L59 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~52 at LC2_3_Y4
--operation mode is normal

ND1L59 = ND1_TCWFM_H # JB02L9 & ND1_TXSHR8 # !JB02L9 & ND1_ID_SHR8;


--ND1_TCWFM_WT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT at LC3_5_Y4
--operation mode is normal

ND1_TCWFM_WT_lut_out = ND1L311Q;
ND1_TCWFM_WT = DFFE(ND1_TCWFM_WT_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L311Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg at LC7_4_Y4
--operation mode is normal

ND1L311Q_lut_out = ND1_TCWFM_H & XD1L9Q;
ND1L311Q = DFFE(ND1L311Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L69 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~53 at LC6_4_Y4
--operation mode is normal

ND1L69 = ND1L311Q # ND1_TCWFM_WT;


--HD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~827 at LC1_9_T4
--operation mode is normal

HD1L81 = VD62L2 & (ND1L79Q # VD52L2) # !VD62L2 & !ND1L79Q & VD52L2;


--JC4_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC7_9_T4
--operation mode is normal

JC4_dffs[3]_lut_out = XD1L9Q & HD1L91 # !XD1L9Q & JC4_dffs[4];
JC4_dffs[3] = DFFE(JC4_dffs[3]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--NB1L6 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~68 at LC9_7_O3
--operation mode is normal

NB1L6 = (JB32_sload_path[2] & !JB32_sload_path[4]) & CASCADE(NB1L9);


--NB1L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~83 at LC7_9_O3
--operation mode is normal

NB1L5 = !JB32_sload_path[2] & JB32_sload_path[1];


--PC91_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC7_8_O3
--operation mode is normal

PC91_aeb_out = PC61_aeb_out & PC71_aeb_out & PC51_aeb_out & PC81_aeb_out;


--NB1L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~69 at LC8_7_O3
--operation mode is normal

NB1L7 = (JB32_sload_path[5] & JB32_sload_path[3] & !JB32_sload_path[6]) & CASCADE(NB1L01);

--NB1L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~71 at LC8_7_O3
--operation mode is normal

NB1L9 = (JB32_sload_path[5] & JB32_sload_path[3] & !JB32_sload_path[6]) & CASCADE(NB1L01);


--WC1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34 at LC5_3_E1
--operation mode is normal

WC1L9Q_lut_out = WC1L9Q & (PC6_agb_out # WB1L36Q & WC1L8Q) # !WC1L9Q & WB1L36Q & WC1L8Q;
WC1L9Q = DFFE(WC1L9Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--NB1L8 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~70 at LC7_7_O3
--operation mode is normal

NB1L8 = (JB32_sload_path[8] & !JB32_sload_path[9]) & CASCADE(NB1L61);

--NB1L01 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~72 at LC7_7_O3
--operation mode is normal

NB1L01 = (JB32_sload_path[8] & !JB32_sload_path[9]) & CASCADE(NB1L61);


--DB1_enable_LED_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_old at LC3_1_Z3
--operation mode is normal

DB1_enable_LED_old_lut_out = Y1_command_0_local[3];
DB1_enable_LED_old = DFFE(DB1_enable_LED_old_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|i~5757 at LC7_4_Z3
--operation mode is normal

BB1L412 = BB1L752Q # BB1L362Q # BB1L462Q # BB1L852Q;


--BB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|i~45 at LC8_2_Z3
--operation mode is normal

BB1L15 = BB1L552Q # BB1L412 # !BB1L481 # !BB1L64;


--DB1L12 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~128 at LC10_3_F2
--operation mode is normal

DB1L12 = DB1_reset_trigger_cnt[11] & (Y1_command_4_local[13] # DB1_reset_trigger_cnt[9]) # !DB1_reset_trigger_cnt[11] & !Y1_command_4_local[13] & DB1_reset_trigger_cnt[9];


--DB1L22 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~129 at LC6_11_F2
--operation mode is normal

DB1L22 = Y1_command_4_local[12] & DB1_reset_trigger_cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & DB1L12;


--DB1L91 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~23 at LC1_3_F2
--operation mode is normal

DB1L91 = Y1_command_4_local[13] & (Y1_command_4_local[12] # DB1_reset_trigger_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & DB1_reset_trigger_cnt[5];


--DB1L02 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~24 at LC7_3_F2
--operation mode is normal

DB1L02 = DB1L91 & (DB1_reset_trigger_cnt[8] # !Y1_command_4_local[12]) # !DB1L91 & DB1_reset_trigger_cnt[6] & Y1_command_4_local[12];


--DB1L71 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~21 at LC5_11_F2
--operation mode is normal

DB1L71 = Y1_command_4_local[12] & (DB1_reset_trigger_cnt[2] # Y1_command_4_local[13]) # !Y1_command_4_local[12] & DB1_reset_trigger_cnt[1] & !Y1_command_4_local[13];


--DB1L81 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~22 at LC1_2_F2
--operation mode is normal

DB1L81 = DB1L71 & (DB1_reset_trigger_cnt[4] # !Y1_command_4_local[13]) # !DB1L71 & Y1_command_4_local[13] & DB1_reset_trigger_cnt[3];


--DB1L51 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~19 at LC5_1_F2
--operation mode is normal

DB1L51 = Y1_command_4_local[14] & (Y1_command_4_local[15] # DB1L02) # !Y1_command_4_local[14] & !Y1_command_4_local[15] & DB1L81;


--DB1L32 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~130 at LC9_3_F2
--operation mode is normal

DB1L32 = Y1_command_4_local[12] & !DB1_reset_trigger_cnt[0] & Y1_command_4_local[13];


--DB1L61 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~20 at LC4_2_F2
--operation mode is normal

DB1L61 = DB1L51 & (DB1L32 # !Y1_command_4_local[15]) # !DB1L51 & Y1_command_4_local[15] & DB1L22;


--DB1_launch_window_got_disc is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_window_got_disc at LC4_3_Z3
--operation mode is normal

DB1_launch_window_got_disc_lut_out = DB1_discFF;
DB1_launch_window_got_disc = DFFE(DB1_launch_window_got_disc_lut_out, GLOBAL(FE2_outclock0), , , );


--DB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC6_3_Z3
--operation mode is normal

DB1_enable_disc_old_lut_out = C1L72;
DB1_enable_disc_old = DFFE(DB1_enable_disc_old_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--V1L2Q is ROC:inst_ROC|RST_state~11 at LC7_3_N2
--operation mode is normal

V1L2Q_lut_out = !V1L1Q;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(FE1_outclock0), , , );


--BB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|i~5758 at LC8_11_Z3
--operation mode is normal

BB1L512 = BB1L262Q # BB1L162Q # !BB1L291 # !BB1L081;


--BB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|i~656 at LC6_9_Z3
--operation mode is normal

BB1L971 = BB1L552Q & BB1L35;


--CB1L111 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3132 at LC5_3_R2
--operation mode is normal

CB1L111 = !CB1L381Q & !CB1L281Q & !CB1L081Q & !CB1L971Q;


--K1_LCATWD_edgeA is coinc:inst_coinc|LCATWD_edgeA at LC9_14_U2
--operation mode is normal

K1_LCATWD_edgeA_lut_out = (K1_LCATWD_edgeA # !K1L774Q) & CASCADE(K1L611);
K1_LCATWD_edgeA = DFFE(K1_LCATWD_edgeA_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1L811 is coinc:inst_coinc|i1120~10 at LC3_13_U2
--operation mode is normal

K1L811 = K1L774Q # K1_LCATWD_edgeA;


--K1L511 is coinc:inst_coinc|i1118~49 at LC7_14_U2
--operation mode is normal

K1L511 = K1L142 & K1L732 & K1L932 & K1L532;

--K1L711 is coinc:inst_coinc|i1118~61 at LC7_14_U2
--operation mode is normal

K1L711 = K1L142 & K1L732 & K1L932 & K1L532;


--DB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC10_3_Z3
--operation mode is normal

DB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
DB1_TriggerComplete_in_0 = DFFE(DB1_TriggerComplete_in_0_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB1L612 is atwd:atwd0|atwd_control:inst_atwd_control|i~5759 at LC3_9_Z3
--operation mode is normal

BB1L612 = !BB1L952Q & !BB1L162Q & !BB1L262Q & !BB1L062Q;


--BB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|i~56 at LC6_1_V3
--operation mode is normal

BB1L25 = BB1L552Q # BB1L562Q # !BB1L612 # !BB1L291;


--BB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0 at LC8_5_Z3
--operation mode is normal

BB1L452Q_lut_out = BB1L162Q # BB1L452Q & (!BB1L181 # !BB1L881);
BB1L452Q = DFFE(BB1L452Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~2 at LC1_3_R2
--operation mode is normal

CB1L62 = CB1L631 & CB1L731 & CB1L831 & CB1L931;

--CB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3194 at LC1_3_R2
--operation mode is normal

CB1L041 = CB1L631 & CB1L731 & CB1L831 & CB1L931;


--CB1L211 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3134 at LC10_3_R2
--operation mode is normal

CB1L211 = CB1L871Q # CB1L081Q & !CB1L62;


--CB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~20 at LC6_3_R2
--operation mode is normal

CB1L771Q_lut_out = !CB1L381Q & (CB1L771Q # BB1L452Q);
CB1L771Q = DFFE(CB1L771Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB1_divide_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[0] at LC3_4_R2
--operation mode is normal

CB1_divide_cnt[0]_lut_out = !CB1_rst_divide & !CB1_divide_cnt[0];
CB1_divide_cnt[0] = DFFE(CB1_divide_cnt[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide at LC7_4_R2
--operation mode is normal

CB1_rst_divide_lut_out = CB1_rst_divide & (CB1L181Q # !CB1L111) # !CB1L771Q;
CB1_rst_divide = DFFE(CB1_rst_divide_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|i~5745 at LC6_3_V2
--operation mode is normal

BB2L412 = BB2L662Q # BB2L062Q # BB2L762Q # BB2L162Q;


--BB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|i~45 at LC5_2_V2
--operation mode is normal

BB2L25 = BB2L412 # BB2L852Q # !BB2L64 # !BB2L681;


--DB2_enable_LED_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_old at LC3_4_Z2
--operation mode is normal

DB2_enable_LED_old_lut_out = Y1_command_0_local[11];
DB2_enable_LED_old = DFFE(DB2_enable_LED_old_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--DB2L91 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~23 at LC1_10_U2
--operation mode is normal

DB2L91 = Y1_command_4_local[13] & (Y1_command_4_local[12] # DB2_reset_trigger_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & DB2_reset_trigger_cnt[5];


--DB2L02 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~24 at LC6_10_U2
--operation mode is normal

DB2L02 = DB2L91 & (DB2_reset_trigger_cnt[8] # !Y1_command_4_local[12]) # !DB2L91 & Y1_command_4_local[12] & DB2_reset_trigger_cnt[6];


--DB2L12 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~120 at LC8_10_U2
--operation mode is normal

DB2L12 = DB2_reset_trigger_cnt[11] & (Y1_command_4_local[13] # DB2_reset_trigger_cnt[9]) # !DB2_reset_trigger_cnt[11] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[9];


--DB2L22 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~121 at LC9_10_U2
--operation mode is normal

DB2L22 = Y1_command_4_local[12] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[10] # !Y1_command_4_local[12] & DB2L12;


--DB2L71 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~21 at LC3_8_U2
--operation mode is normal

DB2L71 = Y1_command_4_local[12] & (DB2_reset_trigger_cnt[2] # Y1_command_4_local[13]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[1];


--DB2L81 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~22 at LC5_8_U2
--operation mode is normal

DB2L81 = DB2L71 & (DB2_reset_trigger_cnt[4] # !Y1_command_4_local[13]) # !DB2L71 & Y1_command_4_local[13] & DB2_reset_trigger_cnt[3];


--DB2L51 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~19 at LC3_9_U2
--operation mode is normal

DB2L51 = Y1_command_4_local[15] & (Y1_command_4_local[14] # DB2L22) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & DB2L81;


--DB2L32 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~122 at LC7_10_U2
--operation mode is normal

DB2L32 = Y1_command_4_local[13] & !DB2_reset_trigger_cnt[0] & Y1_command_4_local[12];


--DB2L61 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~20 at LC4_9_U2
--operation mode is normal

DB2L61 = DB2L51 & (DB2L32 # !Y1_command_4_local[14]) # !DB2L51 & DB2L02 & Y1_command_4_local[14];


--DB2_launch_window_got_disc is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_window_got_disc at LC8_1_Z2
--operation mode is normal

DB2_launch_window_got_disc_lut_out = DB2_discFF;
DB2_launch_window_got_disc = DFFE(DB2_launch_window_got_disc_lut_out, GLOBAL(FE2_outclock0), , , );


--DB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC6_5_Z2
--operation mode is normal

DB2_enable_disc_old_lut_out = C2L72;
DB2_enable_disc_old = DFFE(DB2_enable_disc_old_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--BB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|i~89 at LC9_10_V2
--operation mode is normal

BB2L35 = BB2L952Q # BB2L162Q # !BB2L581 # !BB2L181;


--BB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|i~656 at LC4_6_V2
--operation mode is normal

BB2L081 = BB2L852Q & BB2L45;


--CB2L111 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3132 at LC8_7_S4
--operation mode is normal

CB2L111 = !CB2L381Q & !CB2L281Q & !CB2L081Q & !CB2L971Q;


--K1_LCATWD_edgeB is coinc:inst_coinc|LCATWD_edgeB at LC5_8_X2
--operation mode is normal

K1_LCATWD_edgeB_lut_out = (K1_LCATWD_edgeB # !K1L874Q) & CASCADE(K1L021);
K1_LCATWD_edgeB = DFFE(K1_LCATWD_edgeB_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1L221 is coinc:inst_coinc|i1133~10 at LC6_8_X2
--operation mode is normal

K1L221 = K1L874Q # K1_LCATWD_edgeB;


--K1L911 is coinc:inst_coinc|i1131~49 at LC3_8_X2
--operation mode is normal

K1L911 = K1L622 & K1L822 & K1L422 & K1L032;

--K1L121 is coinc:inst_coinc|i1131~61 at LC3_8_X2
--operation mode is normal

K1L121 = K1L622 & K1L822 & K1L422 & K1L032;


--DB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_11_V3
--operation mode is normal

DB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
DB2_TriggerComplete_in_0 = DFFE(DB2_TriggerComplete_in_0_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--BB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|i~5746 at LC5_3_V2
--operation mode is normal

BB2L512 = !BB2L952Q & !BB2L662Q & !BB2L162Q;


--BB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|i~5747 at LC7_2_V2
--operation mode is normal

BB2L612 = !BB2L562Q & !BB2L262Q & !BB2L462Q & !BB2L362Q;


--BB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|i~5748 at LC3_16_V4
--operation mode is normal

BB2L712 = BB2L752Q & !BB2L862Q;


--BB2L812 is atwd:atwd1|atwd_control:inst_atwd_control|i~5749 at LC5_15_V4
--operation mode is normal

BB2L812 = BB2L852Q # !BB2L712 # !BB2L512 # !BB2L612;


--BB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|start_readout~reg0 at LC5_4_V2
--operation mode is normal

BB2L652Q_lut_out = BB2L462Q # BB2L652Q & (!BB2L281 # !BB2L512);
BB2L652Q = DFFE(BB2L652Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~2 at LC2_8_S4
--operation mode is normal

CB2L62 = CB2L831 & CB2L631 & CB2L731 & CB2L931;

--CB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3194 at LC2_8_S4
--operation mode is normal

CB2L041 = CB2L831 & CB2L631 & CB2L731 & CB2L931;


--CB2L211 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3134 at LC6_7_S4
--operation mode is normal

CB2L211 = CB2L871Q # CB2L081Q & !CB2L62;


--CB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~20 at LC6_16_S4
--operation mode is normal

CB2L771Q_lut_out = !CB2L381Q & (CB2L771Q # BB2L652Q);
CB2L771Q = DFFE(CB2L771Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB2_divide_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[0] at LC3_6_S4
--operation mode is normal

CB2_divide_cnt[0]_lut_out = !CB2_rst_divide & !CB2_divide_cnt[0];
CB2_divide_cnt[0] = DFFE(CB2_divide_cnt[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--CB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide at LC7_6_S4
--operation mode is normal

CB2_rst_divide_lut_out = CB2_rst_divide & (CB2L181Q # !CB2L111) # !CB2L771Q;
CB2_rst_divide = DFFE(CB2_rst_divide_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--L1L76Q is fe_r2r:inst_fe_r2r|state~23 at LC9_7_Q4
--operation mode is normal

L1L76Q_lut_out = Y1_command_0_local[30] & (L1L23 # L1L66Q & !L1L16);
L1L76Q = DFFE(L1L76Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L66Q is fe_r2r:inst_fe_r2r|state~22 at LC2_8_Q4
--operation mode is normal

L1L66Q_lut_out = Y1_command_0_local[30] & (L1L12 # L1L66Q & L1L16);
L1L66Q = DFFE(L1L66Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_i72 is fe_r2r:inst_fe_r2r|i72 at LC6_4_Q4
--operation mode is normal

L1_i72 = L1L76Q # L1L66Q;


--L1L56Q is fe_r2r:inst_fe_r2r|state~21 at LC10_7_Q4
--operation mode is normal

L1L56Q_lut_out = Y1_command_0_local[30] & (L1L52 # !L1L36 & !L1L46Q);
L1L56Q = DFFE(L1L56Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L85 is fe_r2r:inst_fe_r2r|i~279 at LC9_2_Q4
--operation mode is normal

L1L85 = !L1_cntp[0] & !L1_cntp[1] & !L1_cntp[2];


--L1L22 is fe_r2r:inst_fe_r2r|i92~173 at LC8_3_Q4
--operation mode is normal

L1L22 = L1_cntp[3] & (L1_i72 # L1L56Q & !L1L85);


--L1L46Q is fe_r2r:inst_fe_r2r|state~20 at LC6_7_Q4
--operation mode is normal

L1L46Q_lut_out = Y1_command_0_local[30] & !L1L93 & (L1L46Q # !L1L36);
L1L46Q = DFFE(L1L46Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L32 is fe_r2r:inst_fe_r2r|i93~238 at LC9_3_Q4
--operation mode is normal

L1L32 = L1_cntp[2] & (L1L66Q # L1L76Q);


--L1L73 is fe_r2r:inst_fe_r2r|i~2 at LC3_3_Q4
--operation mode is normal

L1L73 = L1_cntp[0] # L1_cntp[3] # L1_cntp[1] # L1_cntp[2];


--L1L14 is fe_r2r:inst_fe_r2r|i~48 at LC10_2_Q4
--operation mode is normal

L1L14 = L1_cntp[2] $ (L1_cntp[0] # L1_cntp[1]);


--L1L42 is fe_r2r:inst_fe_r2r|i93~239 at LC5_3_Q4
--operation mode is normal

L1L42 = L1L32 # !L1L14 & L1L56Q & L1L73;


--L1L62 is fe_r2r:inst_fe_r2r|i94~224 at LC10_3_Q4
--operation mode is normal

L1L62 = L1_cntp[1] & (L1L76Q # L1L66Q);


--L1L04 is fe_r2r:inst_fe_r2r|i~43 at LC6_2_Q4
--operation mode is normal

L1L04 = L1_cntp[0] $ L1_cntp[1];


--L1L72 is fe_r2r:inst_fe_r2r|i94~225 at LC1_3_Q4
--operation mode is normal

L1L72 = L1L62 # !L1L04 & L1L56Q & L1L73;


--L1L82 is fe_r2r:inst_fe_r2r|i95~160 at LC2_3_Q4
--operation mode is normal

L1L82 = L1_cntp[0] & L1_i72 # !L1_cntp[0] & L1L73 & L1L56Q;


--L1_i80 is fe_r2r:inst_fe_r2r|i80 at LC10_10_Q4
--operation mode is normal

L1_i80 = L1L56Q # !L1L46Q;


--L1L95 is fe_r2r:inst_fe_r2r|i~280 at LC4_8_Q4
--operation mode is normal

L1L95 = !L1_cntn[1] & !L1_cntn[2] & !L1_cntn[0];


--L1L92 is fe_r2r:inst_fe_r2r|i96~173 at LC8_9_Q4
--operation mode is normal

L1L92 = L1_cntn[3] & (L1_i80 # L1L76Q & !L1L95);


--L1L03 is fe_r2r:inst_fe_r2r|i97~238 at LC3_11_Q4
--operation mode is normal

L1L03 = L1_cntn[2] & (L1L56Q # !L1L46Q);


--L1L83 is fe_r2r:inst_fe_r2r|i~6 at LC5_10_Q4
--operation mode is normal

L1L83 = L1_cntn[1] # L1_cntn[0] # L1_cntn[3] # L1_cntn[2];


--L1L34 is fe_r2r:inst_fe_r2r|i~68 at LC6_9_Q4
--operation mode is normal

L1L34 = L1_cntn[2] $ (L1_cntn[0] # L1_cntn[1]);


--L1L13 is fe_r2r:inst_fe_r2r|i97~239 at LC1_10_Q4
--operation mode is normal

L1L13 = L1L03 # !L1L34 & L1L76Q & L1L83;


--L1L33 is fe_r2r:inst_fe_r2r|i98~224 at LC4_11_Q4
--operation mode is normal

L1L33 = L1_cntn[1] & (L1L56Q # !L1L46Q);


--L1L24 is fe_r2r:inst_fe_r2r|i~63 at LC2_10_Q4
--operation mode is normal

L1L24 = L1_cntn[1] $ L1_cntn[0];


--L1L43 is fe_r2r:inst_fe_r2r|i98~225 at LC7_10_Q4
--operation mode is normal

L1L43 = L1L33 # L1L83 & !L1L24 & L1L76Q;


--L1L53 is fe_r2r:inst_fe_r2r|i99~160 at LC9_10_Q4
--operation mode is normal

L1L53 = L1_cntn[0] & L1_i80 # !L1_cntn[0] & L1L76Q & L1L83;


--U1L34 is r2r:inst_r2r|i~1007 at LC7_6_P2
--operation mode is normal

U1L34 = U1_cnt[6] # !U1_cnt[4] # !U1_cnt[5] # !U1_cnt[3];


--U1L44 is r2r:inst_r2r|i~1008 at LC4_6_P2
--operation mode is normal

U1L44 = !U1_cnt[1] # !U1_cnt[2] # !U1_cnt[0];


--U1L9 is r2r:inst_r2r|i~0 at LC3_6_P2
--operation mode is normal

U1L9 = U1L34 # !U1_cnt[0] # !U1_cnt[2] # !U1_cnt[1];


--W1_LEDdelay[1] is single_led:inst_single_led|LEDdelay[1] at LC5_13_Z2
--operation mode is normal

W1_LEDdelay[1]_lut_out = W1_LEDdelay[0];
W1_LEDdelay[1] = DFFE(W1_LEDdelay[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_OneSPErst[2] is coinc:inst_coinc|OneSPErst[2] at LC7_12_L1
--operation mode is normal

K1_OneSPErst[2]_lut_out = K1_OneSPElatch & !K1_OneSPErst[0];
K1_OneSPErst[2] = DFFE(K1_OneSPErst[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_OneSPErst[1] is coinc:inst_coinc|OneSPErst[1] at LC5_12_L1
--operation mode is normal

K1_OneSPErst[1]_lut_out = K1_OneSPErst[2] & !K1_OneSPErst[0];
K1_OneSPErst[1] = DFFE(K1_OneSPErst[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L8 is coinc:inst_coinc|atwd_coinc~220 at LC3_11_L1
--operation mode is normal

K1L8 = K1_OneSPErst[2] & Y1_command_2_local[3] & !V1L4Q & !K1_OneSPErst[1];


--K1L47 is coinc:inst_coinc|i692~0 at LC1_11_L1
--operation mode is normal

K1L47 = !V1L4Q & Y1_command_2_local[3];


--K1L506 is coinc:inst_coinc|wait_cnt[31]~279 at LC4_14_L1
--operation mode is normal

K1L506 = !Y1_command_2_local[3] & (Y1_command_2_local[0] # Y1_command_2_local[1]);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28] at LC8_9_L1
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1_wait_cnt[28] & (K1L064 # K1L164 & K1L203) # !K1_wait_cnt[28] & K1L164 & K1L203;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29] at LC7_8_L1
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1L064 & (K1_wait_cnt[29] # K1L164 & K1L403) # !K1L064 & K1L164 & K1L403;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30] at LC4_10_L1
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1_wait_cnt[30] & (K1L064 # K1L164 & K1L603) # !K1_wait_cnt[30] & K1L164 & K1L603;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31] at LC7_9_L1
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1L164 & (K1L803 # K1_wait_cnt[31] & K1L064) # !K1L164 & K1_wait_cnt[31] & K1L064;
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1L834 is coinc:inst_coinc|i~2696 at LC10_9_L1
--operation mode is normal

K1L834 = K1_wait_cnt[28] # K1_wait_cnt[31] # K1_wait_cnt[29] # K1_wait_cnt[30];


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24] at LC5_8_L1
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1L164 & (K1L492 # K1L064 & K1_wait_cnt[24]) # !K1L164 & K1L064 & K1_wait_cnt[24];
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25] at LC6_8_L1
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1L164 & (K1L692 # K1L064 & K1_wait_cnt[25]) # !K1L164 & K1L064 & K1_wait_cnt[25];
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26] at LC8_15_L1
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1_wait_cnt[26] & (K1L064 # K1L164 & K1L892) # !K1_wait_cnt[26] & K1L164 & K1L892;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27] at LC8_8_L1
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1_wait_cnt[27] & (K1L064 # K1L003 & K1L164) # !K1_wait_cnt[27] & K1L003 & K1L164;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1L934 is coinc:inst_coinc|i~2697 at LC9_9_L1
--operation mode is normal

K1L934 = K1_wait_cnt[25] # K1_wait_cnt[27] # K1_wait_cnt[24] # K1_wait_cnt[26];


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20] at LC4_6_L1
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1L064 & (K1_wait_cnt[20] # K1L164 & K1L682) # !K1L064 & K1L164 & K1L682;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21] at LC5_6_L1
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1_wait_cnt[21] & (K1L064 # K1L164 & K1L882) # !K1_wait_cnt[21] & K1L164 & K1L882;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22] at LC9_6_L1
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1L064 & (K1_wait_cnt[22] # K1L092 & K1L164) # !K1L064 & K1L092 & K1L164;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23] at LC2_6_L1
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1_wait_cnt[23] & (K1L064 # K1L164 & K1L292) # !K1_wait_cnt[23] & K1L164 & K1L292;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1L044 is coinc:inst_coinc|i~2698 at LC8_6_L1
--operation mode is normal

K1L044 = K1_wait_cnt[21] # K1_wait_cnt[22] # K1_wait_cnt[23] # K1_wait_cnt[20];


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16] at LC1_8_L1
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1L164 & (K1L872 # K1L064 & K1_wait_cnt[16]) # !K1L164 & K1L064 & K1_wait_cnt[16];
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17] at LC4_8_L1
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1_wait_cnt[17] & (K1L064 # K1L164 & K1L082) # !K1_wait_cnt[17] & K1L164 & K1L082;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18] at LC8_14_L1
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1L164 & (K1L282 # K1L064 & K1_wait_cnt[18]) # !K1L164 & K1L064 & K1_wait_cnt[18];
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19] at LC3_14_L1
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1L482 & (K1L164 # K1L064 & K1_wait_cnt[19]) # !K1L482 & K1L064 & K1_wait_cnt[19];
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1L144 is coinc:inst_coinc|i~2699 at LC3_8_L1
--operation mode is normal

K1L144 = K1_wait_cnt[17] # K1_wait_cnt[18] # K1_wait_cnt[19] # K1_wait_cnt[16];


--K1L244 is coinc:inst_coinc|i~2700 at LC9_8_L1
--operation mode is normal

K1L244 = K1L144 # K1L934 # K1L044 # K1L834;


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12] at LC3_6_L1
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1_wait_cnt[12] & (K1L064 # K1L164 & K1L072) # !K1_wait_cnt[12] & K1L164 & K1L072;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13] at LC1_6_L1
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1_wait_cnt[13] & (K1L064 # K1L164 & K1L272) # !K1_wait_cnt[13] & K1L164 & K1L272;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14] at LC6_6_L1
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1_wait_cnt[14] & (K1L064 # K1L164 & K1L472) # !K1_wait_cnt[14] & K1L164 & K1L472;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15] at LC7_6_L1
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1_wait_cnt[15] & (K1L064 # K1L164 & K1L672) # !K1_wait_cnt[15] & K1L164 & K1L672;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1L344 is coinc:inst_coinc|i~2701 at LC10_6_L1
--operation mode is normal

K1L344 = K1_wait_cnt[14] # K1_wait_cnt[15] # K1_wait_cnt[13] # K1_wait_cnt[12];


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8] at LC6_14_L1
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1L164 & (K1L262 # K1_wait_cnt[8] & K1L064) # !K1L164 & K1_wait_cnt[8] & K1L064;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9] at LC10_14_L1
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1L164 & (K1L462 # K1L064 & K1_wait_cnt[9]) # !K1L164 & K1L064 & K1_wait_cnt[9];
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10] at LC9_4_L1
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1L064 & (K1_wait_cnt[10] # K1L164 & K1L662) # !K1L064 & K1L164 & K1L662;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11] at LC4_4_L1
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1_wait_cnt[11] & (K1L064 # K1L164 & K1L862) # !K1_wait_cnt[11] & K1L164 & K1L862;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1L444 is coinc:inst_coinc|i~2702 at LC7_4_L1
--operation mode is normal

K1L444 = K1_wait_cnt[11] # K1_wait_cnt[9] # K1_wait_cnt[8] # K1_wait_cnt[10];


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4] at LC10_4_L1
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1L164 & (K1L452 # K1L064 & K1_wait_cnt[4]) # !K1L164 & K1L064 & K1_wait_cnt[4];
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5] at LC5_4_L1
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1_wait_cnt[5] & (K1L064 # K1L164 & K1L652) # !K1_wait_cnt[5] & K1L164 & K1L652;
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6] at LC8_4_L1
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1L064 & (K1_wait_cnt[6] # K1L164 & K1L852) # !K1L064 & K1L164 & K1L852;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7] at LC6_4_L1
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1_wait_cnt[7] & (K1L064 # K1L164 & K1L062) # !K1_wait_cnt[7] & K1L164 & K1L062;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1L544 is coinc:inst_coinc|i~2703 at LC3_4_L1
--operation mode is normal

K1L544 = K1_wait_cnt[5] # K1_wait_cnt[6] # K1_wait_cnt[7] # K1_wait_cnt[4];


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0] at LC2_2_L1
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1L164 & (K1L642 # K1_wait_cnt[0] & K1L064) # !K1L164 & K1_wait_cnt[0] & K1L064;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1] at LC3_3_L1
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1L164 & (K1L842 # K1L064 & K1_wait_cnt[1]) # !K1L164 & K1L064 & K1_wait_cnt[1];
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3] at LC4_3_L1
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1L164 & (K1L252 # K1_wait_cnt[3] & K1L064) # !K1L164 & K1_wait_cnt[3] & K1L064;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2] at LC9_15_L1
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L531 # K1L264 # K1L064 & K1_wait_cnt[2];
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(FE1_outclock0), , , K1L406);


--K1L644 is coinc:inst_coinc|i~2704 at LC2_3_L1
--operation mode is normal

K1L644 = K1_wait_cnt[3] # K1_wait_cnt[0] # K1_wait_cnt[1] # !K1_wait_cnt[2];


--K1L744 is coinc:inst_coinc|i~2705 at LC2_4_L1
--operation mode is normal

K1L744 = K1L444 # K1L344 # K1L644 # K1L544;


--K1L621 is coinc:inst_coinc|i~5 at LC3_2_L1
--operation mode is normal

K1L621 = K1L744 # K1L244;


--K1L965 is coinc:inst_coinc|state~490 at LC7_2_L1
--operation mode is normal

K1L965 = K1L765Q & (K1L244 # K1L744 # !K1L506);


--K1_cnt[28] is coinc:inst_coinc|cnt[28] at LC7_12_B1
--operation mode is normal

K1_cnt[28]_lut_out = K1_cnt[28] & (K1L364 # K1L563 & !K1L665Q) # !K1_cnt[28] & K1L563 & !K1L665Q;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[29] is coinc:inst_coinc|cnt[29] at LC10_11_B1
--operation mode is normal

K1_cnt[29]_lut_out = K1_cnt[29] & (K1L364 # !K1L665Q & K1L763) # !K1_cnt[29] & !K1L665Q & K1L763;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[30] is coinc:inst_coinc|cnt[30] at LC8_12_B1
--operation mode is normal

K1_cnt[30]_lut_out = K1_cnt[30] & (K1L364 # K1L963 & !K1L665Q) # !K1_cnt[30] & K1L963 & !K1L665Q;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[31] is coinc:inst_coinc|cnt[31] at LC8_11_B1
--operation mode is normal

K1_cnt[31]_lut_out = K1L665Q & K1L364 & K1_cnt[31] # !K1L665Q & (K1L173 # K1L364 & K1_cnt[31]);
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L844 is coinc:inst_coinc|i~2706 at LC7_11_B1
--operation mode is normal

K1L844 = K1_cnt[29] # K1_cnt[28] # K1_cnt[31] # K1_cnt[30];


--K1_cnt[24] is coinc:inst_coinc|cnt[24] at LC7_8_B1
--operation mode is normal

K1_cnt[24]_lut_out = K1L665Q & K1_cnt[24] & K1L364 # !K1L665Q & (K1L753 # K1_cnt[24] & K1L364);
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[25] is coinc:inst_coinc|cnt[25] at LC3_8_B1
--operation mode is normal

K1_cnt[25]_lut_out = K1L665Q & K1L364 & K1_cnt[25] # !K1L665Q & (K1L953 # K1L364 & K1_cnt[25]);
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[26] is coinc:inst_coinc|cnt[26] at LC3_12_B1
--operation mode is normal

K1_cnt[26]_lut_out = K1L163 & (K1_cnt[26] & K1L364 # !K1L665Q) # !K1L163 & K1_cnt[26] & K1L364;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[27] is coinc:inst_coinc|cnt[27] at LC6_12_B1
--operation mode is normal

K1_cnt[27]_lut_out = K1L363 & (K1_cnt[27] & K1L364 # !K1L665Q) # !K1L363 & K1_cnt[27] & K1L364;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L944 is coinc:inst_coinc|i~2707 at LC8_8_B1
--operation mode is normal

K1L944 = K1_cnt[26] # K1_cnt[27] # K1_cnt[25] # K1_cnt[24];


--K1_cnt[20] is coinc:inst_coinc|cnt[20] at LC4_10_B1
--operation mode is normal

K1_cnt[20]_lut_out = K1_cnt[20] & (K1L364 # K1L943 & !K1L665Q) # !K1_cnt[20] & K1L943 & !K1L665Q;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[21] is coinc:inst_coinc|cnt[21] at LC3_10_B1
--operation mode is normal

K1_cnt[21]_lut_out = K1_cnt[21] & (K1L364 # K1L153 & !K1L665Q) # !K1_cnt[21] & K1L153 & !K1L665Q;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[22] is coinc:inst_coinc|cnt[22] at LC1_10_B1
--operation mode is normal

K1_cnt[22]_lut_out = K1_cnt[22] & (K1L364 # K1L353 & !K1L665Q) # !K1_cnt[22] & K1L353 & !K1L665Q;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[23] is coinc:inst_coinc|cnt[23] at LC9_12_B1
--operation mode is normal

K1_cnt[23]_lut_out = K1_cnt[23] & (K1L364 # !K1L665Q & K1L553) # !K1_cnt[23] & !K1L665Q & K1L553;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L054 is coinc:inst_coinc|i~2708 at LC9_11_B1
--operation mode is normal

K1L054 = K1_cnt[21] # K1_cnt[22] # K1_cnt[20] # K1_cnt[23];


--K1_cnt[16] is coinc:inst_coinc|cnt[16] at LC10_8_B1
--operation mode is normal

K1_cnt[16]_lut_out = K1L665Q & K1L364 & K1_cnt[16] # !K1L665Q & (K1L143 # K1L364 & K1_cnt[16]);
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[17] is coinc:inst_coinc|cnt[17] at LC7_10_B1
--operation mode is normal

K1_cnt[17]_lut_out = K1_cnt[17] & (K1L364 # K1L343 & !K1L665Q) # !K1_cnt[17] & K1L343 & !K1L665Q;
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[18] is coinc:inst_coinc|cnt[18] at LC9_10_B1
--operation mode is normal

K1_cnt[18]_lut_out = K1_cnt[18] & (K1L364 # K1L543 & !K1L665Q) # !K1_cnt[18] & K1L543 & !K1L665Q;
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[19] is coinc:inst_coinc|cnt[19] at LC5_10_B1
--operation mode is normal

K1_cnt[19]_lut_out = K1_cnt[19] & (K1L364 # K1L743 & !K1L665Q) # !K1_cnt[19] & K1L743 & !K1L665Q;
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L154 is coinc:inst_coinc|i~2709 at LC10_10_B1
--operation mode is normal

K1L154 = K1_cnt[18] # K1_cnt[19] # K1_cnt[16] # K1_cnt[17];


--K1L254 is coinc:inst_coinc|i~2710 at LC8_10_B1
--operation mode is normal

K1L254 = K1L154 # K1L844 # K1L944 # K1L054;


--K1_cnt[12] is coinc:inst_coinc|cnt[12] at LC6_8_B1
--operation mode is normal

K1_cnt[12]_lut_out = K1L665Q & K1L364 & K1_cnt[12] # !K1L665Q & (K1L333 # K1L364 & K1_cnt[12]);
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[13] is coinc:inst_coinc|cnt[13] at LC2_8_B1
--operation mode is normal

K1_cnt[13]_lut_out = K1_cnt[13] & (K1L364 # !K1L665Q & K1L533) # !K1_cnt[13] & !K1L665Q & K1L533;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[14] is coinc:inst_coinc|cnt[14] at LC4_8_B1
--operation mode is normal

K1_cnt[14]_lut_out = K1L665Q & K1L364 & K1_cnt[14] # !K1L665Q & (K1L733 # K1L364 & K1_cnt[14]);
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[15] is coinc:inst_coinc|cnt[15] at LC1_8_B1
--operation mode is normal

K1_cnt[15]_lut_out = K1_cnt[15] & (K1L364 # !K1L665Q & K1L933) # !K1_cnt[15] & !K1L665Q & K1L933;
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L354 is coinc:inst_coinc|i~2711 at LC9_8_B1
--operation mode is normal

K1L354 = K1_cnt[13] # K1_cnt[14] # K1_cnt[15] # K1_cnt[12];


--K1_cnt[11] is coinc:inst_coinc|cnt[11] at LC3_6_B1
--operation mode is normal

K1_cnt[11]_lut_out = K1L665Q & K1_cnt[11] & K1L364 # !K1L665Q & (K1L133 # K1_cnt[11] & K1L364);
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[8] is coinc:inst_coinc|cnt[8] at LC10_12_B1
--operation mode is normal

K1_cnt[8]_lut_out = K1_cnt[8] & (K1L364 # !K1L665Q & K1L523) # !K1_cnt[8] & !K1L665Q & K1L523;
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[9] is coinc:inst_coinc|cnt[9] at LC8_6_B1
--operation mode is normal

K1_cnt[9]_lut_out = K1L665Q & K1_cnt[9] & K1L364 # !K1L665Q & (K1L723 # K1_cnt[9] & K1L364);
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[10] is coinc:inst_coinc|cnt[10] at LC10_6_B1
--operation mode is normal

K1_cnt[10]_lut_out = K1L665Q & K1_cnt[10] & K1L364 # !K1L665Q & (K1L923 # K1_cnt[10] & K1L364);
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L454 is coinc:inst_coinc|i~2712 at LC7_6_B1
--operation mode is normal

K1L454 = K1_cnt[11] # !K1_cnt[9] # !K1_cnt[8] # !K1_cnt[10];


--K1_cnt[5] is coinc:inst_coinc|cnt[5] at LC1_4_B1
--operation mode is normal

K1_cnt[5]_lut_out = K1L364 & (K1_cnt[5] # !K1L665Q & K1L913) # !K1L364 & !K1L665Q & K1L913;
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[4] is coinc:inst_coinc|cnt[4] at LC2_6_B1
--operation mode is normal

K1_cnt[4]_lut_out = K1_cnt[4] & (K1L364 # !K1L665Q & K1L713) # !K1_cnt[4] & !K1L665Q & K1L713;
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[6] is coinc:inst_coinc|cnt[6] at LC4_6_B1
--operation mode is normal

K1_cnt[6]_lut_out = K1L665Q & K1L364 & K1_cnt[6] # !K1L665Q & (K1L123 # K1L364 & K1_cnt[6]);
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[7] is coinc:inst_coinc|cnt[7] at LC6_6_B1
--operation mode is normal

K1_cnt[7]_lut_out = K1L665Q & K1L364 & K1_cnt[7] # !K1L665Q & (K1L323 # K1L364 & K1_cnt[7]);
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L554 is coinc:inst_coinc|i~2713 at LC3_5_B1
--operation mode is normal

K1L554 = K1_cnt[5] # !K1_cnt[4] # !K1_cnt[6] # !K1_cnt[7];


--K1_cnt[0] is coinc:inst_coinc|cnt[0] at LC4_5_B1
--operation mode is normal

K1_cnt[0]_lut_out = K1L364 & (K1_cnt[0] # !K1L665Q & K1L903) # !K1L364 & !K1L665Q & K1L903;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[1] is coinc:inst_coinc|cnt[1] at LC3_4_B1
--operation mode is normal

K1_cnt[1]_lut_out = K1L364 & (K1_cnt[1] # !K1L665Q & K1L113) # !K1L364 & !K1L665Q & K1L113;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[2] is coinc:inst_coinc|cnt[2] at LC5_4_B1
--operation mode is normal

K1_cnt[2]_lut_out = K1L665Q & K1L364 & K1_cnt[2] # !K1L665Q & (K1L313 # K1L364 & K1_cnt[2]);
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1_cnt[3] is coinc:inst_coinc|cnt[3] at LC7_4_B1
--operation mode is normal

K1_cnt[3]_lut_out = K1L364 & (K1_cnt[3] # !K1L665Q & K1L513) # !K1L364 & !K1L665Q & K1L513;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L506);


--K1L654 is coinc:inst_coinc|i~2714 at LC9_4_B1
--operation mode is normal

K1L654 = K1_cnt[2] # K1_cnt[1] # K1_cnt[3] # K1_cnt[0];


--K1L754 is coinc:inst_coinc|i~2715 at LC2_5_B1
--operation mode is normal

K1L754 = K1L354 # K1L454 # K1L654 # K1L554;


--K1L521 is coinc:inst_coinc|i~3 at LC2_4_B1
--operation mode is normal

K1L521 = K1L254 # K1L754;


--K1L665Q is coinc:inst_coinc|state~20 at LC3_3_B1
--operation mode is normal

K1L665Q_lut_out = !K1L075 & (K1L665Q # K1L506 & !K1L521);
K1L665Q = DFFE(K1L665Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L374 is coinc:inst_coinc|last_down_pol~29 at LC7_14_L1
--operation mode is normal

K1L374 = !Y1_command_2_local[3] & Y1_command_2_local[1] & (!K1_last_down # !Y1_command_2_local[0]);


--K1L274 is coinc:inst_coinc|last_down_pol~0 at LC4_15_L1
--operation mode is normal

K1L274 = !K1L244 & !K1L744 & K1L374 & K1L865Q;


--K1L7Q is coinc:inst_coinc|atwd_coinc~12 at LC8_11_L1
--operation mode is normal

K1L7Q_lut_out = Y1_command_2_local[3] & (V1L4Q & K1L7Q # !V1L4Q & K1L6Q) # !Y1_command_2_local[3] & K1L7Q;
K1L7Q = DFFE(K1L7Q_lut_out, GLOBAL(FE1_outclock0), , , );


--F1_LEDdelay[1] is flasher_board:flasher_board_inst|LEDdelay[1] at LC3_10_J4
--operation mode is normal

F1_LEDdelay[1]_lut_out = F1_LEDdelay[0];
F1_LEDdelay[1] = DFFE(F1_LEDdelay[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LC_down_b_rst[2] is coinc:inst_coinc|LC_down_b_rst[2] at LC6_9_C3
--operation mode is normal

K1_LC_down_b_rst[2]_lut_out = K1_LC_down_b & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[2] = DFFE(K1_LC_down_b_rst[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_down_a_rst[2] is coinc:inst_coinc|LC_down_a_rst[2] at LC8_7_B3
--operation mode is normal

K1_LC_down_a_rst[2]_lut_out = K1_LC_down_a & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[2] = DFFE(K1_LC_down_a_rst[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_up_b_rst[2] is coinc:inst_coinc|LC_up_b_rst[2] at LC8_9_C3
--operation mode is normal

K1_LC_up_b_rst[2]_lut_out = K1_LC_up_b & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[2] = DFFE(K1_LC_up_b_rst[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--K1_LC_up_a_rst[2] is coinc:inst_coinc|LC_up_a_rst[2] at LC5_12_B3
--operation mode is normal

K1_LC_up_a_rst[2]_lut_out = K1_LC_up_a & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[2] = DFFE(K1_LC_up_a_rst[2]_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--WB1L36Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|hl_edge~reg at LC5_4_R1
--operation mode is normal

WB1L36Q_lut_out = WB1L94 & (WB1L691 # WB1L971);
WB1L36Q = DFFE(WB1L36Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~31 at LC5_6_P1
--operation mode is normal

SC1L81Q_lut_out = EC1L9Q & (SC1L9 # SC1L22Q & JB5_sload_path[4]);
SC1L81Q = DFFE(SC1L81Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|STB~18 at LC9_6_P1
--operation mode is normal

SC1L32 = SC1L81Q & EC1L9Q;


--SC1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~34 at LC7_7_P1
--operation mode is normal

SC1L12Q_lut_out = SC1L1 # JB5_sload_path[2] & (SC1L02Q # SC1L91Q);
SC1L12Q = DFFE(SC1L12Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--EC1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234 at LC8_6_N4
--operation mode is normal

EC1L81 = !SC1L61Q & EC1L52Q & (!EC1L41 # !JB2_sload_path[2]);


--EC1_rxcteq9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9 at LC2_6_N4
--operation mode is normal

EC1_rxcteq9 = !JB2_sload_path[4] & JB2_sload_path[3] & !JB2_sload_path[2] & EC1L31;

--EC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21 at LC2_6_N4
--operation mode is normal

EC1L61 = !JB2_sload_path[4] & JB2_sload_path[3] & !JB2_sload_path[2] & EC1L31;


--EC1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42 at LC6_6_N4
--operation mode is normal

EC1L82Q_lut_out = EC1L91Q # EC1L62Q # !EC1_rxcteq9 & EC1L82Q;
EC1L82Q = DFFE(EC1L82Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--KB1L82 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~0 at LC2_16_O2
--operation mode is normal

KB1L82 = !KB1_CMD_WAIT & !KB1_CRES_WAIT & !KB1_REC_PULSE & !KB1_REC_WT;


--TB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48 at LC6_1_A4
--operation mode is normal

TB1L11 = !EC1L4 & TB1L8 & (A_nB $ !JC1_dffs[7]);


--VB1_CTR_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR at LC1_12_L4
--operation mode is normal

VB1_CTR_ERR_lut_out = VB1_CTR_MSG & (EC1L92Q # EC1L11Q & VB1L81);
VB1_CTR_ERR = DFFE(VB1_CTR_ERR_lut_out, GLOBAL(FE1_outclock0), !NB1L22Q, , );


--VB1_CTR_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG at LC1_13_L4
--operation mode is normal

VB1_CTR_MSG_lut_out = VB1L2 & (VB1_CTR_MSG # VB1L1 & !VB1_IDLE) # !VB1L2 & VB1L1 & !VB1_IDLE;
VB1_CTR_MSG = DFFE(VB1_CTR_MSG_lut_out, GLOBAL(FE1_outclock0), !NB1L22Q, , );


--VB1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88 at LC8_14_L4
--operation mode is normal

VB1L72 = VB1_CTR_MSG & (VB1_EOF_WAIT # VB1_DAT_MSG & VB1_BYTE0) # !VB1_CTR_MSG & VB1_DAT_MSG & VB1_BYTE0;


--VB1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89 at LC10_14_L4
--operation mode is normal

VB1L82 = !ZB1L71 & !ZB1L21 & EC1L11Q & VB1L72;


--VB1L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90 at LC6_13_L4
--operation mode is normal

VB1L92 = !VB1_IDLE & (!TB1L21Q & !TB1L01Q # !TB1L5);


--VB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73 at LC7_13_L4
--operation mode is normal

VB1L53 = VB1_DATA_OK # VB1_CTRL_OK # VB1_STF_WAIT;


--VB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74 at LC3_13_L4
--operation mode is normal

VB1L63 = VB1L53 # !TB1L21Q & !TB1L01Q & TB1L5;


--VB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75 at LC3_14_L4
--operation mode is normal

VB1L73 = EC1L11Q & (VB1_EOF_WAIT # VB1_BYTE0);


--VB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76 at LC6_14_L4
--operation mode is normal

VB1L83 = VB1L63 # VB1L73 & (ZB1L71 # ZB1L21);


--EC1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34 at LC3_9_A4
--operation mode is normal

EC1L22Q_lut_out = EC1L1 & (EC1L7 # EC1L6 # !EC1L2);
EC1L22Q = DFFE(EC1L22Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--EC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~25 at LC4_9_A4
--operation mode is normal

EC1L8 = EC1L01Q # EC1L22Q;


--EC1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40 at LC3_5_N4
--operation mode is normal

EC1L72Q_lut_out = !EC1_rxcteq5 & (EC1L72Q # SC1L61Q & EC1L32Q);
EC1L72Q = DFFE(EC1L72Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--EC1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35 at LC1_6_N4
--operation mode is normal

EC1L32Q_lut_out = EC1L71 # !EC1_rxcteq5 & !SC1L61Q & EC1L32Q;
EC1L32Q = DFFE(EC1L32Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--B1L13 is ahb_slave:ahb_slave_inst|i~8153 at LC10_15_A1
--operation mode is normal

B1L13 = (LE1_MASTERHTRANS[0] & !B1L33Q # !LE1_MASTERHTRANS[0] & (LE1_MASTERHTRANS[1] & LE1_MASTERHWRITE # !LE1_MASTERHTRANS[1] & !B1L33Q)) & CASCADE(B1L2);


--KB1L2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~88 at LC5_16_E3
--operation mode is normal

KB1L2 = !ND1L26Q & KB1_SND_DRBT & !NB1L22Q;


--atwd1_trigger_latch is atwd1_trigger_latch at LC1_5_F2
--operation mode is normal

atwd1_trigger_latch_lut_out = !K1L3Q & Y1_command_0_local[16] & (i597 # atwd1_trigger_latch);
atwd1_trigger_latch = DFFE(atwd1_trigger_latch_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--A1L481 is i602~87 at LC10_5_F2
--operation mode is normal

A1L481 = atwd1_trigger_latch # !atwd1_trigger_delay & DB2_ATWDTrigger_sig # !Y1_command_2_local[3];


--atwd0_trigger_latch is atwd0_trigger_latch at LC3_5_F2
--operation mode is normal

atwd0_trigger_latch_lut_out = !K1L1Q & Y1_command_0_local[16] & (atwd0_trigger_latch # i594);
atwd0_trigger_latch = DFFE(atwd0_trigger_latch_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--A1L581 is i602~88 at LC4_5_F2
--operation mode is normal

A1L581 = !atwd0_trigger_latch & (atwd0_trigger_delay # !DB1_ATWDTrigger_sig);


--N1_i16 is flash_ADC:inst_flash_ADC|i16 at LC3_7_F2
--operation mode is normal

N1_i16 = !Y1_command_0_local[17] & (!A1L481 & A1L581 # !Y1_command_0_local[16]);


--N1_disc is flash_ADC:inst_flash_ADC|disc at LC7_8_F2
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, GLOBAL(OneSPE), Y1_command_0_local[17], , );


--N1_i17 is flash_ADC:inst_flash_ADC|i17 at LC9_4_F2
--operation mode is normal

N1_i17 = N1_disc & Y1_command_0_local[17];


--N1_i18 is flash_ADC:inst_flash_ADC|i18 at LC7_4_F2
--operation mode is normal

N1_i18 = N1_i17 # Y1_command_0_local[16] & (A1L481 # !A1L581);


--A1L681 is i602~89 at LC8_5_F2
--operation mode is normal

A1L681 = Y1_command_0_local[16] & (i594 # A1L481 # atwd0_trigger_latch);


--N1L43 is flash_ADC:inst_flash_ADC|wraddress[0]~8 at LC2_7_F2
--operation mode is normal

N1L43 = !JB72_sload_path[9] & (A1L681 # Y1_command_0_local[17] & N1_disc);


--CB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC5_10_J2
--operation mode is normal

CB1L11 = !V1L4Q & CB1L971Q;


--CB1L311 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3139 at LC4_5_H2
--operation mode is normal

CB1L311 = !CB1L771Q & (CB1_addr_cnt[0] # !BB1L2Q);


--CB1L411 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3140 at LC6_2_R2
--operation mode is normal

CB1L411 = CB1L381Q # CB1L081Q # CB1L281Q # CB1L871Q;


--CB1L511 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3141 at LC2_5_H2
--operation mode is normal

CB1L511 = CB1L311 # CB1_addr_cnt[0] & (CB1L181Q # CB1L411);


--CB1L611 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3143 at LC7_5_H2
--operation mode is normal

CB1L611 = !CB1L771Q & (CB1_addr_cnt[1] # !BB1L2Q);


--CB1L711 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3144 at LC8_5_H2
--operation mode is normal

CB1L711 = CB1L611 # CB1_addr_cnt[1] & (CB1L181Q # CB1L411);


--CB1L811 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3146 at LC3_5_H2
--operation mode is normal

CB1L811 = !CB1L771Q & (CB1_addr_cnt[2] # !BB1L2Q);


--CB1L911 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3147 at LC6_5_H2
--operation mode is normal

CB1L911 = CB1L811 # CB1_addr_cnt[2] & (CB1L181Q # CB1L411);


--CB1L021 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3149 at LC4_14_H2
--operation mode is normal

CB1L021 = !CB1L771Q & (CB1_addr_cnt[3] # !BB1L2Q);


--CB1L121 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3150 at LC3_13_H2
--operation mode is normal

CB1L121 = CB1L021 # CB1_addr_cnt[3] & (CB1L181Q # CB1L411);


--CB1L221 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3152 at LC1_14_H2
--operation mode is normal

CB1L221 = !CB1L771Q & (CB1_addr_cnt[4] # !BB1L2Q);


--CB1L321 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3153 at LC5_13_H2
--operation mode is normal

CB1L321 = CB1L221 # CB1_addr_cnt[4] & (CB1L181Q # CB1L411);


--CB1L421 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3155 at LC9_14_H2
--operation mode is normal

CB1L421 = !CB1L771Q & (CB1_addr_cnt[5] # !BB1L2Q);


--CB1L521 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3156 at LC6_14_H2
--operation mode is normal

CB1L521 = CB1L421 # CB1_addr_cnt[5] & (CB1L411 # CB1L181Q);


--CB1L621 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3158 at LC10_2_H2
--operation mode is normal

CB1L621 = !CB1L771Q & (CB1_addr_cnt[6] # !BB1L2Q);


--CB1L721 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3159 at LC7_2_H2
--operation mode is normal

CB1L721 = CB1L621 # CB1_addr_cnt[6] & (CB1L411 # CB1L181Q);


--CB1L821 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3161 at LC9_2_H2
--operation mode is normal

CB1L821 = !CB1L771Q & (CB1_addr_cnt[7] # !BB1L2Q);


--CB1L921 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3162 at LC6_2_H2
--operation mode is normal

CB1L921 = CB1L821 # CB1_addr_cnt[7] & (CB1L411 # CB1L181Q);


--CB1L031 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3164 at LC10_4_R2
--operation mode is normal

CB1L031 = !CB1L771Q & (CB1_addr_cnt[8] # !BB1L2Q);


--CB1L131 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3165 at LC3_3_R2
--operation mode is normal

CB1L131 = CB1L031 # CB1_addr_cnt[8] & (CB1L181Q # CB1L411);


--Y1L881 is slaveregister:slaveregister_inst|command_2_local[26]~123 at LC4_2_I2
--operation mode is normal

Y1L881 = Y1L344 & B1L05Q & Y1L534 & Y1L441;


--Y1L691 is slaveregister:slaveregister_inst|command_3_local[0]~120 at LC5_2_I2
--operation mode is normal

Y1L691 = (!B1L73Q & !B1L93Q & B1L83Q & B1L63Q) & CASCADE(Y1L881);


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2 at LC6_15_G3
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--P1_i19 is hit_counter:inst_hit_counter|i19 at LC3_14_G3
--operation mode is normal

P1_i19 = !P1_MultiSPE2 & P1_MultiSPE1;


--P1L76 is hit_counter:inst_hit_counter|i~0 at LC8_1_G3
--operation mode is normal

P1L76 = !P1L27 & !P1L77;


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2 at LC5_4_Y3
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--P1_i38 is hit_counter:inst_hit_counter|i38 at LC7_4_Y3
--operation mode is normal

P1_i38 = !P1_OneSPE2 & P1_OneSPE1;


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1 at LC6_12_E2
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2 at LC5_12_E2
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--Q1_i19 is hit_counter_ff:inst_hit_counter_ff|i19 at LC7_12_E2
--operation mode is normal

Q1_i19 = !Q1_MultiSPE2 & !Q1_MultiSPE1;


--Q1L86 is hit_counter_ff:inst_hit_counter_ff|i~0 at LC3_6_T3
--operation mode is normal

Q1L86 = !Q1L39 & !Q1L89;


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1 at LC5_12_L2
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2 at LC3_12_L2
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--Q1_i38 is hit_counter_ff:inst_hit_counter_ff|i38 at LC3_11_L2
--operation mode is normal

Q1_i38 = !Q1_OneSPE1 & !Q1_OneSPE2;


--CB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC9_6_E2
--operation mode is normal

CB2L11 = !V1L4Q & CB2L971Q;


--CB2L311 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3139 at LC3_5_Z2
--operation mode is normal

CB2L311 = !CB2L771Q & (CB2_addr_cnt[0] # !BB2L2Q);


--CB2L411 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3140 at LC10_7_S4
--operation mode is normal

CB2L411 = CB2L381Q # CB2L871Q # CB2L081Q # CB2L281Q;


--CB2L511 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3141 at LC7_5_Z2
--operation mode is normal

CB2L511 = CB2L311 # CB2_addr_cnt[0] & (CB2L411 # CB2L181Q);


--CB2L611 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3143 at LC3_10_M2
--operation mode is normal

CB2L611 = !CB2L771Q & (CB2_addr_cnt[1] # !BB2L2Q);


--CB2L711 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3144 at LC6_10_M2
--operation mode is normal

CB2L711 = CB2L611 # CB2_addr_cnt[1] & (CB2L411 # CB2L181Q);


--CB2L811 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3146 at LC4_11_M2
--operation mode is normal

CB2L811 = !CB2L771Q & (CB2_addr_cnt[2] # !BB2L2Q);


--CB2L911 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3147 at LC9_10_M2
--operation mode is normal

CB2L911 = CB2L811 # CB2_addr_cnt[2] & (CB2L411 # CB2L181Q);


--CB2L021 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3149 at LC5_2_M2
--operation mode is normal

CB2L021 = !CB2L771Q & (CB2_addr_cnt[3] # !BB2L2Q);


--CB2L121 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3150 at LC10_11_M2
--operation mode is normal

CB2L121 = CB2L021 # CB2_addr_cnt[3] & (CB2L181Q # CB2L411);


--CB2L221 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3152 at LC6_14_M2
--operation mode is normal

CB2L221 = !CB2L771Q & (CB2_addr_cnt[4] # !BB2L2Q);


--CB2L321 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3153 at LC7_14_M2
--operation mode is normal

CB2L321 = CB2L221 # CB2_addr_cnt[4] & (CB2L411 # CB2L181Q);


--CB2L421 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3155 at LC7_10_M2
--operation mode is normal

CB2L421 = !CB2L771Q & (CB2_addr_cnt[5] # !BB2L2Q);


--CB2L521 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3156 at LC5_10_M2
--operation mode is normal

CB2L521 = CB2L421 # CB2_addr_cnt[5] & (CB2L411 # CB2L181Q);


--CB2L621 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3158 at LC9_14_M2
--operation mode is normal

CB2L621 = !CB2L771Q & (CB2_addr_cnt[6] # !BB2L2Q);


--CB2L721 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3159 at LC3_14_M2
--operation mode is normal

CB2L721 = CB2L621 # CB2_addr_cnt[6] & (CB2L411 # CB2L181Q);


--CB2L821 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3161 at LC6_1_M2
--operation mode is normal

CB2L821 = !CB2L771Q & (CB2_addr_cnt[7] # !BB2L2Q);


--CB2L921 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3162 at LC1_1_M2
--operation mode is normal

CB2L921 = CB2L821 # CB2_addr_cnt[7] & (CB2L411 # CB2L181Q);


--CB2L031 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3164 at LC2_1_M2
--operation mode is normal

CB2L031 = !CB2L771Q & (CB2_addr_cnt[8] # !BB2L2Q);


--CB2L131 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3165 at LC3_1_M2
--operation mode is normal

CB2L131 = CB2L031 # CB2_addr_cnt[8] & (CB2L181Q # CB2L411);


--tx_pack_rdy_srg[0] is tx_pack_rdy_srg[0] at LC10_1_K3
--operation mode is normal

tx_pack_rdy_srg[0]_lut_out = Y1L8211Q;
tx_pack_rdy_srg[0] = DFFE(tx_pack_rdy_srg[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--tx_pack_rdy_srg[1] is tx_pack_rdy_srg[1] at LC7_1_K3
--operation mode is normal

tx_pack_rdy_srg[1]_lut_out = tx_pack_rdy_srg[0];
tx_pack_rdy_srg[1] = DFFE(tx_pack_rdy_srg[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--tx_pack_rdy_srg[2] is tx_pack_rdy_srg[2] at LC3_1_K3
--operation mode is normal

tx_pack_rdy_srg[2]_lut_out = tx_pack_rdy_srg[1];
tx_pack_rdy_srg[2] = DFFE(tx_pack_rdy_srg[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--QD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del~72 at LC1_6_G1
--operation mode is normal

QD1L6 = !JB81_q[6] & !JB81_q[5] & !JB81_q[4] & !JB81_q[7];


--QD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del~75 at LC2_6_G1
--operation mode is normal

QD1L7 = (!JB81_q[2] & !JB81_q[3] & !JB81_q[1] & JB81_q[0]) & CASCADE(QD1L6);


--K1_LCATWD_ATWD_A_down_post_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[5] at LC1_8_S2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[5]_lut_out = !K1L734;
K1_LCATWD_ATWD_A_down_post_cnt[5] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[5] at LC10_14_J2
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[5]_lut_out = !K1L514;
K1_LCATWD_ATWD_A_down_pre_cnt[5] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L38 is coinc:inst_coinc|i971~0 at LC9_14_J2
--operation mode is normal

K1L38 = !K1_LCATWD_ATWD_A_down_pre_cnt[5] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_post_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[5] at LC10_15_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[5]_lut_out = K1L542;
K1_LCATWD_ATWD_A_up_post_cnt[5] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_pre_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[5] at LC10_12_R2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[5]_lut_out = !K1L624;
K1_LCATWD_ATWD_A_up_pre_cnt[5] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L77 is coinc:inst_coinc|i961~0 at LC5_13_R2
--operation mode is normal

K1L77 = !K1_LCATWD_ATWD_A_up_pre_cnt[5] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~21 at LC9_15_L3
--operation mode is normal

H1L4Q_lut_out = Y1_command_0_local[15] & (H1L41 # H1L4Q & !DB1_TriggerComplete_in_sync);
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~22 at LC9_7_L3
--operation mode is normal

H1L5Q_lut_out = Y1_command_0_local[15] & (H1L51 # H1L4Q & DB1_TriggerComplete_in_sync);
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--MD1_tx_dpr_waddr[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8] at LC10_12_J3
--operation mode is normal

MD1_tx_dpr_waddr[8]_lut_out = Y1_tx_dpr_wadr_local[8];
MD1_tx_dpr_waddr[8] = DFFE(MD1_tx_dpr_waddr[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1] at LC10_11_J3
--operation mode is normal

MD1_tx_dpr_waddr[1]_lut_out = Y1_tx_dpr_wadr_local[1];
MD1_tx_dpr_waddr[1] = DFFE(MD1_tx_dpr_waddr[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2] at LC5_4_J3
--operation mode is normal

MD1_tx_dpr_waddr[2]_lut_out = Y1_tx_dpr_wadr_local[2];
MD1_tx_dpr_waddr[2] = DFFE(MD1_tx_dpr_waddr[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3] at LC3_10_J3
--operation mode is normal

MD1_tx_dpr_waddr[3]_lut_out = Y1_tx_dpr_wadr_local[3];
MD1_tx_dpr_waddr[3] = DFFE(MD1_tx_dpr_waddr[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4] at LC3_8_M3
--operation mode is normal

MD1_tx_dpr_waddr[4]_lut_out = Y1_tx_dpr_wadr_local[4];
MD1_tx_dpr_waddr[4] = DFFE(MD1_tx_dpr_waddr[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5] at LC5_13_I3
--operation mode is normal

MD1_tx_dpr_waddr[5]_lut_out = Y1_tx_dpr_wadr_local[5];
MD1_tx_dpr_waddr[5] = DFFE(MD1_tx_dpr_waddr[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6] at LC2_13_J3
--operation mode is normal

MD1_tx_dpr_waddr[6]_lut_out = Y1_tx_dpr_wadr_local[6];
MD1_tx_dpr_waddr[6] = DFFE(MD1_tx_dpr_waddr[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7] at LC4_11_J3
--operation mode is normal

MD1_tx_dpr_waddr[7]_lut_out = Y1_tx_dpr_wadr_local[7];
MD1_tx_dpr_waddr[7] = DFFE(MD1_tx_dpr_waddr[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9] at LC2_11_J3
--operation mode is normal

MD1_tx_dpr_waddr[9]_lut_out = Y1_tx_dpr_wadr_local[9];
MD1_tx_dpr_waddr[9] = DFFE(MD1_tx_dpr_waddr[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10] at LC5_14_I3
--operation mode is normal

MD1_tx_dpr_waddr[10]_lut_out = Y1_tx_dpr_wadr_local[10];
MD1_tx_dpr_waddr[10] = DFFE(MD1_tx_dpr_waddr[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11] at LC9_11_J3
--operation mode is normal

MD1_tx_dpr_waddr[11]_lut_out = Y1_tx_dpr_wadr_local[11];
MD1_tx_dpr_waddr[11] = DFFE(MD1_tx_dpr_waddr[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--MD1_tx_dpr_waddr[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12] at LC2_14_J3
--operation mode is normal

MD1_tx_dpr_waddr[12]_lut_out = Y1_tx_dpr_wadr_local[12];
MD1_tx_dpr_waddr[12] = DFFE(MD1_tx_dpr_waddr[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--rx_dpr_radr_stb_srg[0] is rx_dpr_radr_stb_srg[0] at LC5_7_F3
--operation mode is normal

rx_dpr_radr_stb_srg[0]_lut_out = Y1L4901Q;
rx_dpr_radr_stb_srg[0] = DFFE(rx_dpr_radr_stb_srg[0]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--rx_dpr_radr_stb_srg[1] is rx_dpr_radr_stb_srg[1] at LC6_6_F3
--operation mode is normal

rx_dpr_radr_stb_srg[1]_lut_out = rx_dpr_radr_stb_srg[0];
rx_dpr_radr_stb_srg[1] = DFFE(rx_dpr_radr_stb_srg[1]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--rx_dpr_radr_stb_srg[2] is rx_dpr_radr_stb_srg[2] at LC3_6_F3
--operation mode is normal

rx_dpr_radr_stb_srg[2]_lut_out = rx_dpr_radr_stb_srg[1];
rx_dpr_radr_stb_srg[2] = DFFE(rx_dpr_radr_stb_srg[2]_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--RB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~363 at LC10_8_C1
--operation mode is normal

RB1L221 = (!RB1L29 & !RB1L53) & CASCADE(RB1L821);


--RB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~364 at LC10_13_C1
--operation mode is normal

RB1L321 = (RB1L621 # !RB1L901) & CASCADE(RB1L521);


--RB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~350 at LC8_8_C1
--operation mode is normal

RB1L911 = RB1L721 # !RB1L28;


--RB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~365 at LC9_8_C1
--operation mode is normal

RB1L421 = (!RB1L09 & !RB1L48 & !RB1L68 & !RB1L88) & CASCADE(RB1L911);

--RB1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~369 at LC9_8_C1
--operation mode is normal

RB1L821 = (!RB1L09 & !RB1L48 & !RB1L68 & !RB1L88) & CASCADE(RB1L911);


--Y1L114 is slaveregister:slaveregister_inst|i2069~435 at LC3_3_A3
--operation mode is normal

Y1L114 = !B1L34Q & JE1_q[6];


--Y1L784 is slaveregister:slaveregister_inst|i~5277 at LC2_11_A3
--operation mode is normal

Y1L784 = Y1L541 & Y1_tx_dpr_wadr_local[6] & !B1L73Q & Y1L441;


--Y1L884 is slaveregister:slaveregister_inst|i~5278 at LC8_11_A3
--operation mode is normal

Y1L884 = Y1L687 & KB1_COM_ON & !B1L73Q & Y1L587;


--Y1L584 is slaveregister:slaveregister_inst|i~5275 at LC5_10_A3
--operation mode is normal

Y1L584 = Y1L787 & Y1_rx_dpr_radr_local[6] & Y1L887 & Y1L441;


--Y1L484 is slaveregister:slaveregister_inst|i~5274 at LC9_11_A3
--operation mode is normal

Y1L484 = B1L73Q & JB7_q[6] & Y1L687 & Y1L587;


--Y1L3201 is slaveregister:slaveregister_inst|i~16755 at LC10_10_A3
--operation mode is normal

Y1L3201 = Y1L584 # Y1L884 # Y1L784 # Y1L484;


--Y1L684 is slaveregister:slaveregister_inst|i~5276 at LC8_2_A3
--operation mode is normal

Y1L684 = Y1L987 & MB1_inst16[6] & !B1L73Q & Y1L541;


--Y1L214 is slaveregister:slaveregister_inst|i2069~437 at LC2_2_A3
--operation mode is normal

Y1L214 = (Y1L114 # Y1L283 & (Y1L3201 # Y1L684)) & CASCADE(Y1L393);


--KB1L02 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF~29 at LC4_12_E4
--operation mode is normal

KB1L02 = NB1L22Q # KB1_COM_OFF & (!KB1_SND_IDLE # !ND1L26Q);


--K1_LCATWD_ATWD_B_down_post_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[5] at LC10_5_N2
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[5]_lut_out = !K1L404;
K1_LCATWD_ATWD_B_down_post_cnt[5] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[5] at LC2_4_J2
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[5]_lut_out = !K1L283;
K1_LCATWD_ATWD_B_down_pre_cnt[5] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L201 is coinc:inst_coinc|i1046~0 at LC6_5_J2
--operation mode is normal

K1L201 = !K1_LCATWD_ATWD_B_down_pre_cnt[5] & (K1_LC_RX_down_old # !K1_LC_down_b # !K1_LC_down_a);


--K1_LCATWD_ATWD_B_up_post_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[5] at LC10_7_X2
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[5]_lut_out = K1L432;
K1_LCATWD_ATWD_B_up_post_cnt[5] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_pre_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[5] at LC9_9_R2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[5]_lut_out = !K1L393;
K1_LCATWD_ATWD_B_up_pre_cnt[5] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L69 is coinc:inst_coinc|i1036~0 at LC6_9_R2
--operation mode is normal

K1L69 = !K1_LCATWD_ATWD_B_up_pre_cnt[5] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--H1L9Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~21 at LC6_12_L3
--operation mode is normal

H1L9Q_lut_out = Y1_command_0_local[15] & (H1L61 # !DB2_TriggerComplete_in_sync & H1L9Q);
H1L9Q = DFFE(H1L9Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--H1L01Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~22 at LC7_5_L3
--operation mode is normal

H1L01Q_lut_out = Y1_command_0_local[15] & (H1L71 # H1L9Q & DB2_TriggerComplete_in_sync);
H1L01Q = DFFE(H1L01Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L4201 is slaveregister:slaveregister_inst|i~16756 at LC3_7_A3
--operation mode is normal

Y1L4201 = Y1L541 & Y1_tx_dpr_wadr_local[15] & !B1L73Q & Y1L441;


--Y1L5201 is slaveregister:slaveregister_inst|i~16757 at LC5_14_A3
--operation mode is normal

Y1L5201 = !B1L73Q & Y1L541 & MB1_inst16[15] & Y1L987;


--Y1L6201 is slaveregister:slaveregister_inst|i~16758 at LC5_7_A3
--operation mode is normal

Y1L6201 = Y1L887 & Y1L787 & Y1_rx_dpr_radr_local[15] & Y1L441;


--Y1L7201 is slaveregister:slaveregister_inst|i~16759 at LC6_8_C3
--operation mode is normal

Y1L7201 = B1L73Q & JB7_q[15] & Y1L687 & Y1L587;


--Y1L8201 is slaveregister:slaveregister_inst|i~16761 at LC8_7_A3
--operation mode is normal

Y1L8201 = (Y1L6201 # Y1L5201 # Y1L7201 # Y1L4201) & CASCADE(Y1L983);


--N1L2Q is flash_ADC:inst_flash_ADC|done~reg0 at LC10_1_I2
--operation mode is normal

N1L2Q_lut_out = !N1_i16 & (N1_i18 & JB72_sload_path[9] # !N1_i18 & N1L2Q);
N1L2Q = DFFE(N1L2Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--Y1L883 is slaveregister:slaveregister_inst|i2059~402 at LC5_1_I2
--operation mode is normal

Y1L883 = (N1L2Q & B1L53Q) & CASCADE(Y1L121);


--Y1L843Q is slaveregister:slaveregister_inst|dom_id[48]~reg0 at LC5_13_C2
--operation mode is normal

Y1L843Q_lut_out = LE1_MASTERHWDATA[16];
Y1L843Q = DFFE(Y1L843Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--KB1L71 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~179 at LC6_15_E4
--operation mode is normal

KB1L71 = (!TB1L1Q & !VB1_DATA_OK & (!MB1_inst9 # !TB1L12Q)) & CASCADE(KB1L81);


--PC21_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC8_9_O4
--operation mode is normal

PC21_aeb_out = !JB51_sload_path[1] & !JB51_sload_path[2] & JB51_sload_path[0] & JB51_sload_path[3];


--ND1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init~260 at LC7_10_Y4
--operation mode is normal

ND1L33 = ND1_SEND_IDLE & (XD1L9Q # !ND1_STF) # !ND1_SEND_IDLE & ND1L3 & (XD1L9Q # !ND1_STF);


--KB1L63 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~34 at LC10_15_E3
--operation mode is normal

KB1L63 = !KB1_SND_MRNB & !KB1_SND_IDLE & !KB1_SND_MRWB;


--KB1L43 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~0 at LC10_16_E3
--operation mode is normal

KB1L43 = !KB1_SND_DRBT & !KB1_SND_DRAND & KB1L63;


--ND1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1782 at LC8_10_Y4
--operation mode is normal

ND1L8 = !KB1_SND_TC_DAT & !KB1_SND_ID & !QD1L8Q;


--ND1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0~26 at LC3_12_Y4
--operation mode is normal

ND1L92 = ND1_CRC1 & (XD1L9Q # ND1_CRC0) # !ND1_CRC1 & !XD1L9Q & ND1_CRC0;


--ND1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1783 at LC8_7_Y4
--operation mode is normal

ND1L9 = !XD1L9Q & ND1_BYT0;


--ND1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19 at LC10_7_Y4
--operation mode is normal

ND1L42 = ND1_PL_INC # ND1L9 # ND1L55Q & !JB61L43;


--ND1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1784 at LC4_8_Y4
--operation mode is normal

ND1L01 = !ME1_portadataout[1] & !ME1_portadataout[0];


--ND1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1785 at LC5_5_Y4
--operation mode is normal

ND1L11 = !JB8L41 & ND1_TCWF_CHK;


--ND1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1786 at LC6_5_Y4
--operation mode is normal

ND1L21 = !XD1L9Q & ND1_TCWFM_L;


--HD1L06Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24 at LC3_16_Y4
--operation mode is normal

HD1L06Q_lut_out = !ND1_STF & (HD1L06Q # HD1L95Q & !HD1L9);
HD1L06Q = DFFE(HD1L06Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1787 at LC7_5_Y4
--operation mode is normal

ND1L31 = JB8L41 & ND1_TCWF_CHK;


--ND1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1788 at LC2_14_Y4
--operation mode is normal

ND1L41 = XD1L9Q & ND1_DCMD_SEQ1 & QD1L8Q;


--ND1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1789 at LC3_15_Y4
--operation mode is normal

ND1L51 = ND1L43Q & !HD1L3Q;


--ND1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~23 at LC7_15_Y4
--operation mode is normal

ND1L53 = ND1L41 # ND1L51 # ND1_ID_SHR8 & JB02L9;


--WC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg at LC2_4_E1
--operation mode is normal

WC1L91Q_lut_out = WC1L81 # WC1L3 # WC1L9Q & !PC6_agb_out;
WC1L91Q = DFFE(WC1L91Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--WC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg at LC9_4_E1
--operation mode is normal

WC1L02Q_lut_out = WC1L9Q & (!WC1L41Q & KB1_REC_PULSE # !PC6_agb_out) # !WC1L9Q & !WC1L41Q & KB1_REC_PULSE;
WC1L02Q = DFFE(WC1L02Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--ND1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1790 at LC2_2_Y4
--operation mode is normal

ND1L61 = JB91L8 & !JB02L9 & ND1_ID_SHR8;


--ND1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1791 at LC10_14_Y4
--operation mode is normal

ND1L71 = JB91L8 & !JB02L9 & ND1_RXSHR8;


--ND1L111 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~29 at LC5_7_Y4
--operation mode is normal

ND1L111 = JB02L9 & !ND1_RXSHR8 # !JB02L9 & (!JB91L8 # !ND1_TXSHR8);


--ND1L701Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg at LC4_15_Y4
--operation mode is normal

ND1L701Q_lut_out = ND1L501 # ND1_ID_SHR8 & ND1L12 # !ND1L601;
ND1L701Q = DFFE(ND1L701Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1792 at LC2_8_Y4
--operation mode is normal

ND1L81 = XD1L9Q & ND1_TC_RX_TIME;


--ND1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1793 at LC9_8_Y4
--operation mode is normal

ND1L91 = ND1_TC_TX_TIME & XD1L9Q;


--ND1L001 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42 at LC5_9_Y4
--operation mode is normal

ND1L001 = ND1_STF & XD1L9Q & !ND1L01 & QD1L9Q;


--ND1L101Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg at LC7_9_Y4
--operation mode is normal

ND1L101Q_lut_out = ND1L001 # ND1_BYT3 & XD1L9Q # !ND1L33;
ND1L101Q = DFFE(ND1L101Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1794 at LC10_2_Y4
--operation mode is normal

ND1L02 = ND1_ID_BYTE & XD1L9Q;


--ZB1L34Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22 at LC9_7_A4
--operation mode is normal

ZB1L34Q_lut_out = VB1L61 & (ZB1L6 # ZB1L34Q & !ZB1L3);
ZB1L34Q = DFFE(ZB1L34Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--ZB1_srg[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7] at LC10_5_A4
--operation mode is normal

ZB1_srg[7]_lut_out = ZB1L81 # ZB1L24Q & JC1_dffs[7];
ZB1_srg[7] = DFFE(ZB1_srg[7]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ND1L97Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg at LC7_3_Y4
--operation mode is normal

ND1L97Q_lut_out = ND1L47 # ND1L87 # ND1L67;
ND1L97Q = DFFE(ND1L97Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HB3_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC11_1_E1
HB3_q[8]_data_in = COM_AD_D[8];
HB3_q[8]_write_enable = CD1_valid_wreq;
HB3_q[8]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[8]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[8]_clear_0 = !WC1L41Q;
HB3_q[8]_clock_enable_1 = CD1_valid_rreq;
HB3_q[8]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[8]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[8] = MEMORY_SEGMENT(HB3_q[8]_data_in, HB3_q[8]_write_enable, HB3_q[8]_clock_0, HB3_q[8]_clock_1, HB3_q[8]_clear_0, , , HB3_q[8]_clock_enable_1, VCC, HB3_q[8]_write_address, HB3_q[8]_read_address);


--HB3_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC13_1_E1
HB3_q[0]_data_in = COM_AD_D[0];
HB3_q[0]_write_enable = CD1_valid_wreq;
HB3_q[0]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[0]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[0]_clear_0 = !WC1L41Q;
HB3_q[0]_clock_enable_1 = CD1_valid_rreq;
HB3_q[0]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[0]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[0] = MEMORY_SEGMENT(HB3_q[0]_data_in, HB3_q[0]_write_enable, HB3_q[0]_clock_0, HB3_q[0]_clock_1, HB3_q[0]_clear_0, , , HB3_q[0]_clock_enable_1, VCC, HB3_q[0]_write_address, HB3_q[0]_read_address);


--ND1L27Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg at LC2_15_Y4
--operation mode is normal

ND1L27Q_lut_out = ND1L56 # ND1L07 # ND1L66 # ND1L17;
ND1L27Q = DFFE(ND1L27Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--VD71L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0 at LC8_1_E2
--operation mode is normal

VD71L1 = ND1L97Q # ND1L27Q & HB3_q[8] # !ND1L27Q & HB3_q[0];


--JC3_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC7_1_E2
--operation mode is normal

JC3_dffs[0]_lut_out = Y1L792Q & (ND1_ID_LOAD # JC3_dffs[1]) # !Y1L792Q & !ND1_ID_LOAD & JC3_dffs[1];
JC3_dffs[0] = DFFE(JC3_dffs[0]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--VD71L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16 at LC9_1_E2
--operation mode is normal

VD71L2 = (JC3_dffs[0] & !ND1L27Q # !ND1L97Q) & CASCADE(VD71L1);


--ND1L49Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg at LC5_8_Y4
--operation mode is normal

ND1L49Q_lut_out = ND1L19 # ND1L98 # !ND1L39;
ND1L49Q = DFFE(ND1L49Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--ND1L68Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg at LC6_11_Y4
--operation mode is normal

ND1L68Q_lut_out = ND1L18 # ND1L58 # ND1L38 # !ND1L39;
ND1L68Q = DFFE(ND1L68Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--VD61L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_3_T4
--operation mode is normal

VD61L1 = ND1L49Q # ND1L68Q & VD31L2 # !ND1L68Q & VD21L2;


--VD41L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111 at LC9_12_E4
--operation mode is normal

VD41L2 = KB1_SND_DRBT # KB1_SND_ID # KB1_SND_MRNB # KB1_SND_IDLE;


--VD41_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node at LC9_2_T4
--operation mode is normal

VD41_result_node = ND1L97Q & (ND1L27Q & VD41L2 # !ND1L27Q & JB31_q[0]);


--VD61L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24 at LC10_3_T4
--operation mode is normal

VD61L2 = (ND1L68Q & VD51L1 # !ND1L68Q & VD41_result_node # !ND1L49Q) & CASCADE(VD61L1);


--HD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~828 at LC3_10_T4
--operation mode is normal

HD1L91 = VD43L2 & (VD53L2 # !ND1L79Q) # !VD43L2 & ND1L79Q & VD53L2;


--JC4_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC6_8_T4
--operation mode is normal

JC4_dffs[4]_lut_out = JC4_dffs[5] & (HD1L12 # !XD1L9Q) # !JC4_dffs[5] & XD1L9Q & HD1L12;
JC4_dffs[4] = DFFE(JC4_dffs[4]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--PC81_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC6_8_O3
--operation mode is normal

PC81_aeb_out = !JB32_sload_path[13] & JB32_sload_path[14] & !JB32_sload_path[12];


--PC71_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC10_8_O3
--operation mode is normal

PC71_aeb_out = JB32_sload_path[11] & !JB32_sload_path[8] & JB32_sload_path[10] & JB32_sload_path[9];


--PC51_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC3_7_O3
--operation mode is normal

PC51_aeb_out = JB32_sload_path[3] & JB32_sload_path[1] & JB32_sload_path[0] & JB32_sload_path[2];


--PC61_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC1_7_O3
--operation mode is normal

PC61_aeb_out = !JB32_sload_path[7] & !JB32_sload_path[6] & !JB32_sload_path[5] & JB32_sload_path[4];


--WC1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33 at LC7_3_E1
--operation mode is normal

WC1L8Q_lut_out = WC1L01Q & (JB8L41 # !WB1L36Q & WC1L8Q) # !WC1L01Q & !WB1L36Q & WC1L8Q;
WC1L8Q = DFFE(WC1L8Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--CC1_inst10[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9] at LC3_11_W1
--operation mode is normal

CC1_inst10[9]_lut_out = COM_AD_D[9];
CC1_inst10[9] = DFFE(CC1_inst10[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--PC6_agb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_12_W1
--operation mode is normal

PC6_agb_out = CC1_inst10[9] & (PC6_lcarry[8] # !COM_AD_D[9]) # !CC1_inst10[9] & PC6_lcarry[8] & !COM_AD_D[9];


--NB1L41 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_30us~87 at LC5_7_O3
--operation mode is normal

NB1L41 = !JB32_sload_path[13] & !JB32_sload_path[14] & !JB32_sload_path[12] & !JB32_sload_path[11];


--NB1L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_30us~89 at LC6_7_O3
--operation mode is normal

NB1L51 = (!JB32_sload_path[7] & !JB32_sload_path[0] & !JB32_sload_path[10]) & CASCADE(NB1L41);

--NB1L61 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_30us~90 at LC6_7_O3
--operation mode is normal

NB1L61 = (!JB32_sload_path[7] & !JB32_sload_path[0] & !JB32_sload_path[10]) & CASCADE(NB1L41);


--V1L1Q is ROC:inst_ROC|RST_state~10 at LC3_3_N2
--operation mode is normal

V1L1Q_lut_out = VCC;
V1L1Q = DFFE(V1L1Q_lut_out, GLOBAL(FE1_outclock0), , , );


--K1_LCATWD_ATWD_A_up_post_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[4] at LC7_16_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[4]_lut_out = !K1L342;
K1_LCATWD_ATWD_A_up_post_cnt[4] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[1] at LC10_16_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[1]_lut_out = !K1L732;
K1_LCATWD_ATWD_A_up_post_cnt[1] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[2] at LC8_16_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[2]_lut_out = !K1L932;
K1_LCATWD_ATWD_A_up_post_cnt[2] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[3] at LC7_15_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[3]_lut_out = !K1L142;
K1_LCATWD_ATWD_A_up_post_cnt[3] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[0] at LC8_15_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[0]_lut_out = !K1L532;
K1_LCATWD_ATWD_A_up_post_cnt[0] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L09 is coinc:inst_coinc|i997~0 at LC6_14_U2
--operation mode is normal

K1L09 = K1_LCATWD_ATWD_A_up_post_cnt[0] # !K1_atwd0_trigger_old & DB1_ATWDTrigger_sig;


--K1L854 is coinc:inst_coinc|i~2716 at LC9_15_U2
--operation mode is normal

K1L854 = K1_LCATWD_ATWD_A_up_post_cnt[1] # K1_LCATWD_ATWD_A_up_post_cnt[3] # K1_LCATWD_ATWD_A_up_post_cnt[2] # K1_LCATWD_ATWD_A_up_post_cnt[4];


--K1L821 is coinc:inst_coinc|i~175 at LC3_14_U2
--operation mode is normal

K1L821 = K1L09 # K1_LCATWD_ATWD_A_up_post_cnt[5] # K1_i1213 # K1L854;


--K1_LCATWD_ATWD_B_up_post_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[4] at LC3_6_X2
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[4]_lut_out = !K1L232;
K1_LCATWD_ATWD_B_up_post_cnt[4] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[1] at LC2_7_X2
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[1]_lut_out = !K1L622;
K1_LCATWD_ATWD_B_up_post_cnt[1] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[2] at LC2_6_X2
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[2]_lut_out = !K1L822;
K1_LCATWD_ATWD_B_up_post_cnt[2] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[3] at LC3_7_X2
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[3]_lut_out = !K1L032;
K1_LCATWD_ATWD_B_up_post_cnt[3] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[0] at LC1_7_X2
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[0]_lut_out = !K1L422;
K1_LCATWD_ATWD_B_up_post_cnt[0] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L901 is coinc:inst_coinc|i1072~0 at LC8_8_X2
--operation mode is normal

K1L901 = K1_LCATWD_ATWD_B_up_post_cnt[0] # DB2_ATWDTrigger_sig & !K1_atwd1_trigger_old;


--K1L954 is coinc:inst_coinc|i~2717 at LC10_6_X2
--operation mode is normal

K1L954 = K1_LCATWD_ATWD_B_up_post_cnt[2] # K1_LCATWD_ATWD_B_up_post_cnt[1] # K1_LCATWD_ATWD_B_up_post_cnt[3] # K1_LCATWD_ATWD_B_up_post_cnt[4];


--K1L721 is coinc:inst_coinc|i~151 at LC2_8_X2
--operation mode is normal

K1L721 = K1_i1217 # K1L954 # K1_LCATWD_ATWD_B_up_post_cnt[5] # K1L901;


--L1L06 is fe_r2r:inst_fe_r2r|i~281 at LC3_8_Q4
--operation mode is normal

L1L06 = !L1_cntn[1] & !L1_cntn[0];


--L1L23 is fe_r2r:inst_fe_r2r|i97~241 at LC10_8_Q4
--operation mode is normal

L1L23 = L1L76Q & (L1_cntn[2] # L1_cntn[3] # !L1L06);


--L1L16 is fe_r2r:inst_fe_r2r|i~282 at LC6_8_Q4
--operation mode is normal

L1L16 = !L1_cntn[3] # !L1_cntn[2] # !L1_cntn[0] # !L1_cntn[1];


--L1L26 is fe_r2r:inst_fe_r2r|i~283 at LC4_2_Q4
--operation mode is normal

L1L26 = !L1_cntp[0] & !L1_cntp[1];


--L1L12 is fe_r2r:inst_fe_r2r|i90~83 at LC5_7_Q4
--operation mode is normal

L1L12 = !L1_cntp[3] & L1L56Q & !L1_cntp[2] & L1L26;


--L1L52 is fe_r2r:inst_fe_r2r|i93~241 at LC3_7_Q4
--operation mode is normal

L1L52 = L1L56Q & (L1_cntp[3] # L1_cntp[2] # !L1L26);


--L1L36 is fe_r2r:inst_fe_r2r|i~284 at LC7_2_Q4
--operation mode is normal

L1L36 = !L1_cntp[3] # !L1_cntp[0] # !L1_cntp[2] # !L1_cntp[1];


--L1L93 is fe_r2r:inst_fe_r2r|i~27 at LC1_8_Q4
--operation mode is normal

L1L93 = !L1_cntn[2] & !L1_cntn[3] & L1L76Q & L1L06;


--U1L54 is r2r:inst_r2r|i~1009 at LC9_6_P2
--operation mode is normal

U1L54 = !U1_cnt[3] & !U1_cnt[5] & !U1_cnt[4] & U1_cnt[6];


--U1L64 is r2r:inst_r2r|i~1011 at LC10_6_P2
--operation mode is normal

U1L64 = (!U1_cnt[0] & !U1_cnt[2] & !U1_cnt[1]) & CASCADE(U1L54);


--W1_LEDdelay[0] is single_led:inst_single_led|LEDdelay[0] at LC10_13_Z2
--operation mode is normal

W1_LEDdelay[0]_lut_out = W1_tick # W1_cnt_old[15] $ JB23_sload_path[15];
W1_LEDdelay[0] = DFFE(W1_LEDdelay[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_OneSPElatch is coinc:inst_coinc|OneSPElatch at LC5_13_L1
--operation mode is normal

K1_OneSPElatch_lut_out = VCC;
K1_OneSPElatch = DFFE(K1_OneSPElatch_lut_out, GLOBAL(OneSPE), !K1_OneSPErst[0], , );


--K1_OneSPErst[0] is coinc:inst_coinc|OneSPErst[0] at LC3_12_L1
--operation mode is normal

K1_OneSPErst[0]_lut_out = K1_OneSPErst[1] & !K1_OneSPErst[0];
K1_OneSPErst[0] = DFFE(K1_OneSPErst[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L064 is coinc:inst_coinc|i~2718 at LC6_4_B1
--operation mode is normal

K1L064 = !K1L665Q & (K1L254 # K1L754);


--K1L164 is coinc:inst_coinc|i~2719 at LC10_15_L1
--operation mode is normal

K1L164 = K1L244 & (K1L865Q # K1L765Q) # !K1L244 & K1L744 & (K1L865Q # K1L765Q);


--K1L406 is coinc:inst_coinc|wait_cnt[31]~0 at LC6_16_L1
--operation mode is normal

K1L406 = !V1L4Q & !Y1_command_2_local[3] & (Y1_command_2_local[1] # Y1_command_2_local[0]);


--K1L264 is coinc:inst_coinc|i~2751 at LC3_15_L1
--operation mode is normal

K1L264 = K1L865Q & (K1L052 # !K1L244 & !K1L744);


--K1L531 is coinc:inst_coinc|i~595 at LC6_15_L1
--operation mode is normal

K1L531 = K1L765Q & K1L052 & (K1L244 # K1L744);


--K1L364 is coinc:inst_coinc|i~2753 at LC2_15_L1
--operation mode is normal

K1L364 = K1L765Q # K1L865Q & (K1L244 # K1L744);


--K1L075 is coinc:inst_coinc|state~492 at LC5_2_L1
--operation mode is normal

K1L075 = !K1L744 & !K1L244 & K1L506 & K1L865Q;


--K1_last_up_pol is coinc:inst_coinc|last_up_pol at LC3_13_L1
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , K1L574);


--K1L96 is coinc:inst_coinc|i502~320 at LC9_10_L1
--operation mode is normal

K1L96 = (K1L765Q & (K1L865Q # !K1_last_up_pol) # !K1L765Q & K1L865Q & K1_last_up_pol) & CASCADE(K1L16);


--F1_LEDdelay[0] is flasher_board:flasher_board_inst|LEDdelay[0] at LC5_10_J4
--operation mode is normal

F1_LEDdelay[0]_lut_out = F1_tick # F1L02 $ F1L03;
F1_LEDdelay[0] = DFFE(F1_LEDdelay[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--PC5_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_2_N4
--operation mode is normal

PC5_aeb_out = PC4_aeb_out & PC3_aeb_out;


--SC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|HLWT~18 at LC3_5_P1
--operation mode is normal

SC1L9 = !WB1L36Q & SC1L81Q;


--SC1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~36 at LC7_6_P1
--operation mode is normal

SC1L22Q_lut_out = SC1L61Q # EC1L9Q & SC1L22Q & !JB5_sload_path[4];
SC1L22Q = DFFE(SC1L22Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~29 at LC9_8_P1
--operation mode is normal

SC1L1 = !JB5_sload_path[4] & SC1L12Q & !WB1L36Q;


--SC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~33 at LC7_8_P1
--operation mode is normal

SC1L02Q_lut_out = !WB1_max_level & (SC1L21 # SC1L02Q & !JB5_sload_path[2]);
SC1L02Q = DFFE(SC1L02Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~32 at LC8_8_P1
--operation mode is normal

SC1L91Q_lut_out = SC1L11 # WB1_max_level & !SC1L71Q & !EC1L9Q;
SC1L91Q = DFFE(SC1L91Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~reg at LC4_6_P1
--operation mode is normal

SC1L6Q_lut_out = !SC1L5 & !SC1L2 & (SC1L3 # !SC1L12Q);
SC1L6Q = DFFE(SC1L6Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--EC1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38 at LC10_6_N4
--operation mode is normal

EC1L62Q_lut_out = JB2_sload_path[2] & !SC1L61Q & EC1L32Q & EC1L41;
EC1L62Q = DFFE(EC1L62Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--DC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~60 at LC3_8_F2
--operation mode is normal

DC1L3 = !JB21_q[5] & !JB21_q[6] & !JB21_q[7] & !JB21_q[4];


--DC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~63 at LC4_8_F2
--operation mode is normal

DC1L4 = (!JB21_q[1] & !JB21_q[3] & !JB21_q[2] & JB21_q[0]) & CASCADE(DC1L3);


--VB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43 at LC10_13_L4
--operation mode is normal

VB1L81 = ZB1L71 # ZB1L21 # !VB1_EOF_WAIT;


--EC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883 at LC7_8_A4
--operation mode is normal

EC1L6 = JC1_dffs[1] & (JC1_dffs[3] # !JC1_dffs[5]) # !JC1_dffs[1] & (JC1_dffs[6] # JC1_dffs[5] & JC1_dffs[3]);


--EC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884 at LC6_9_A4
--operation mode is normal

EC1L7 = JC1_dffs[4] & !JC1_dffs[3] # !JC1_dffs[4] & !JC1_dffs[6];


--Y1L934 is slaveregister:slaveregister_inst|i2255~217 at LC5_3_I3
--operation mode is normal

Y1L934 = !B1L04Q & B1L73Q & !B1L53Q & B1L93Q;


--Y1L434 is slaveregister:slaveregister_inst|i2187~70 at LC10_3_I3
--operation mode is normal

Y1L434 = Y1L654 & (B1L63Q # !Y1L934 # !B1L83Q);


--Y1L244 is slaveregister:slaveregister_inst|i3031~105 at LC6_2_I3
--operation mode is normal

Y1L244 = (Y1L344 & !Y1L434 & (Y1L834 # Y1L634)) & CASCADE(Y1L144);


--Y1L144 is slaveregister:slaveregister_inst|i3031~104 at LC5_2_I3
--operation mode is normal

Y1L144 = Y1L654 # Y1L441 & !B1L73Q & Y1L541;


--Y1L044 is slaveregister:slaveregister_inst|i2255~218 at LC6_3_I3
--operation mode is normal

Y1L044 = Y1L654 & (!Y1L934 # !B1L63Q # !B1L83Q);


--Y1L544 is slaveregister:slaveregister_inst|i3065~116 at LC8_2_I3
--operation mode is normal

Y1L544 = (Y1L344 & !Y1L044 & (Y1L834 # Y1L634)) & CASCADE(Y1L444);


--Y1L444 is slaveregister:slaveregister_inst|i3065~115 at LC7_2_I3
--operation mode is normal

Y1L444 = Y1L654 # Y1L887 & Y1L787 & Y1L441;


--Y1L62 is slaveregister:slaveregister_inst|com_ctrl_local[0]~161 at LC8_9_A3
--operation mode is normal

Y1L62 = !B1L53Q & !B1L04Q & !B1L63Q & !B1L93Q;


--Y1L72 is slaveregister:slaveregister_inst|com_ctrl_local[0]~193 at LC9_9_A3
--operation mode is normal

Y1L72 = (B1L83Q & B1L73Q & (B1L94Q # B1L05Q) # !B1L83Q & !B1L94Q & !B1L05Q & !B1L73Q) & CASCADE(Y1L62);


--Y1L054 is slaveregister:slaveregister_inst|i4874~41 at LC3_15_I2
--operation mode is normal

Y1L054 = (B1L64Q & !B1L74Q & !B1L84Q & B1L54Q) & CASCADE(Y1L154);


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0 at LC3_12_E2
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0 at LC3_13_L2
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(FE1_outclock0), , , !V1L4Q);


--C1_reset_LC is atwd:atwd0|reset_LC at LC8_5_L3
--operation mode is normal

C1_reset_LC_lut_out = Y1_command_2_local[3] & (K1L1Q # C1_reset_LC & BB1L2Q) # !Y1_command_2_local[3] & C1_reset_LC & BB1L2Q;
C1_reset_LC = DFFE(C1_reset_LC_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--C1L72 is atwd:atwd0|i76~47 at LC3_1_L3
--operation mode is normal

C1L72 = (!Y1_command_2_local[3] # !C1_reset_LC) & CASCADE(H1L21);


--Y1L8211Q is slaveregister:slaveregister_inst|tx_pack_rdy~reg0 at LC5_1_K3
--operation mode is normal

Y1L8211Q_lut_out = Y1L244;
Y1L8211Q = DFFE(Y1L8211Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--PB1L25Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[4]~reg at LC4_16_T1
--operation mode is normal

PB1L25Q_lut_out = !Y1L28Q;
PB1L25Q = DFFE(PB1L25Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--QD1_send[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[0] at LC8_15_E3
--operation mode is normal

QD1_send[0]_lut_out = KB1_SND_DRAND # KB1_SND_DAT # KB1_SND_DRBT # !KB1L63;
QD1_send[0] = DFFE(QD1_send[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--QD1_send[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[1] at LC3_4_G1
--operation mode is normal

QD1_send[1]_lut_out = QD1_send[0];
QD1_send[1] = DFFE(QD1_send[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--QD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~1 at LC6_4_G1
--operation mode is normal

QD1L2 = QD1_send[0] & !QD1_send[1] # !JB81L81;


--QD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~0 at LC5_4_G1
--operation mode is normal

QD1L1 = QD1_send[0] & !QD1_send[1];


--PB1L45Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[5]~reg at LC5_14_G1
--operation mode is normal

PB1L45Q_lut_out = !Y1L38Q;
PB1L45Q = DFFE(PB1L45Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--PB1L65Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[6]~reg at LC3_14_G1
--operation mode is normal

PB1L65Q_lut_out = !Y1L48Q;
PB1L65Q = DFFE(PB1L65Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--PB1L85Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[7]~reg at LC5_7_G1
--operation mode is normal

PB1L85Q_lut_out = !Y1L58Q;
PB1L85Q = DFFE(PB1L85Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--PB1L44Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[0]~reg at LC3_7_G1
--operation mode is normal

PB1L44Q_lut_out = !Y1L87Q;
PB1L44Q = DFFE(PB1L44Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--PB1L64Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[1]~reg at LC5_15_G1
--operation mode is normal

PB1L64Q_lut_out = !Y1L97Q;
PB1L64Q = DFFE(PB1L64Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--PB1L84Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[2]~reg at LC3_15_G1
--operation mode is normal

PB1L84Q_lut_out = !Y1L08Q;
PB1L84Q = DFFE(PB1L84Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--PB1L05Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[3]~reg at LC4_16_G1
--operation mode is normal

PB1L05Q_lut_out = !Y1L18Q;
PB1L05Q = DFFE(PB1L05Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--K1_LCATWD_ATWD_A_down_post_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[4] at LC10_7_S2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[4]_lut_out = !K1L534;
K1_LCATWD_ATWD_A_down_post_cnt[4] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[4] at LC3_13_J2
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[4]_lut_out = !K1L314;
K1_LCATWD_ATWD_A_down_pre_cnt[4] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L48 is coinc:inst_coinc|i972~0 at LC8_5_J2
--operation mode is normal

K1L48 = !K1_LCATWD_ATWD_A_down_pre_cnt[4] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[4] at LC3_13_R2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[4]_lut_out = !K1L424;
K1_LCATWD_ATWD_A_up_pre_cnt[4] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L87 is coinc:inst_coinc|i962~0 at LC7_13_R2
--operation mode is normal

K1L87 = !K1_LCATWD_ATWD_A_up_pre_cnt[4] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~23 at LC5_15_L3
--operation mode is normal

H1L6Q_lut_out = Y1_command_0_local[15] & (H1L81 # H1L91 & H1L6Q);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--H1L3Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~20 at LC7_15_L3
--operation mode is normal

H1L3Q_lut_out = Y1_command_0_local[15];
H1L3Q = DFFE(H1L3Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|i~208 at LC6_15_L3
--operation mode is normal

H1L41 = H1L6Q & (DB2_TriggerComplete_in_sync # !H1L9Q) # !H1L3Q;


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly at LC3_6_L3
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = Y1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|i~210 at LC5_6_L3
--operation mode is normal

H1L51 = H1L5Q & (H1_atwd0_read_done_dly # !Y1_command_0_local[2]);


--MD1_tx_dpr_waddr[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0] at LC7_4_J3
--operation mode is normal

MD1_tx_dpr_waddr[0]_lut_out = Y1_tx_dpr_wadr_local[0];
MD1_tx_dpr_waddr[0] = DFFE(MD1_tx_dpr_waddr[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , MB1_inst46);


--Y1L4901Q is slaveregister:slaveregister_inst|rx_dpr_radr_stb~reg0 at LC5_1_F3
--operation mode is normal

Y1L4901Q_lut_out = Y1L544;
Y1L4901Q = DFFE(Y1L4901Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--RB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~366 at LC9_13_C1
--operation mode is normal

RB1L521 = (!RB1L311 & !RB1L511 & !RB1L711 & !RB1L111) & CASCADE(RB1L83);


--RB1_dpr_wadr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8] at LC5_14_C1
--operation mode is normal

RB1_dpr_wadr[8]_lut_out = JB7_q[8];
RB1_dpr_wadr[8] = DFFE(RB1_dpr_wadr[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8] at LC8_10_C1
--operation mode is normal

RB1_dpr_radr[8]_lut_out = Y1_rx_dpr_radr_local[8];
RB1_dpr_radr[8] = DFFE(RB1_dpr_radr[8]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12] at LC2_11_C1
--operation mode is normal

RB1_dpr_wadr[12]_lut_out = JB7_q[12];
RB1_dpr_wadr[12] = DFFE(RB1_dpr_wadr[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12] at LC7_11_I3
--operation mode is normal

RB1_dpr_radr[12]_lut_out = Y1_rx_dpr_radr_local[12];
RB1_dpr_radr[12] = DFFE(RB1_dpr_radr[12]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--C2_reset_LC is atwd:atwd1|reset_LC at LC6_10_F2
--operation mode is normal

C2_reset_LC_lut_out = C2_reset_LC & (BB2L2Q # K1L3Q & Y1_command_2_local[3]) # !C2_reset_LC & K1L3Q & Y1_command_2_local[3];
C2_reset_LC = DFFE(C2_reset_LC_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--C2L72 is atwd:atwd1|i76~47 at LC8_1_L3
--operation mode is normal

C2L72 = (!C2_reset_LC # !Y1_command_2_local[3]) & CASCADE(H1L31);


--K1_LCATWD_ATWD_B_down_post_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[4] at LC2_4_N2
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[4]_lut_out = !K1L204;
K1_LCATWD_ATWD_B_down_post_cnt[4] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[4] at LC1_3_J2
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[4]_lut_out = !K1L083;
K1_LCATWD_ATWD_B_down_pre_cnt[4] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L301 is coinc:inst_coinc|i1047~0 at LC10_4_J2
--operation mode is normal

K1L301 = !K1_LCATWD_ATWD_B_down_pre_cnt[4] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_B_up_pre_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[4] at LC1_10_R2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[4]_lut_out = !K1L193;
K1_LCATWD_ATWD_B_up_pre_cnt[4] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L79 is coinc:inst_coinc|i1037~0 at LC8_9_R2
--operation mode is normal

K1L79 = !K1_LCATWD_ATWD_B_up_pre_cnt[4] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~23 at LC7_12_L3
--operation mode is normal

H1L11Q_lut_out = Y1_command_0_local[15] & (H1L02 # H1L11Q & H1L12);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|i~212 at LC9_12_L3
--operation mode is normal

H1L61 = H1L11Q & (DB1_TriggerComplete_in_sync # !H1L4Q);


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly at LC8_6_L3
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = Y1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|i~214 at LC5_5_L3
--operation mode is normal

H1L71 = H1L01Q & (H1_atwd1_read_done_dly # !Y1_command_0_local[10]);


--TB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~13 at LC5_14_E4
--operation mode is normal

TB1L22 = TB1L2Q & !TB1L3Q;


--Y1L543 is slaveregister:slaveregister_inst|dom_id[48]~113 at LC6_7_C2
--operation mode is normal

Y1L543 = Y1L787 & B1L53Q & Y1L743 & B1L63Q;


--KB1L61 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~177 at LC4_15_E4
--operation mode is normal

KB1L61 = !TB1L42Q & KB1_CMD_WAIT & !TB1L32Q & !TB1L7Q;


--KB1L81 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~180 at LC5_15_E4
--operation mode is normal

KB1L81 = (!TB1L81Q & !TB1L02Q) & CASCADE(KB1L61);


--HD1L95Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23 at LC4_9_Y4
--operation mode is normal

HD1L95Q_lut_out = !ND1_STF & (HD1L7 # HD1_last_byte & HD1L75Q);
HD1L95Q = DFFE(HD1L95Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~829 at LC10_6_Y4
--operation mode is normal

HD1L02 = HD1_loopcnt[1] & HD1_loopcnt[2] & !HD1_loopcnt[5] & HD1_loopcnt[0];


--HD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2 at LC9_6_Y4
--operation mode is normal

HD1L9 = !HD1L02 # !HD1_loopcnt[4] # !HD1_loopcnt[3];


--WC1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg at LC10_4_E1
--operation mode is normal

WC1L41Q_lut_out = ND1L26Q & !WC1L31Q & (KB1_REC_PULSE # WC1L41Q) # !ND1L26Q & (KB1_REC_PULSE # WC1L41Q);
WC1L41Q = DFFE(WC1L41Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--WC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21 at LC7_4_E1
--operation mode is normal

WC1L3 = !WC1L41Q & KB1_REC_PULSE;


--WC1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32 at LC4_4_E1
--operation mode is normal

WC1L7Q_lut_out = WC1L5Q # WC1L2 # !JB8L41 & WC1L6Q;
WC1L7Q = DFFE(WC1L7Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--WC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13 at LC3_3_E1
--operation mode is normal

WC1L1 = WC1L7Q & ND1L311Q;


--WC1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36 at LC8_4_E1
--operation mode is normal

WC1L11Q_lut_out = !WC1L41Q & KB1_REC_PULSE;
WC1L11Q = DFFE(WC1L11Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--WC1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35 at LC10_3_E1
--operation mode is normal

WC1L01Q_lut_out = WC1L11Q # WC1L01Q & !JB8L41;
WC1L01Q = DFFE(WC1L01Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--WC1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25 at LC1_3_E1
--operation mode is normal

WC1L81 = WC1L11Q # WC1L1 # WC1L01Q & !JB8L41;


--ND1L501 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64 at LC9_15_Y4
--operation mode is normal

ND1L501 = XD1L9Q & (ND1_ID_BYTE # ND1_TC_RX_TIME # ND1_TC_TX_TIME);


--ND1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1795 at LC3_14_Y4
--operation mode is normal

ND1L12 = !JB02L9 & !JB91L8;


--ND1L601 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65 at LC5_14_Y4
--operation mode is normal

ND1L601 = JB91L8 # JB02L9 # !ND1_RXSHR8 & !ND1_TXSHR8;


--ZB1L24Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21 at LC6_7_A4
--operation mode is normal

ZB1L24Q_lut_out = VB1L61 & (ZB1L4 # ZB1L34Q & ZB1L3);
ZB1L24Q = DFFE(ZB1L24Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--ZB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~57 at LC7_6_A4
--operation mode is normal

ZB1L6 = EC1L01Q & ZB1L24Q;


--ZB1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0] at LC8_6_A4
--operation mode is normal

ZB1_loopcnt[0]_lut_out = ZB1L14Q & ZB1L34Q & !ZB1_loopcnt[0] # !ZB1L14Q & (ZB1L34Q # ZB1_loopcnt[0]);
ZB1_loopcnt[0] = DFFE(ZB1_loopcnt[0]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1] at LC3_7_A4
--operation mode is normal

ZB1_loopcnt[1]_lut_out = ZB1_loopcnt[1] & (ZB1L34Q & !ZB1_loopcnt[0] # !ZB1L14Q) # !ZB1_loopcnt[1] & ZB1L34Q & ZB1_loopcnt[0];
ZB1_loopcnt[1] = DFFE(ZB1_loopcnt[1]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2] at LC4_6_A4
--operation mode is normal

ZB1_loopcnt[2]_lut_out = ZB1_loopcnt[2] & (ZB1L34Q & !ZB1L91 # !ZB1L14Q) # !ZB1_loopcnt[2] & ZB1L34Q & ZB1L91;
ZB1_loopcnt[2] = DFFE(ZB1_loopcnt[2]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3] at LC10_6_A4
--operation mode is normal

ZB1_loopcnt[3]_lut_out = ZB1_loopcnt[3] & (ZB1L34Q & !ZB1L5 # !ZB1L14Q) # !ZB1_loopcnt[3] & ZB1L34Q & ZB1L5;
ZB1_loopcnt[3] = DFFE(ZB1_loopcnt[3]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~44 at LC7_7_A4
--operation mode is normal

ZB1L3 = ZB1_loopcnt[0] & ZB1_loopcnt[2] & !ZB1_loopcnt[3] & ZB1_loopcnt[1];


--ZB1_srg[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6] at LC5_5_A4
--operation mode is normal

ZB1_srg[6]_lut_out = ZB1L02 # ZB1L24Q & JC1_dffs[6];
ZB1_srg[6] = DFFE(ZB1_srg[6]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1L14Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20 at LC7_4_A4
--operation mode is normal

ZB1L14Q_lut_out = !VB1_STF_WAIT & !VB1_START;
ZB1L14Q = DFFE(ZB1L14Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--ZB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715 at LC9_5_A4
--operation mode is normal

ZB1L81 = ZB1_srg[7] & (ZB1L34Q & ZB1_srg[6] # !ZB1L14Q) # !ZB1_srg[7] & ZB1L34Q & ZB1_srg[6];


--ZB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7]~0 at LC9_4_A4
--operation mode is normal

ZB1L04 = !VB1_STF_WAIT & DC1L5Q & !VB1_START;


--ND1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~813 at LC4_3_Y4
--operation mode is normal

ND1L37 = KB1_SND_TC_DAT # !KB1_SND_ID & !QD1L8Q # !XD1L9Q;


--ND1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~814 at LC9_4_Y4
--operation mode is normal

ND1L47 = ND1_CRC3 # ND1L37 & ND1_DCMD_SEQ1 # !ND1L83;


--ND1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~815 at LC9_3_Y4
--operation mode is normal

ND1L57 = ND1_RXSHR8 # XD1L9Q & (ND1_BYT1 # ND1_MTYPE_LEN1);


--ND1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~816 at LC3_4_Y4
--operation mode is normal

ND1L67 = ND1_ID_BYTE # ND1L57 # ND1_ID_LOAD # !ND1L14;


--ND1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~817 at LC9_2_Y4
--operation mode is normal

ND1L77 = !XD1L9Q & (ND1_BYT3 # ND1_CRC2);


--ND1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~818 at LC3_3_Y4
--operation mode is normal

ND1L87 = ND1L77 # !JB02L9 & (ND1_ID_SHR8 # ND1_TXSHR8);


--WC1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg at LC4_3_E1
--operation mode is normal

WC1L61Q_lut_out = WC1L8Q # WC1L51 # WC1L9Q & PC6_agb_out;
WC1L61Q = DFFE(WC1L61Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--DD1_b_non_empty is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC10_9_E1
--operation mode is normal

DD1_b_non_empty_lut_out = WC1L71Q # DD1_b_full # DD1_b_non_empty & DD1L6;
DD1_b_non_empty = DFFE(DD1_b_non_empty_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );


--CD1_valid_rreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq at LC9_9_E1
--operation mode is normal

CD1_valid_rreq = WC1L61Q & DD1_b_non_empty;


--WC1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg at LC2_3_E1
--operation mode is normal

WC1L71Q_lut_out = WC1L01Q # WC1L8Q # WC1L4 # WC1L11Q;
WC1L71Q = DFFE(WC1L71Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--DD1_b_full is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC4_9_E1
--operation mode is normal

DD1_b_full_lut_out = !WC1L61Q & (DD1_b_full # WC1L71Q & DD1L3);
DD1_b_full = DFFE(DD1_b_full_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , );


--CD1_valid_wreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq at LC10_10_E1
--operation mode is normal

CD1_valid_wreq = !DD1_b_full & WC1L71Q;


--CD1_rd_ptr_lsb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC7_9_E1
--operation mode is normal

CD1_rd_ptr_lsb_lut_out = !CD1_rd_ptr_lsb;
CD1_rd_ptr_lsb = DFFE(CD1_rd_ptr_lsb_lut_out, GLOBAL(FE1_outclock0), WC1L41Q, , CD1_valid_rreq);


--ND1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~376 at LC7_11_Y4
--operation mode is normal

ND1L46 = ND1_TCWFM_H # ND1_CRC1 # ND1_BYT3 # ND1_EOF;


--ND1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~377 at LC9_12_Y4
--operation mode is normal

ND1L56 = !XD1L9Q & (ND1_MTYPE_LEN1 # ND1L46 # ND1_CRC3);


--ND1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~378 at LC9_14_Y4
--operation mode is normal

ND1L66 = ND1_RXSHR8 & (JB02L9 # ND1_TXSHR8) # !ND1_RXSHR8 & !JB02L9 & ND1_TXSHR8;


--ND1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~379 at LC4_16_Y4
--operation mode is normal

ND1L76 = ND1_TC_TX_TIME # XD1L9Q & ND1_BYT0 # !XD1L9Q & ND1_BYT1;


--ND1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~380 at LC6_1_Y4
--operation mode is normal

ND1L86 = ND1_PTYPE_SEQ0 # ND1_TCWFM_L # ND1_CRC2 # ND1_BYT2;


--ND1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~381 at LC2_16_Y4
--operation mode is normal

ND1L96 = ND1_CRC0 # ND1_LEN0;


--ND1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~382 at LC10_15_Y4
--operation mode is normal

ND1L07 = ND1L76 # XD1L9Q & (ND1L96 # ND1L86);


--ND1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1796 at LC1_16_Y4
--operation mode is normal

ND1L22 = ND1L43Q & HD1L3Q;


--ND1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~383 at LC8_15_Y4
--operation mode is normal

ND1L17 = ND1L22 # ND1_DCMD_SEQ1 & (ND1L8 # !XD1L9Q);


--Y1L792Q is slaveregister:slaveregister_inst|dom_id[0]~reg0 at LC3_6_E2
--operation mode is normal

Y1L792Q_lut_out = LE1_MASTERHWDATA[0];
Y1L792Q = DFFE(Y1L792Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC4_1_E2
--operation mode is normal

JC3_dffs[1]_lut_out = JC3_dffs[2] & (Y1L892Q # !ND1_ID_LOAD) # !JC3_dffs[2] & ND1_ID_LOAD & Y1L892Q;
JC3_dffs[1] = DFFE(JC3_dffs[1]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--MB1_inst37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37 at LC10_3_Y4
--operation mode is normal

MB1_inst37 = ND1_ID_SHR8 # ND1_ID_LOAD;


--ND1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~346 at LC7_12_Y4
--operation mode is normal

ND1L88 = ND1_PTYPE_SEQ0 # XD1L9Q & ND1_CRC0 # !XD1L9Q & ND1_EOF;


--ND1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~347 at LC7_13_Y4
--operation mode is normal

ND1L98 = ND1L88 # ND1_DCMD_SEQ1 & ND1L35 # !ND1L84;


--ND1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~348 at LC7_7_Y4
--operation mode is normal

ND1L09 = !QD1L9Q # !XD1L9Q;


--ND1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~349 at LC2_7_Y4
--operation mode is normal

ND1L19 = ND1L09 & (ND1_STF # ND1_RXSHR8 & JB02L9) # !ND1L09 & ND1_RXSHR8 & JB02L9;


--ND1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~328 at LC8_11_Y4
--operation mode is normal

ND1L08 = XD1L9Q & (ND1_CRC0 # QD1L8Q & ND1_DCMD_SEQ1);


--ND1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~329 at LC2_11_Y4
--operation mode is normal

ND1L18 = ND1L08 # ND1L31 # ND1L55Q & JB61L43;


--ND1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~330 at LC1_11_Y4
--operation mode is normal

ND1L28 = ND1_CRC1 # ND1_STF # ND1_EOF;


--ND1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~331 at LC2_12_Y4
--operation mode is normal

ND1L38 = ND1_CRC2 # ND1L92 # !XD1L9Q & ND1L28;


--ND1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~332 at LC4_13_Y4
--operation mode is normal

ND1L48 = ND1_ID_SHR8 # ND1_RXSHR8;


--ND1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~333 at LC4_12_Y4
--operation mode is normal

ND1L58 = ND1L43Q # ND1_CRC3 # JB02L9 & ND1L48;


--HB3_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC12_1_E1
HB3_q[9]_data_in = COM_AD_D[9];
HB3_q[9]_write_enable = CD1_valid_wreq;
HB3_q[9]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[9]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[9]_clear_0 = !WC1L41Q;
HB3_q[9]_clock_enable_1 = CD1_valid_rreq;
HB3_q[9]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[9]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[9] = MEMORY_SEGMENT(HB3_q[9]_data_in, HB3_q[9]_write_enable, HB3_q[9]_clock_0, HB3_q[9]_clock_1, HB3_q[9]_clear_0, , , HB3_q[9]_clock_enable_1, VCC, HB3_q[9]_write_address, HB3_q[9]_read_address);


--HB3_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC3_1_E1
HB3_q[1]_data_in = COM_AD_D[1];
HB3_q[1]_write_enable = CD1_valid_wreq;
HB3_q[1]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[1]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[1]_clear_0 = !WC1L41Q;
HB3_q[1]_clock_enable_1 = CD1_valid_rreq;
HB3_q[1]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[1]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[1] = MEMORY_SEGMENT(HB3_q[1]_data_in, HB3_q[1]_write_enable, HB3_q[1]_clock_0, HB3_q[1]_clock_1, HB3_q[1]_clear_0, , , HB3_q[1]_clock_enable_1, VCC, HB3_q[1]_write_address, HB3_q[1]_read_address);


--VD62L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0 at LC2_1_E2
--operation mode is normal

VD62L1 = ND1L97Q # ND1L27Q & HB3_q[9] # !ND1L27Q & HB3_q[1];


--VD62L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18 at LC3_1_E2
--operation mode is normal

VD62L2 = (JC3_dffs[1] & !ND1L27Q # !ND1L97Q) & CASCADE(VD62L1);


--VD52L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_3_T3
--operation mode is normal

VD52L1 = ND1L49Q # ND1L68Q & VD22L2 # !ND1L68Q & VD12L2;


--VD32L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~68 at LC6_15_E3
--operation mode is normal

VD32L2 = KB1_SND_DRAND # KB1_SND_IDLE # KB1_SND_DRBT;


--VD32_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node at LC8_4_T3
--operation mode is normal

VD32_result_node = ND1L97Q & (ND1L27Q & VD32L2 # !ND1L27Q & JB31_pre_out[1]);


--VD52L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26 at LC2_3_T3
--operation mode is normal

VD52L2 = (ND1L68Q & VD42L2 # !ND1L68Q & VD32_result_node # !ND1L49Q) & CASCADE(VD52L1);


--HD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~830 at LC8_8_T4
--operation mode is normal

HD1L12 = VD34L2 & (VD44L2 # !ND1L79Q) # !VD34L2 & ND1L79Q & VD44L2;


--JC4_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC9_8_T4
--operation mode is normal

JC4_dffs[5]_lut_out = JC4_dffs[6] & (HD1L22 # !XD1L9Q) # !JC4_dffs[6] & XD1L9Q & HD1L22;
JC4_dffs[5] = DFFE(JC4_dffs[5]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--CC1_inst10[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8] at LC2_13_W1
--operation mode is normal

CC1_inst10[8]_lut_out = COM_AD_D[8];
CC1_inst10[8] = DFFE(CC1_inst10[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--X1L1 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~137 at LC4_12_Z2
--operation mode is normal

X1L1 = !X1_SRG[9] & !X1_SRG[10] & (F1_LEDdelay[0] # W1_LEDdelay[0]);


--X1L3 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~141 at LC5_12_Z2
--operation mode is normal

X1L3 = (!X1_SRG[6] & !X1_SRG[5] & !X1_SRG[8] & !X1_SRG[11]) & CASCADE(X1L1);


--X1L2 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~139 at LC3_13_Z2
--operation mode is normal

X1L2 = !X1_SRG[1] & !X1_SRG[4] & !X1_SRG[2] & !X1_SRG[7];


--X1L4 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~142 at LC4_13_Z2
--operation mode is normal

X1L4 = (!X1_SRG[14] & !X1_SRG[3] & !X1_SRG[13] & !X1_SRG[0]) & CASCADE(X1L2);


--CB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC7_12_R3
--operation mode is normal

CB1_readout_cnt[28]_lut_out = CB1L971Q & (CB1L48 # CB1L72 & CB1_readout_cnt[28]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[28];
CB1_readout_cnt[28] = DFFE(CB1_readout_cnt[28]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC10_12_R3
--operation mode is normal

CB1_readout_cnt[29]_lut_out = CB1L971Q & (CB1L68 # CB1L72 & CB1_readout_cnt[29]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[29];
CB1_readout_cnt[29] = DFFE(CB1_readout_cnt[29]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC7_11_R3
--operation mode is normal

CB1_readout_cnt[30]_lut_out = CB1L72 & (CB1_readout_cnt[30] # CB1L971Q & CB1L88) # !CB1L72 & CB1L971Q & CB1L88;
CB1_readout_cnt[30] = DFFE(CB1_readout_cnt[30]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC6_11_R3
--operation mode is normal

CB1_readout_cnt[31]_lut_out = CB1L72 & (CB1_readout_cnt[31] # CB1L971Q & CB1L09) # !CB1L72 & CB1L971Q & CB1L09;
CB1_readout_cnt[31] = DFFE(CB1_readout_cnt[31]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L231 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3181 at LC1_11_R3
--operation mode is normal

CB1L231 = !CB1_readout_cnt[30] & !CB1_readout_cnt[29] & !CB1_readout_cnt[31] & !CB1_readout_cnt[28];


--CB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC3_11_R3
--operation mode is normal

CB1_readout_cnt[24]_lut_out = CB1_readout_cnt[24] & (CB1L72 # CB1L971Q & CB1L67) # !CB1_readout_cnt[24] & CB1L971Q & CB1L67;
CB1_readout_cnt[24] = DFFE(CB1_readout_cnt[24]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC5_11_R3
--operation mode is normal

CB1_readout_cnt[25]_lut_out = CB1_readout_cnt[25] & (CB1L72 # CB1L971Q & CB1L87) # !CB1_readout_cnt[25] & CB1L971Q & CB1L87;
CB1_readout_cnt[25] = DFFE(CB1_readout_cnt[25]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC8_12_R3
--operation mode is normal

CB1_readout_cnt[26]_lut_out = CB1L971Q & (CB1L08 # CB1L72 & CB1_readout_cnt[26]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[26];
CB1_readout_cnt[26] = DFFE(CB1_readout_cnt[26]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC9_12_R3
--operation mode is normal

CB1_readout_cnt[27]_lut_out = CB1L971Q & (CB1L28 # CB1L72 & CB1_readout_cnt[27]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[27];
CB1_readout_cnt[27] = DFFE(CB1_readout_cnt[27]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L631 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3190 at LC2_11_R3
--operation mode is normal

CB1L631 = (!CB1_readout_cnt[24] & !CB1_readout_cnt[26] & !CB1_readout_cnt[25] & !CB1_readout_cnt[27]) & CASCADE(CB1L231);


--CB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC7_9_R3
--operation mode is normal

CB1_readout_cnt[20]_lut_out = CB1L72 & (CB1_readout_cnt[20] # CB1L971Q & CB1L86) # !CB1L72 & CB1L971Q & CB1L86;
CB1_readout_cnt[20] = DFFE(CB1_readout_cnt[20]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC5_9_R3
--operation mode is normal

CB1_readout_cnt[21]_lut_out = CB1L72 & (CB1_readout_cnt[21] # CB1L971Q & CB1L07) # !CB1L72 & CB1L971Q & CB1L07;
CB1_readout_cnt[21] = DFFE(CB1_readout_cnt[21]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC6_9_R3
--operation mode is normal

CB1_readout_cnt[22]_lut_out = CB1L72 & (CB1_readout_cnt[22] # CB1L971Q & CB1L27) # !CB1L72 & CB1L971Q & CB1L27;
CB1_readout_cnt[22] = DFFE(CB1_readout_cnt[22]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC3_9_R3
--operation mode is normal

CB1_readout_cnt[23]_lut_out = CB1L72 & (CB1_readout_cnt[23] # CB1L971Q & CB1L47) # !CB1L72 & CB1L971Q & CB1L47;
CB1_readout_cnt[23] = DFFE(CB1_readout_cnt[23]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L331 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3183 at LC1_9_R3
--operation mode is normal

CB1L331 = !CB1_readout_cnt[20] & !CB1_readout_cnt[22] & !CB1_readout_cnt[21] & !CB1_readout_cnt[23];


--CB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC4_9_R3
--operation mode is normal

CB1_readout_cnt[16]_lut_out = CB1L72 & (CB1_readout_cnt[16] # CB1L971Q & CB1L06) # !CB1L72 & CB1L971Q & CB1L06;
CB1_readout_cnt[16] = DFFE(CB1_readout_cnt[16]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC8_9_R3
--operation mode is normal

CB1_readout_cnt[17]_lut_out = CB1L72 & (CB1_readout_cnt[17] # CB1L971Q & CB1L26) # !CB1L72 & CB1L971Q & CB1L26;
CB1_readout_cnt[17] = DFFE(CB1_readout_cnt[17]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC10_9_R3
--operation mode is normal

CB1_readout_cnt[18]_lut_out = CB1L72 & (CB1_readout_cnt[18] # CB1L971Q & CB1L46) # !CB1L72 & CB1L971Q & CB1L46;
CB1_readout_cnt[18] = DFFE(CB1_readout_cnt[18]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC9_9_R3
--operation mode is normal

CB1_readout_cnt[19]_lut_out = CB1L72 & (CB1_readout_cnt[19] # CB1L971Q & CB1L66) # !CB1L72 & CB1L971Q & CB1L66;
CB1_readout_cnt[19] = DFFE(CB1_readout_cnt[19]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L731 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3191 at LC2_9_R3
--operation mode is normal

CB1L731 = (!CB1_readout_cnt[16] & !CB1_readout_cnt[19] & !CB1_readout_cnt[17] & !CB1_readout_cnt[18]) & CASCADE(CB1L331);


--CB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC8_7_R3
--operation mode is normal

CB1_readout_cnt[12]_lut_out = CB1L72 & (CB1_readout_cnt[12] # CB1L971Q & CB1L25) # !CB1L72 & CB1L971Q & CB1L25;
CB1_readout_cnt[12] = DFFE(CB1_readout_cnt[12]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC7_7_R3
--operation mode is normal

CB1_readout_cnt[13]_lut_out = CB1L72 & (CB1_readout_cnt[13] # CB1L971Q & CB1L45) # !CB1L72 & CB1L971Q & CB1L45;
CB1_readout_cnt[13] = DFFE(CB1_readout_cnt[13]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC6_7_R3
--operation mode is normal

CB1_readout_cnt[14]_lut_out = CB1L72 & (CB1_readout_cnt[14] # CB1L971Q & CB1L65) # !CB1L72 & CB1L971Q & CB1L65;
CB1_readout_cnt[14] = DFFE(CB1_readout_cnt[14]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC5_7_R3
--operation mode is normal

CB1_readout_cnt[15]_lut_out = CB1L72 & (CB1_readout_cnt[15] # CB1L971Q & CB1L85) # !CB1L72 & CB1L971Q & CB1L85;
CB1_readout_cnt[15] = DFFE(CB1_readout_cnt[15]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L431 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3185 at LC1_7_R3
--operation mode is normal

CB1L431 = !CB1_readout_cnt[15] & !CB1_readout_cnt[13] & !CB1_readout_cnt[14] & !CB1_readout_cnt[12];


--CB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC4_7_R3
--operation mode is normal

CB1_readout_cnt[8]_lut_out = CB1L72 & (CB1_readout_cnt[8] # CB1L971Q & CB1L44) # !CB1L72 & CB1L971Q & CB1L44;
CB1_readout_cnt[8] = DFFE(CB1_readout_cnt[8]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC3_7_R3
--operation mode is normal

CB1_readout_cnt[9]_lut_out = CB1L72 & (CB1_readout_cnt[9] # CB1L971Q & CB1L64) # !CB1L72 & CB1L971Q & CB1L64;
CB1_readout_cnt[9] = DFFE(CB1_readout_cnt[9]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC9_7_R3
--operation mode is normal

CB1_readout_cnt[10]_lut_out = CB1L72 & (CB1_readout_cnt[10] # CB1L971Q & CB1L84) # !CB1L72 & CB1L971Q & CB1L84;
CB1_readout_cnt[10] = DFFE(CB1_readout_cnt[10]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC10_7_R3
--operation mode is normal

CB1_readout_cnt[11]_lut_out = CB1L72 & (CB1_readout_cnt[11] # CB1L971Q & CB1L05) # !CB1L72 & CB1L971Q & CB1L05;
CB1_readout_cnt[11] = DFFE(CB1_readout_cnt[11]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L831 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3192 at LC2_7_R3
--operation mode is normal

CB1L831 = (!CB1_readout_cnt[11] & !CB1_readout_cnt[10] & !CB1_readout_cnt[9] & !CB1_readout_cnt[8]) & CASCADE(CB1L431);


--CB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC5_5_R3
--operation mode is normal

CB1_readout_cnt[7]_lut_out = CB1L72 & (CB1_readout_cnt[7] # CB1L971Q & CB1L24) # !CB1L72 & CB1L971Q & CB1L24;
CB1_readout_cnt[7] = DFFE(CB1_readout_cnt[7]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC3_6_R3
--operation mode is normal

CB1_readout_cnt[4]_lut_out = CB1L63 & (CB1L971Q # CB1L72 & CB1_readout_cnt[4]) # !CB1L63 & CB1L72 & CB1_readout_cnt[4];
CB1_readout_cnt[4] = DFFE(CB1_readout_cnt[4]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC2_6_R3
--operation mode is normal

CB1_readout_cnt[5]_lut_out = CB1L83 & (CB1L971Q # CB1L72 & CB1_readout_cnt[5]) # !CB1L83 & CB1L72 & CB1_readout_cnt[5];
CB1_readout_cnt[5] = DFFE(CB1_readout_cnt[5]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC4_6_R3
--operation mode is normal

CB1_readout_cnt[6]_lut_out = CB1L971Q & (CB1L04 # CB1L72 & CB1_readout_cnt[6]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[6];
CB1_readout_cnt[6] = DFFE(CB1_readout_cnt[6]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L531 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3187 at LC8_5_R3
--operation mode is normal

CB1L531 = CB1_readout_cnt[7] & !CB1_readout_cnt[5] & !CB1_readout_cnt[6] & !CB1_readout_cnt[4];


--CB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC5_2_H2
--operation mode is normal

CB1_readout_cnt[0]_lut_out = CB1L901 # CB1_readout_cnt[0] & (CB1L411 # CB1L181Q);
CB1_readout_cnt[0] = DFFE(CB1_readout_cnt[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC3_1_R2
--operation mode is normal

CB1_readout_cnt[1]_lut_out = CB1L801 # CB1_readout_cnt[1] & (CB1L181Q # CB1L411);
CB1_readout_cnt[1] = DFFE(CB1_readout_cnt[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC1_6_R3
--operation mode is normal

CB1_readout_cnt[2]_lut_out = CB1L23 & (CB1L971Q # CB1L72 & CB1_readout_cnt[2]) # !CB1L23 & CB1L72 & CB1_readout_cnt[2];
CB1_readout_cnt[2] = DFFE(CB1_readout_cnt[2]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC6_5_R3
--operation mode is normal

CB1_readout_cnt[3]_lut_out = CB1L72 & (CB1_readout_cnt[3] # CB1L971Q & CB1L43) # !CB1L72 & CB1L971Q & CB1L43;
CB1_readout_cnt[3] = DFFE(CB1_readout_cnt[3]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3193 at LC9_5_R3
--operation mode is normal

CB1L931 = (!CB1_readout_cnt[0] & !CB1_readout_cnt[3] & !CB1_readout_cnt[1] & !CB1_readout_cnt[2]) & CASCADE(CB1L531);


--CB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC9_15_S4
--operation mode is normal

CB2_readout_cnt[28]_lut_out = CB2L72 & (CB2_readout_cnt[28] # CB2L971Q & CB2L48) # !CB2L72 & CB2L971Q & CB2L48;
CB2_readout_cnt[28] = DFFE(CB2_readout_cnt[28]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC3_14_S4
--operation mode is normal

CB2_readout_cnt[29]_lut_out = CB2_readout_cnt[29] & (CB2L72 # CB2L971Q & CB2L68) # !CB2_readout_cnt[29] & CB2L971Q & CB2L68;
CB2_readout_cnt[29] = DFFE(CB2_readout_cnt[29]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC7_15_S4
--operation mode is normal

CB2_readout_cnt[30]_lut_out = CB2L72 & (CB2_readout_cnt[30] # CB2L971Q & CB2L88) # !CB2L72 & CB2L971Q & CB2L88;
CB2_readout_cnt[30] = DFFE(CB2_readout_cnt[30]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC9_14_S4
--operation mode is normal

CB2_readout_cnt[31]_lut_out = CB2_readout_cnt[31] & (CB2L72 # CB2L971Q & CB2L09) # !CB2_readout_cnt[31] & CB2L971Q & CB2L09;
CB2_readout_cnt[31] = DFFE(CB2_readout_cnt[31]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L231 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3181 at LC7_14_S4
--operation mode is normal

CB2L231 = !CB2_readout_cnt[29] & !CB2_readout_cnt[28] & !CB2_readout_cnt[31] & !CB2_readout_cnt[30];


--CB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC2_12_S4
--operation mode is normal

CB2_readout_cnt[24]_lut_out = CB2_readout_cnt[24] & (CB2L72 # CB2L971Q & CB2L67) # !CB2_readout_cnt[24] & CB2L971Q & CB2L67;
CB2_readout_cnt[24] = DFFE(CB2_readout_cnt[24]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC9_12_S4
--operation mode is normal

CB2_readout_cnt[25]_lut_out = CB2_readout_cnt[25] & (CB2L72 # CB2L971Q & CB2L87) # !CB2_readout_cnt[25] & CB2L971Q & CB2L87;
CB2_readout_cnt[25] = DFFE(CB2_readout_cnt[25]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC8_15_S4
--operation mode is normal

CB2_readout_cnt[26]_lut_out = CB2L72 & (CB2_readout_cnt[26] # CB2L971Q & CB2L08) # !CB2L72 & CB2L971Q & CB2L08;
CB2_readout_cnt[26] = DFFE(CB2_readout_cnt[26]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC10_15_S4
--operation mode is normal

CB2_readout_cnt[27]_lut_out = CB2L72 & (CB2_readout_cnt[27] # CB2L971Q & CB2L28) # !CB2L72 & CB2L971Q & CB2L28;
CB2_readout_cnt[27] = DFFE(CB2_readout_cnt[27]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L631 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3190 at LC8_14_S4
--operation mode is normal

CB2L631 = (!CB2_readout_cnt[25] & !CB2_readout_cnt[27] & !CB2_readout_cnt[24] & !CB2_readout_cnt[26]) & CASCADE(CB2L231);


--CB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC4_12_S4
--operation mode is normal

CB2_readout_cnt[20]_lut_out = CB2L72 & (CB2_readout_cnt[20] # CB2L971Q & CB2L86) # !CB2L72 & CB2L971Q & CB2L86;
CB2_readout_cnt[20] = DFFE(CB2_readout_cnt[20]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC6_12_S4
--operation mode is normal

CB2_readout_cnt[21]_lut_out = CB2_readout_cnt[21] & (CB2L72 # CB2L971Q & CB2L07) # !CB2_readout_cnt[21] & CB2L971Q & CB2L07;
CB2_readout_cnt[21] = DFFE(CB2_readout_cnt[21]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC5_12_S4
--operation mode is normal

CB2_readout_cnt[22]_lut_out = CB2L72 & (CB2_readout_cnt[22] # CB2L971Q & CB2L27) # !CB2L72 & CB2L971Q & CB2L27;
CB2_readout_cnt[22] = DFFE(CB2_readout_cnt[22]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC7_12_S4
--operation mode is normal

CB2_readout_cnt[23]_lut_out = CB2_readout_cnt[23] & (CB2L72 # CB2L971Q & CB2L47) # !CB2_readout_cnt[23] & CB2L971Q & CB2L47;
CB2_readout_cnt[23] = DFFE(CB2_readout_cnt[23]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L331 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3183 at LC4_14_S4
--operation mode is normal

CB2L331 = !CB2_readout_cnt[21] & !CB2_readout_cnt[22] & !CB2_readout_cnt[23] & !CB2_readout_cnt[20];


--CB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC8_12_S4
--operation mode is normal

CB2_readout_cnt[16]_lut_out = CB2L72 & (CB2_readout_cnt[16] # CB2L971Q & CB2L06) # !CB2L72 & CB2L971Q & CB2L06;
CB2_readout_cnt[16] = DFFE(CB2_readout_cnt[16]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC1_12_S4
--operation mode is normal

CB2_readout_cnt[17]_lut_out = CB2L72 & (CB2_readout_cnt[17] # CB2L971Q & CB2L26) # !CB2L72 & CB2L971Q & CB2L26;
CB2_readout_cnt[17] = DFFE(CB2_readout_cnt[17]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC3_12_S4
--operation mode is normal

CB2_readout_cnt[18]_lut_out = CB2L72 & (CB2_readout_cnt[18] # CB2L971Q & CB2L46) # !CB2L72 & CB2L971Q & CB2L46;
CB2_readout_cnt[18] = DFFE(CB2_readout_cnt[18]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC10_12_S4
--operation mode is normal

CB2_readout_cnt[19]_lut_out = CB2_readout_cnt[19] & (CB2L72 # CB2L971Q & CB2L66) # !CB2_readout_cnt[19] & CB2L971Q & CB2L66;
CB2_readout_cnt[19] = DFFE(CB2_readout_cnt[19]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L731 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3191 at LC5_14_S4
--operation mode is normal

CB2L731 = (!CB2_readout_cnt[16] & !CB2_readout_cnt[18] & !CB2_readout_cnt[19] & !CB2_readout_cnt[17]) & CASCADE(CB2L331);


--CB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC2_10_S4
--operation mode is normal

CB2_readout_cnt[12]_lut_out = CB2L72 & (CB2_readout_cnt[12] # CB2L971Q & CB2L25) # !CB2L72 & CB2L971Q & CB2L25;
CB2_readout_cnt[12] = DFFE(CB2_readout_cnt[12]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC1_10_S4
--operation mode is normal

CB2_readout_cnt[13]_lut_out = CB2L72 & (CB2_readout_cnt[13] # CB2L971Q & CB2L45) # !CB2L72 & CB2L971Q & CB2L45;
CB2_readout_cnt[13] = DFFE(CB2_readout_cnt[13]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC5_10_S4
--operation mode is normal

CB2_readout_cnt[14]_lut_out = CB2L72 & (CB2_readout_cnt[14] # CB2L971Q & CB2L65) # !CB2L72 & CB2L971Q & CB2L65;
CB2_readout_cnt[14] = DFFE(CB2_readout_cnt[14]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC8_10_S4
--operation mode is normal

CB2_readout_cnt[15]_lut_out = CB2L72 & (CB2_readout_cnt[15] # CB2L971Q & CB2L85) # !CB2L72 & CB2L971Q & CB2L85;
CB2_readout_cnt[15] = DFFE(CB2_readout_cnt[15]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L431 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3185 at LC6_10_S4
--operation mode is normal

CB2L431 = !CB2_readout_cnt[15] & !CB2_readout_cnt[14] & !CB2_readout_cnt[13] & !CB2_readout_cnt[12];


--CB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC10_14_S4
--operation mode is normal

CB2_readout_cnt[8]_lut_out = CB2_readout_cnt[8] & (CB2L72 # CB2L971Q & CB2L44) # !CB2_readout_cnt[8] & CB2L971Q & CB2L44;
CB2_readout_cnt[8] = DFFE(CB2_readout_cnt[8]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC10_10_S4
--operation mode is normal

CB2_readout_cnt[9]_lut_out = CB2L72 & (CB2_readout_cnt[9] # CB2L971Q & CB2L64) # !CB2L72 & CB2L971Q & CB2L64;
CB2_readout_cnt[9] = DFFE(CB2_readout_cnt[9]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC4_10_S4
--operation mode is normal

CB2_readout_cnt[10]_lut_out = CB2L72 & (CB2_readout_cnt[10] # CB2L971Q & CB2L84) # !CB2L72 & CB2L971Q & CB2L84;
CB2_readout_cnt[10] = DFFE(CB2_readout_cnt[10]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC3_10_S4
--operation mode is normal

CB2_readout_cnt[11]_lut_out = CB2L971Q & (CB2L05 # CB2L72 & CB2_readout_cnt[11]) # !CB2L971Q & CB2L72 & CB2_readout_cnt[11];
CB2_readout_cnt[11] = DFFE(CB2_readout_cnt[11]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L831 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3192 at LC7_10_S4
--operation mode is normal

CB2L831 = (!CB2_readout_cnt[11] & !CB2_readout_cnt[9] & !CB2_readout_cnt[8] & !CB2_readout_cnt[10]) & CASCADE(CB2L431);


--CB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC10_8_S4
--operation mode is normal

CB2_readout_cnt[7]_lut_out = CB2L971Q & (CB2L24 # CB2_readout_cnt[7] & CB2L72) # !CB2L971Q & CB2_readout_cnt[7] & CB2L72;
CB2_readout_cnt[7] = DFFE(CB2_readout_cnt[7]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC8_8_S4
--operation mode is normal

CB2_readout_cnt[4]_lut_out = CB2L971Q & (CB2L63 # CB2_readout_cnt[4] & CB2L72) # !CB2L971Q & CB2_readout_cnt[4] & CB2L72;
CB2_readout_cnt[4] = DFFE(CB2_readout_cnt[4]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC3_9_S4
--operation mode is normal

CB2_readout_cnt[5]_lut_out = CB2L72 & (CB2_readout_cnt[5] # CB2L971Q & CB2L83) # !CB2L72 & CB2L971Q & CB2L83;
CB2_readout_cnt[5] = DFFE(CB2_readout_cnt[5]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC5_6_S4
--operation mode is normal

CB2_readout_cnt[6]_lut_out = CB2L971Q & (CB2L04 # CB2L72 & CB2_readout_cnt[6]) # !CB2L971Q & CB2L72 & CB2_readout_cnt[6];
CB2_readout_cnt[6] = DFFE(CB2_readout_cnt[6]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L531 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3187 at LC1_9_S4
--operation mode is normal

CB2L531 = !CB2_readout_cnt[4] & !CB2_readout_cnt[6] & !CB2_readout_cnt[5] & CB2_readout_cnt[7];


--CB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC7_1_M2
--operation mode is normal

CB2_readout_cnt[0]_lut_out = CB2L901 # CB2_readout_cnt[0] & (CB2L181Q # CB2L411);
CB2_readout_cnt[0] = DFFE(CB2_readout_cnt[0]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC4_8_S4
--operation mode is normal

CB2_readout_cnt[1]_lut_out = CB2L801 # CB2_readout_cnt[1] & (CB2L181Q # CB2L411);
CB2_readout_cnt[1] = DFFE(CB2_readout_cnt[1]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC9_10_S4
--operation mode is normal

CB2_readout_cnt[2]_lut_out = CB2_readout_cnt[2] & (CB2L72 # CB2L23 & CB2L971Q) # !CB2_readout_cnt[2] & CB2L23 & CB2L971Q;
CB2_readout_cnt[2] = DFFE(CB2_readout_cnt[2]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC4_9_S4
--operation mode is normal

CB2_readout_cnt[3]_lut_out = CB2L971Q & (CB2L43 # CB2_readout_cnt[3] & CB2L72) # !CB2L971Q & CB2_readout_cnt[3] & CB2L72;
CB2_readout_cnt[3] = DFFE(CB2_readout_cnt[3]_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--CB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3193 at LC2_9_S4
--operation mode is normal

CB2L931 = (!CB2_readout_cnt[0] & !CB2_readout_cnt[3] & !CB2_readout_cnt[1] & !CB2_readout_cnt[2]) & CASCADE(CB2L531);


--W1_tick is single_led:inst_single_led|tick at LC6_13_Z2
--operation mode is normal

W1_tick_lut_out = JB23_sload_path[15] $ W1_cnt_old[15];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--W1_cnt_old[15] is single_led:inst_single_led|cnt_old[15] at LC8_13_Z2
--operation mode is normal

W1_cnt_old[15]_lut_out = JB23_sload_path[15];
W1_cnt_old[15] = DFFE(W1_cnt_old[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L674 is coinc:inst_coinc|last_up_pol~28 at LC4_16_L1
--operation mode is normal

K1L674 = Y1_command_2_local[0] & !Y1_command_2_local[3] & (K1_last_down # !Y1_command_2_local[1]);


--K1L574 is coinc:inst_coinc|last_up_pol~0 at LC5_15_L1
--operation mode is normal

K1L574 = !K1L244 & K1L865Q & !K1L744 & K1L674;


--F1_tick is flasher_board:flasher_board_inst|tick at LC7_10_J4
--operation mode is normal

F1_tick_lut_out = F1L03 $ F1L02;
F1_tick = DFFE(F1_tick_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L32 is flasher_board:flasher_board_inst|i~28 at LC7_6_J4
--operation mode is normal

F1L32 = Y1_command_1_local[17] & (Y1_command_1_local[16] # JB42_sload_path[21]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB42_sload_path[19];


--F1L42 is flasher_board:flasher_board_inst|i~29 at LC4_6_J4
--operation mode is normal

F1L42 = F1L32 & (JB42_sload_path[22] # !Y1_command_1_local[16]) # !F1L32 & Y1_command_1_local[16] & JB42_sload_path[20];


--F1L52 is flasher_board:flasher_board_inst|i~30 at LC6_6_J4
--operation mode is normal

F1L52 = Y1_command_1_local[16] & (JB42_sload_path[24] # Y1_command_1_local[17]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & JB42_sload_path[23];


--F1L62 is flasher_board:flasher_board_inst|i~31 at LC5_6_J4
--operation mode is normal

F1L62 = F1L52 & (JB42_sload_path[26] # !Y1_command_1_local[17]) # !F1L52 & Y1_command_1_local[17] & JB42_sload_path[25];


--F1L12 is flasher_board:flasher_board_inst|i~26 at LC4_2_J4
--operation mode is normal

F1L12 = Y1_command_1_local[16] & (Y1_command_1_local[17] # JB42_sload_path[16]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & JB42_sload_path[15];


--F1L22 is flasher_board:flasher_board_inst|i~27 at LC8_2_J4
--operation mode is normal

F1L22 = F1L12 & (JB42_sload_path[18] # !Y1_command_1_local[17]) # !F1L12 & Y1_command_1_local[17] & JB42_sload_path[17];


--F1L91 is flasher_board:flasher_board_inst|i~24 at LC9_7_J4
--operation mode is normal

F1L91 = Y1_command_1_local[19] & (Y1_command_1_local[18] # F1L62) # !Y1_command_1_local[19] & !Y1_command_1_local[18] & F1L22;


--F1L72 is flasher_board:flasher_board_inst|i~32 at LC3_8_J4
--operation mode is normal

F1L72 = Y1_command_1_local[17] & (Y1_command_1_local[16] # JB42_sload_path[29]) # !Y1_command_1_local[17] & JB42_sload_path[27] & !Y1_command_1_local[16];


--F1L82 is flasher_board:flasher_board_inst|i~33 at LC5_8_J4
--operation mode is normal

F1L82 = F1L72 & (JB42_sload_path[30] # !Y1_command_1_local[16]) # !F1L72 & Y1_command_1_local[16] & JB42_sload_path[28];


--F1L02 is flasher_board:flasher_board_inst|i~25 at LC6_7_J4
--operation mode is normal

F1L02 = F1L91 & (F1L82 # !Y1_command_1_local[18]) # !F1L91 & Y1_command_1_local[18] & F1L42;


--F1_cnt_old[25] is flasher_board:flasher_board_inst|cnt_old[25] at LC9_6_J4
--operation mode is normal

F1_cnt_old[25]_lut_out = JB42_sload_path[25];
F1_cnt_old[25] = DFFE(F1_cnt_old[25]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[24] is flasher_board:flasher_board_inst|cnt_old[24] at LC8_4_J4
--operation mode is normal

F1_cnt_old[24]_lut_out = JB42_sload_path[24];
F1_cnt_old[24] = DFFE(F1_cnt_old[24]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[23] is flasher_board:flasher_board_inst|cnt_old[23] at LC6_4_J4
--operation mode is normal

F1_cnt_old[23]_lut_out = JB42_sload_path[23];
F1_cnt_old[23] = DFFE(F1_cnt_old[23]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L53 is flasher_board:flasher_board_inst|i~40 at LC7_4_J4
--operation mode is normal

F1L53 = Y1_command_1_local[16] & (F1_cnt_old[24] # Y1_command_1_local[17]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & F1_cnt_old[23];


--F1_cnt_old[26] is flasher_board:flasher_board_inst|cnt_old[26] at LC2_4_J4
--operation mode is normal

F1_cnt_old[26]_lut_out = JB42_sload_path[26];
F1_cnt_old[26] = DFFE(F1_cnt_old[26]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L63 is flasher_board:flasher_board_inst|i~41 at LC10_4_J4
--operation mode is normal

F1L63 = F1L53 & (F1_cnt_old[26] # !Y1_command_1_local[17]) # !F1L53 & Y1_command_1_local[17] & F1_cnt_old[25];


--F1_cnt_old[20] is flasher_board:flasher_board_inst|cnt_old[20] at LC9_4_J4
--operation mode is normal

F1_cnt_old[20]_lut_out = JB42_sload_path[20];
F1_cnt_old[20] = DFFE(F1_cnt_old[20]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[21] is flasher_board:flasher_board_inst|cnt_old[21] at LC8_6_J4
--operation mode is normal

F1_cnt_old[21]_lut_out = JB42_sload_path[21];
F1_cnt_old[21] = DFFE(F1_cnt_old[21]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[19] is flasher_board:flasher_board_inst|cnt_old[19] at LC3_6_J4
--operation mode is normal

F1_cnt_old[19]_lut_out = JB42_sload_path[19];
F1_cnt_old[19] = DFFE(F1_cnt_old[19]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L33 is flasher_board:flasher_board_inst|i~38 at LC10_6_J4
--operation mode is normal

F1L33 = Y1_command_1_local[17] & (F1_cnt_old[21] # Y1_command_1_local[16]) # !Y1_command_1_local[17] & F1_cnt_old[19] & !Y1_command_1_local[16];


--F1_cnt_old[22] is flasher_board:flasher_board_inst|cnt_old[22] at LC5_4_J4
--operation mode is normal

F1_cnt_old[22]_lut_out = JB42_sload_path[22];
F1_cnt_old[22] = DFFE(F1_cnt_old[22]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L43 is flasher_board:flasher_board_inst|i~39 at LC3_4_J4
--operation mode is normal

F1L43 = F1L33 & (F1_cnt_old[22] # !Y1_command_1_local[16]) # !F1L33 & F1_cnt_old[20] & Y1_command_1_local[16];


--F1_cnt_old[17] is flasher_board:flasher_board_inst|cnt_old[17] at LC6_2_J4
--operation mode is normal

F1_cnt_old[17]_lut_out = JB42_sload_path[17];
F1_cnt_old[17] = DFFE(F1_cnt_old[17]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[16] is flasher_board:flasher_board_inst|cnt_old[16] at LC10_2_J4
--operation mode is normal

F1_cnt_old[16]_lut_out = JB42_sload_path[16];
F1_cnt_old[16] = DFFE(F1_cnt_old[16]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[15] is flasher_board:flasher_board_inst|cnt_old[15] at LC1_2_J4
--operation mode is normal

F1_cnt_old[15]_lut_out = JB42_sload_path[15];
F1_cnt_old[15] = DFFE(F1_cnt_old[15]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L13 is flasher_board:flasher_board_inst|i~36 at LC5_2_J4
--operation mode is normal

F1L13 = Y1_command_1_local[16] & (Y1_command_1_local[17] # F1_cnt_old[16]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & F1_cnt_old[15];


--F1_cnt_old[18] is flasher_board:flasher_board_inst|cnt_old[18] at LC3_2_J4
--operation mode is normal

F1_cnt_old[18]_lut_out = JB42_sload_path[18];
F1_cnt_old[18] = DFFE(F1_cnt_old[18]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L23 is flasher_board:flasher_board_inst|i~37 at LC7_2_J4
--operation mode is normal

F1L23 = F1L13 & (F1_cnt_old[18] # !Y1_command_1_local[17]) # !F1L13 & F1_cnt_old[17] & Y1_command_1_local[17];


--F1L92 is flasher_board:flasher_board_inst|i~34 at LC2_7_J4
--operation mode is normal

F1L92 = Y1_command_1_local[18] & (F1L43 # Y1_command_1_local[19]) # !Y1_command_1_local[18] & !Y1_command_1_local[19] & F1L23;


--F1_cnt_old[28] is flasher_board:flasher_board_inst|cnt_old[28] at LC6_8_J4
--operation mode is normal

F1_cnt_old[28]_lut_out = JB42_sload_path[28];
F1_cnt_old[28] = DFFE(F1_cnt_old[28]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[29] is flasher_board:flasher_board_inst|cnt_old[29] at LC8_8_J4
--operation mode is normal

F1_cnt_old[29]_lut_out = JB42_sload_path[29];
F1_cnt_old[29] = DFFE(F1_cnt_old[29]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[27] is flasher_board:flasher_board_inst|cnt_old[27] at LC9_8_J4
--operation mode is normal

F1_cnt_old[27]_lut_out = JB42_sload_path[27];
F1_cnt_old[27] = DFFE(F1_cnt_old[27]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L73 is flasher_board:flasher_board_inst|i~42 at LC7_8_J4
--operation mode is normal

F1L73 = Y1_command_1_local[17] & (Y1_command_1_local[16] # F1_cnt_old[29]) # !Y1_command_1_local[17] & F1_cnt_old[27] & !Y1_command_1_local[16];


--F1_cnt_old[30] is flasher_board:flasher_board_inst|cnt_old[30] at LC4_8_J4
--operation mode is normal

F1_cnt_old[30]_lut_out = JB42_sload_path[30];
F1_cnt_old[30] = DFFE(F1_cnt_old[30]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L83 is flasher_board:flasher_board_inst|i~43 at LC10_7_J4
--operation mode is normal

F1L83 = F1L73 & (F1_cnt_old[30] # !Y1_command_1_local[16]) # !F1L73 & Y1_command_1_local[16] & F1_cnt_old[28];


--F1L03 is flasher_board:flasher_board_inst|i~35 at LC7_7_J4
--operation mode is normal

F1L03 = F1L92 & (F1L83 # !Y1_command_1_local[19]) # !F1L92 & F1L63 & Y1_command_1_local[19];


--PC3_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC9_2_N4
--operation mode is normal

PC3_aeb_out = JB2_sload_path[1] & !JB2_sload_path[3] & !JB2_sload_path[2] & JB2_sload_path[0];


--WB1_ina[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[9] at LC7_14_R1
--operation mode is normal

WB1_ina[9]_lut_out = XB1L95Q;
WB1_ina[9] = DFFE(WB1_ina[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[9] at LC8_14_R1
--operation mode is normal

WB1_ind[9]_lut_out = WB1_inc[9];
WB1_ind[9] = DFFE(WB1_ind[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_dudt[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[8] at LC1_12_R1
--operation mode is normal

WB1_dudt[8]_lut_out = SC1L91Q & PB1L82Q;
WB1_dudt[8] = DFFE(WB1_dudt[8]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--WB1_min_level is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|min_level at LC6_7_R1
--operation mode is normal

WB1_min_level_lut_out = WB1L91 & (WB1L821 # WB1L621 # WB1L341);
WB1_min_level = DFFE(WB1_min_level_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~30 at LC9_7_P1
--operation mode is normal

SC1L71Q_lut_out = !SC1L2 & !SC1L01 & (!SC1L12Q # !JB5_sload_path[4]);
SC1L71Q = DFFE(SC1L71Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MIN_DUDT~20 at LC5_8_P1
--operation mode is normal

SC1L21 = !EC1L9Q & !SC1L71Q & WB1_min_level;


--WB1_max_level is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|max_level at LC1_13_R1
--operation mode is normal

WB1_max_level_lut_out = WB1L91 & WB1L951;
WB1_max_level = DFFE(WB1_max_level_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--SC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MAX_DUDT~39 at LC1_8_P1
--operation mode is normal

SC1L11 = !JB5_sload_path[2] & (SC1L91Q # SC1L02Q & WB1_max_level);


--SC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~391 at LC3_6_P1
--operation mode is normal

SC1L2 = !SC1L71Q & (EC1L9Q # !WB1_min_level & !WB1_max_level);


--SC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~127 at LC6_6_P1
--operation mode is normal

SC1L5 = SC1L81Q # SC1L22Q & (JB5_sload_path[4] # !EC1L9Q);


--SC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~392 at LC10_6_P1
--operation mode is normal

SC1L3 = !WB1L36Q & !JB5_sload_path[4];


--PB1L93Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[4]~reg at LC3_8_D1
--operation mode is normal

PB1L93Q_lut_out = Y1L47Q;
PB1L93Q = DFFE(PB1L93Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--DC1_rec[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[0] at LC4_16_O2
--operation mode is normal

DC1_rec[0]_lut_out = KB1_CMD_WAIT # KB1_CRES_WAIT # KB1_REC_PULSE # KB1_REC_WT;
DC1_rec[0] = DFFE(DC1_rec[0]_lut_out, GLOBAL(FE1_outclock0), !NB1L22Q, , );


--DC1_rec[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[1] at LC3_11_F2
--operation mode is normal

DC1_rec[1]_lut_out = DC1_rec[0];
DC1_rec[1] = DFFE(DC1_rec[1]_lut_out, GLOBAL(FE1_outclock0), !NB1L22Q, , );


--DC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~1 at LC5_10_F2
--operation mode is normal

DC1L2 = DC1_rec[0] & !DC1_rec[1] # !JB21L81;


--DC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~0 at LC3_10_F2
--operation mode is normal

DC1L1 = DC1_rec[0] & !DC1_rec[1];


--PB1L04Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[5]~reg at LC7_16_F1
--operation mode is normal

PB1L04Q_lut_out = Y1L57Q;
PB1L04Q = DFFE(PB1L04Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--PB1L14Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[6]~reg at LC5_8_D1
--operation mode is normal

PB1L14Q_lut_out = Y1L67Q;
PB1L14Q = DFFE(PB1L14Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--PB1L24Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[7]~reg at LC5_16_F1
--operation mode is normal

PB1L24Q_lut_out = Y1L77Q;
PB1L24Q = DFFE(PB1L24Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--PB1L33Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[0]~reg at LC6_8_D1
--operation mode is normal

PB1L33Q_lut_out = Y1L07Q;
PB1L33Q = DFFE(PB1L33Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--PB1L53Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[1]~reg at LC3_7_D1
--operation mode is normal

PB1L53Q_lut_out = !Y1L17Q;
PB1L53Q = DFFE(PB1L53Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--PB1L63Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[2]~reg at LC5_7_D1
--operation mode is normal

PB1L63Q_lut_out = Y1L27Q;
PB1L63Q = DFFE(PB1L63Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--PB1L83Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[3]~reg at LC3_10_F1
--operation mode is normal

PB1L83Q_lut_out = !Y1L37Q;
PB1L83Q = DFFE(PB1L83Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch at LC3_11_E2
--operation mode is normal

Q1_MultiSPE_latch_lut_out = M1L3Q # !Q1_FE_pulse_local;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, GLOBAL(MultiSPE), Q1_MultiSPErst, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch at LC3_14_L2
--operation mode is normal

Q1_OneSPE_latch_lut_out = M1L3Q # !Q1_FE_pulse_local;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, GLOBAL(OneSPE), Q1_OneSPErst, , );


--Y1L28Q is slaveregister:slaveregister_inst|com_thr_del[28]~reg0 at LC7_9_D1
--operation mode is normal

Y1L28Q_lut_out = LE1_MASTERHWDATA[28];
Y1L28Q = DFFE(Y1L28Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L38Q is slaveregister:slaveregister_inst|com_thr_del[29]~reg0 at LC5_9_D1
--operation mode is normal

Y1L38Q_lut_out = LE1_MASTERHWDATA[29];
Y1L38Q = DFFE(Y1L38Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L48Q is slaveregister:slaveregister_inst|com_thr_del[30]~reg0 at LC4_11_D1
--operation mode is normal

Y1L48Q_lut_out = LE1_MASTERHWDATA[30];
Y1L48Q = DFFE(Y1L48Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L58Q is slaveregister:slaveregister_inst|com_thr_del[31]~reg0 at LC3_9_D1
--operation mode is normal

Y1L58Q_lut_out = LE1_MASTERHWDATA[31];
Y1L58Q = DFFE(Y1L58Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L87Q is slaveregister:slaveregister_inst|com_thr_del[24]~reg0 at LC1_12_D1
--operation mode is normal

Y1L87Q_lut_out = LE1_MASTERHWDATA[24];
Y1L87Q = DFFE(Y1L87Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L97Q is slaveregister:slaveregister_inst|com_thr_del[25]~reg0 at LC5_11_D1
--operation mode is normal

Y1L97Q_lut_out = LE1_MASTERHWDATA[25];
Y1L97Q = DFFE(Y1L97Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L08Q is slaveregister:slaveregister_inst|com_thr_del[26]~reg0 at LC9_16_D1
--operation mode is normal

Y1L08Q_lut_out = LE1_MASTERHWDATA[26];
Y1L08Q = DFFE(Y1L08Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L18Q is slaveregister:slaveregister_inst|com_thr_del[27]~reg0 at LC7_16_D1
--operation mode is normal

Y1L18Q_lut_out = LE1_MASTERHWDATA[27];
Y1L18Q = DFFE(Y1L18Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--K1_LCATWD_ATWD_A_down_post_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[3] at LC9_7_S2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[3]_lut_out = !K1L334;
K1_LCATWD_ATWD_A_down_post_cnt[3] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[3] at LC5_13_J2
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[3]_lut_out = !K1L114;
K1_LCATWD_ATWD_A_down_pre_cnt[3] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L58 is coinc:inst_coinc|i973~0 at LC10_5_J2
--operation mode is normal

K1L58 = !K1_LCATWD_ATWD_A_down_pre_cnt[3] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[3] at LC7_12_R2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[3]_lut_out = !K1L224;
K1_LCATWD_ATWD_A_up_pre_cnt[3] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L97 is coinc:inst_coinc|i963~0 at LC6_13_R2
--operation mode is normal

K1L97 = !K1_LCATWD_ATWD_A_up_pre_cnt[3] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|i~216 at LC10_6_L3
--operation mode is normal

H1L81 = !H1_atwd0_read_done_dly & Y1_command_0_local[2] & H1L5Q;


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|i~217 at LC3_15_L3
--operation mode is normal

H1L91 = H1L9Q & !DB2_TriggerComplete_in_sync;


--RB1_dpr_wadr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9] at LC5_10_C1
--operation mode is normal

RB1_dpr_wadr[9]_lut_out = JB7_q[9];
RB1_dpr_wadr[9] = DFFE(RB1_dpr_wadr[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9] at LC9_1_C3
--operation mode is normal

RB1_dpr_radr[9]_lut_out = Y1_rx_dpr_radr_local[9];
RB1_dpr_radr[9] = DFFE(RB1_dpr_radr[9]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10] at LC7_14_C1
--operation mode is normal

RB1_dpr_wadr[10]_lut_out = JB7_q[10];
RB1_dpr_wadr[10] = DFFE(RB1_dpr_wadr[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10] at LC7_10_C1
--operation mode is normal

RB1_dpr_radr[10]_lut_out = Y1_rx_dpr_radr_local[10];
RB1_dpr_radr[10] = DFFE(RB1_dpr_radr[10]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11] at LC9_10_C1
--operation mode is normal

RB1_dpr_wadr[11]_lut_out = JB7_q[11];
RB1_dpr_wadr[11] = DFFE(RB1_dpr_wadr[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11] at LC5_11_I3
--operation mode is normal

RB1_dpr_radr[11]_lut_out = Y1_rx_dpr_radr_local[11];
RB1_dpr_radr[11] = DFFE(RB1_dpr_radr[11]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~359 at LC7_12_C1
--operation mode is normal

RB1L021 = !RB1L79 & !RB1L39 & !RB1L99 & !RB1L59;


--RB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~367 at LC8_12_C1
--operation mode is normal

RB1L621 = (!RB1L301 & !RB1L701 & !RB1L101 & !RB1L501) & CASCADE(RB1L021);


--RB1_dpr_wadr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7] at LC6_14_C1
--operation mode is normal

RB1_dpr_wadr[7]_lut_out = JB7_q[7];
RB1_dpr_wadr[7] = DFFE(RB1_dpr_wadr[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7] at LC3_10_C1
--operation mode is normal

RB1_dpr_radr[7]_lut_out = Y1_rx_dpr_radr_local[7];
RB1_dpr_radr[7] = DFFE(RB1_dpr_radr[7]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~361 at LC2_6_C1
--operation mode is normal

RB1L121 = !RB1L07 & !RB1L27 & !RB1L86 & !RB1L66;


--RB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~368 at LC3_6_C1
--operation mode is normal

RB1L721 = (!RB1L87 & !RB1L08 & !RB1L67 & !RB1L47) & CASCADE(RB1L121);


--K1_LCATWD_ATWD_B_down_post_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[3] at LC3_5_N2
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[3]_lut_out = !K1L004;
K1_LCATWD_ATWD_B_down_post_cnt[3] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[3] at LC6_4_J2
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[3]_lut_out = !K1L873;
K1_LCATWD_ATWD_B_down_pre_cnt[3] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L401 is coinc:inst_coinc|i1048~0 at LC7_5_J2
--operation mode is normal

K1L401 = !K1_LCATWD_ATWD_B_down_pre_cnt[3] & (K1_LC_RX_down_old # !K1_LC_down_b # !K1_LC_down_a);


--K1_LCATWD_ATWD_B_up_pre_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[3] at LC4_10_R2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[3]_lut_out = !K1L983;
K1_LCATWD_ATWD_B_up_pre_cnt[3] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L89 is coinc:inst_coinc|i1038~0 at LC5_9_R2
--operation mode is normal

K1L89 = !K1_LCATWD_ATWD_B_up_pre_cnt[3] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|i~219 at LC6_6_L3
--operation mode is normal

H1L02 = H1L01Q & Y1_command_0_local[10] & !H1_atwd1_read_done_dly # !H1L3Q;


--H1L12 is atwd_ping_pong:inst_atwd_ping_pong|i~220 at LC2_12_L3
--operation mode is normal

H1L12 = H1L4Q & !DB1_TriggerComplete_in_sync;


--HD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93 at LC1_9_Y4
--operation mode is normal

HD1L7 = HD1L95Q & (!HD1L02 # !HD1_loopcnt[4] # !HD1_loopcnt[3]);


--HD1L75Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21 at LC4_10_Y4
--operation mode is normal

HD1L75Q_lut_out = !ND1_STF & (HD1L5 # HD1L4 # !HD1L65Q);
HD1L75Q = DFFE(HD1L75Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HD1_last_byte is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte at LC5_10_Y4
--operation mode is normal

HD1_last_byte_lut_out = !ND1_STF & (HD1_last_byte # ND1L43Q);
HD1_last_byte = DFFE(HD1_last_byte_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HD1L85Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22 at LC10_10_Y4
--operation mode is normal

HD1L85Q_lut_out = !ND1_STF & (HD1L6 # HD1L8 & HD1L85Q);
HD1L85Q = DFFE(HD1L85Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42 at LC2_9_Y4
--operation mode is normal

HD1L01 = !HD1L85Q & !HD1L95Q;


--WC1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39 at LC3_4_E1
--operation mode is normal

WC1L31Q_lut_out = ND1L26Q & WC1L6Q & JB8L41 # !ND1L26Q & (WC1L31Q # WC1L6Q & JB8L41);
WC1L31Q = DFFE(WC1L31Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--WC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14 at LC8_5_E1
--operation mode is normal

WC1L2 = WC1L7Q & !ND1L311Q;


--WC1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31 at LC9_3_E1
--operation mode is normal

WC1L6Q_lut_out = WC1L21Q;
WC1L6Q = DFFE(WC1L6Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--ZB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~45 at LC6_6_A4
--operation mode is normal

ZB1L4 = ZB1L24Q & !EC1L01Q # !ZB1L14Q;


--ZB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717 at LC5_7_A4
--operation mode is normal

ZB1L91 = ZB1_loopcnt[0] & ZB1_loopcnt[1];


--ZB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~47 at LC9_6_A4
--operation mode is normal

ZB1L5 = ZB1_loopcnt[1] & ZB1_loopcnt[2] & ZB1_loopcnt[0];


--ZB1_srg[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5] at LC1_5_A4
--operation mode is normal

ZB1_srg[5]_lut_out = ZB1L12 # ZB1L24Q & JC1_dffs[5];
ZB1_srg[5] = DFFE(ZB1_srg[5]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718 at LC3_6_A4
--operation mode is normal

ZB1L02 = ZB1_srg[6] & (ZB1L34Q & ZB1_srg[5] # !ZB1L14Q) # !ZB1_srg[6] & ZB1L34Q & ZB1_srg[5];


--WC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25 at LC6_4_E1
--operation mode is normal

WC1L51 = ND1L311Q & (WC1L7Q # WC1L01Q & JB8L41) # !ND1L311Q & WC1L01Q & JB8L41;


--WC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258 at LC3_2_E1
--operation mode is normal

WC1L4 = WC1L9Q & PC6_agb_out;


--CD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0 at LC6_9_E1
--operation mode is normal

CD1L1 = !CD1_rd_ptr_lsb & WC1L61Q & DD1_b_non_empty;


--Y1L692 is slaveregister:slaveregister_inst|dom_id[0]~114 at LC2_7_C2
--operation mode is normal

Y1L692 = Y1L787 & B1L63Q & Y1L743 & !B1L53Q;


--Y1L892Q is slaveregister:slaveregister_inst|dom_id[1]~reg0 at LC5_6_E2
--operation mode is normal

Y1L892Q_lut_out = LE1_MASTERHWDATA[1];
Y1L892Q = DFFE(Y1L892Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC6_8_E2
--operation mode is normal

JC3_dffs[2]_lut_out = ND1_ID_LOAD & Y1L992Q # !ND1_ID_LOAD & JC3_dffs[3];
JC3_dffs[2] = DFFE(JC3_dffs[2]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_SRG[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8] at LC10_15_T4
--operation mode is normal

UC2_SRG[8]_lut_out = ND1_STF # HD1_crc32_en & UC2_i10 # !HD1_crc32_en & UC2_SRG[8];
UC2_SRG[8] = DFFE(UC2_SRG[8]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0] at LC8_10_T4
--operation mode is normal

UC2_SRG[0]_lut_out = ND1_STF # HD1_crc32_en & UC2_i4 # !HD1_crc32_en & UC2_SRG[0];
UC2_SRG[0] = DFFE(UC2_SRG[0]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD31L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_2_T4
--operation mode is normal

VD31L1 = ND1L97Q # ND1L27Q & UC2_SRG[8] # !ND1L27Q & UC2_SRG[0];


--UC2_SRG[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24] at LC7_3_T4
--operation mode is normal

UC2_SRG[24]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[23] # !HD1_crc32_en & UC2_SRG[24];
UC2_SRG[24] = DFFE(UC2_SRG[24]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16] at LC4_15_T4
--operation mode is normal

UC2_SRG[16]_lut_out = ND1_STF # HD1_crc32_en & UC2_i14 # !HD1_crc32_en & UC2_SRG[16];
UC2_SRG[16] = DFFE(UC2_SRG[16]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD31L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_2_T4
--operation mode is normal

VD31L2 = (ND1L27Q & UC2_SRG[24] # !ND1L27Q & UC2_SRG[16] # !ND1L97Q) & CASCADE(VD31L1);


--VD21L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_3_T4
--operation mode is normal

VD21L1 = ND1L97Q # ND1L27Q & ME1_portadataout[8] # !ND1L27Q & ME1_portadataout[0];


--VD21L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_3_T4
--operation mode is normal

VD21L2 = (ND1L27Q & ME1_portadataout[24] # !ND1L27Q & ME1_portadataout[16] # !ND1L97Q) & CASCADE(VD21L1);


--JC2_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC3_16_T3
--operation mode is normal

JC2_dffs[0]_lut_out = JB33_sload_path[0] & (NB1L32Q # JC2_dffs[1]) # !JB33_sload_path[0] & !NB1L32Q & JC2_dffs[1];
JC2_dffs[0] = DFFE(JC2_dffs[0]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC10_16_T3
--operation mode is normal

JC5_dffs[0]_lut_out = WC1L9Q & JB33_sload_path[0] # !WC1L9Q & JC5_dffs[1];
JC5_dffs[0] = DFFE(JC5_dffs[0]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD51L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27 at LC7_16_T3
--operation mode is normal

VD51L1 = ND1L27Q & JC2_dffs[0] # !ND1L27Q & JC5_dffs[0] # !ND1L97Q;


--HB3_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC9_1_E1
HB3_q[2]_data_in = COM_AD_D[2];
HB3_q[2]_write_enable = CD1_valid_wreq;
HB3_q[2]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[2]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[2]_clear_0 = !WC1L41Q;
HB3_q[2]_clock_enable_1 = CD1_valid_rreq;
HB3_q[2]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[2]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[2] = MEMORY_SEGMENT(HB3_q[2]_data_in, HB3_q[2]_write_enable, HB3_q[2]_clock_0, HB3_q[2]_clock_1, HB3_q[2]_clear_0, , , HB3_q[2]_clock_enable_1, VCC, HB3_q[2]_write_address, HB3_q[2]_read_address);


--VD53L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0 at LC5_1_E2
--operation mode is normal

VD53L1 = ND1L97Q # HB3_q[2] & !ND1L27Q;


--VD53L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18 at LC6_1_E2
--operation mode is normal

VD53L2 = (JC3_dffs[2] & !ND1L27Q # !ND1L97Q) & CASCADE(VD53L1);


--VD43L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_3_T3
--operation mode is normal

VD43L1 = ND1L49Q # ND1L68Q & VD13L2 # !ND1L68Q & VD03L2;


--JC2_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC10_3_T3
--operation mode is normal

JC2_dffs[2]_lut_out = NB1L32Q & JB33_sload_path[2] # !NB1L32Q & JC2_dffs[3];
JC2_dffs[2] = DFFE(JC2_dffs[2]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC2_16_T3
--operation mode is normal

JC5_dffs[2]_lut_out = WC1L9Q & JB33_sload_path[2] # !WC1L9Q & JC5_dffs[3];
JC5_dffs[2] = DFFE(JC5_dffs[2]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD33_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node at LC8_3_T3
--operation mode is normal

VD33_result_node = ND1L97Q & (ND1L27Q & JC2_dffs[2] # !ND1L27Q & JC5_dffs[2]);


--VD43L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26 at LC4_3_T3
--operation mode is normal

VD43L2 = (ND1L68Q & VD33_result_node # !ND1L68Q & VD23L2 # !ND1L49Q) & CASCADE(VD43L1);


--HD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~831 at LC3_8_T4
--operation mode is normal

HD1L22 = VD25L2 & (VD35L2 # !ND1L79Q) # !VD25L2 & ND1L79Q & VD35L2;


--JC4_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC9_13_T4
--operation mode is normal

JC4_dffs[6]_lut_out = JC4_dffs[7] & (HD1L32 # !XD1L9Q) # !JC4_dffs[7] & XD1L9Q & HD1L32;
JC4_dffs[6] = DFFE(JC4_dffs[6]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--CC1_inst10[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7] at LC7_13_W1
--operation mode is normal

CC1_inst10[7]_lut_out = COM_AD_D[7];
CC1_inst10[7] = DFFE(CC1_inst10[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--K1L611 is coinc:inst_coinc|i1118~59 at LC8_14_U2
--operation mode is normal

K1L611 = (K1L342 & !K1L542) & CASCADE(K1L711);


--CB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~55 at LC10_2_R2
--operation mode is normal

CB1L72 = CB1L181Q # CB1L871Q # CB1L081Q # !CB1L011;


--CB1L901 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~402 at LC3_2_H2
--operation mode is normal

CB1L901 = CB1L971Q & CB1L82;


--CB1L801 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~401 at LC7_2_R2
--operation mode is normal

CB1L801 = CB1L971Q & CB1L03;


--K1L021 is coinc:inst_coinc|i1131~59 at LC4_8_X2
--operation mode is normal

K1L021 = (K1L232 & !K1L432) & CASCADE(K1L121);


--CB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~55 at LC3_7_S4
--operation mode is normal

CB2L72 = CB2L871Q # CB2L081Q # CB2L181Q # !CB2L011;


--CB2L901 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~402 at LC5_1_M2
--operation mode is normal

CB2L901 = CB2L971Q & CB2L82;


--CB2L801 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~401 at LC7_8_S4
--operation mode is normal

CB2L801 = CB2L971Q & CB2L03;


--WB1_inc[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[9] at LC9_15_R1
--operation mode is normal

WB1_inc[9]_lut_out = WB1_inb[9];
WB1_inc[9] = DFFE(WB1_inc[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[8] at LC6_14_R1
--operation mode is normal

WB1_ina[8]_lut_out = XB1L75Q;
WB1_ina[8] = DFFE(WB1_ina[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[8] at LC9_14_R1
--operation mode is normal

WB1_ind[8]_lut_out = WB1_inc[8];
WB1_ind[8] = DFFE(WB1_ind[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--PB1L82Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[7]~reg at LC7_16_R1
--operation mode is normal

PB1L82Q_lut_out = Y1L66Q;
PB1L82Q = DFFE(PB1L82Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--SC1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~reg at LC10_7_P1
--operation mode is normal

SC1L8Q_lut_out = !SC1L01 & !SC1L7 & (!JB5_sload_path[4] # !SC1L12Q);
SC1L8Q = DFFE(SC1L8Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_dudt[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[7] at LC10_12_R1
--operation mode is normal

WB1_dudt[7]_lut_out = SC1L51Q & SC1L91Q & !PB1L72Q # !SC1L51Q & (PB1L82Q # SC1L91Q & !PB1L72Q);
WB1_dudt[7] = DFFE(WB1_dudt[7]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--SC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|IDLE~48 at LC8_7_P1
--operation mode is normal

SC1L01 = !EC1L9Q & (SC1L81Q # SC1L22Q);


--Y1L47Q is slaveregister:slaveregister_inst|com_thr_del[20]~reg0 at LC9_13_D1
--operation mode is normal

Y1L47Q_lut_out = LE1_MASTERHWDATA[20];
Y1L47Q = DFFE(Y1L47Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L57Q is slaveregister:slaveregister_inst|com_thr_del[21]~reg0 at LC3_16_D1
--operation mode is normal

Y1L57Q_lut_out = LE1_MASTERHWDATA[21];
Y1L57Q = DFFE(Y1L57Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L67Q is slaveregister:slaveregister_inst|com_thr_del[22]~reg0 at LC10_13_D1
--operation mode is normal

Y1L67Q_lut_out = LE1_MASTERHWDATA[22];
Y1L67Q = DFFE(Y1L67Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L77Q is slaveregister:slaveregister_inst|com_thr_del[23]~reg0 at LC5_12_D1
--operation mode is normal

Y1L77Q_lut_out = LE1_MASTERHWDATA[23];
Y1L77Q = DFFE(Y1L77Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L07Q is slaveregister:slaveregister_inst|com_thr_del[16]~reg0 at LC3_12_D1
--operation mode is normal

Y1L07Q_lut_out = LE1_MASTERHWDATA[16];
Y1L07Q = DFFE(Y1L07Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L17Q is slaveregister:slaveregister_inst|com_thr_del[17]~reg0 at LC2_13_D1
--operation mode is normal

Y1L17Q_lut_out = LE1_MASTERHWDATA[17];
Y1L17Q = DFFE(Y1L17Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L27Q is slaveregister:slaveregister_inst|com_thr_del[18]~reg0 at LC2_12_D1
--operation mode is normal

Y1L27Q_lut_out = LE1_MASTERHWDATA[18];
Y1L27Q = DFFE(Y1L27Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--Y1L37Q is slaveregister:slaveregister_inst|com_thr_del[19]~reg0 at LC4_12_D1
--operation mode is normal

Y1L37Q_lut_out = LE1_MASTERHWDATA[19];
Y1L37Q = DFFE(Y1L37Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--EC1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36 at LC7_5_N4
--operation mode is normal

EC1L42Q_lut_out = EC1L42Q & (SC1L61Q & !EC1L9Q # !EC1_rxcteq9) # !EC1L42Q & SC1L61Q & !EC1L9Q;
EC1L42Q = DFFE(EC1L42Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--EC1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195 at LC3_6_N4
--operation mode is normal

EC1L71 = (EC1L42Q # !JB3_sload_path[3] & EC1L82Q) & CASCADE(EC1L61);


--Q1_FE_pulse_local is hit_counter_ff:inst_hit_counter_ff|FE_pulse_local at LC5_10_E2
--operation mode is normal

Q1_FE_pulse_local_lut_out = M1L3Q;
Q1_FE_pulse_local = DFFE(Q1_FE_pulse_local_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPErst is hit_counter_ff:inst_hit_counter_ff|MultiSPErst at LC4_10_E2
--operation mode is normal

Q1_MultiSPErst_lut_out = !Q1L08 # !Q1_MultiSPE_latch;
Q1_MultiSPErst = DFFE(Q1_MultiSPErst_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_OneSPErst is hit_counter_ff:inst_hit_counter_ff|OneSPErst at LC3_15_L2
--operation mode is normal

Q1_OneSPErst_lut_out = !Q1L07 # !Q1_OneSPE_latch;
Q1_OneSPErst = DFFE(Q1_OneSPErst_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_post_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[2] at LC10_8_S2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[2]_lut_out = !K1L134;
K1_LCATWD_ATWD_A_down_post_cnt[2] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[2] at LC6_13_J2
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[2]_lut_out = !K1L904;
K1_LCATWD_ATWD_A_down_pre_cnt[2] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L68 is coinc:inst_coinc|i974~0 at LC3_5_J2
--operation mode is normal

K1L68 = !K1_LCATWD_ATWD_A_down_pre_cnt[2] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[2] at LC10_11_R2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[2]_lut_out = !K1L024;
K1_LCATWD_ATWD_A_up_pre_cnt[2] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L08 is coinc:inst_coinc|i964~0 at LC4_11_R2
--operation mode is normal

K1L08 = !K1_LCATWD_ATWD_A_up_pre_cnt[2] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--RB1_dpr_wadr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0] at LC1_7_C1
--operation mode is normal

RB1_dpr_wadr[0]_lut_out = JB7_q[0];
RB1_dpr_wadr[0] = DFFE(RB1_dpr_wadr[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0] at LC4_11_C1
--operation mode is normal

RB1_dpr_radr[0]_lut_out = Y1_rx_dpr_radr_local[0];
RB1_dpr_radr[0] = DFFE(RB1_dpr_radr[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1] at LC10_12_C1
--operation mode is normal

RB1_dpr_wadr[1]_lut_out = JB7_q[1];
RB1_dpr_wadr[1] = DFFE(RB1_dpr_wadr[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1] at LC5_12_C1
--operation mode is normal

RB1_dpr_radr[1]_lut_out = Y1_rx_dpr_radr_local[1];
RB1_dpr_radr[1] = DFFE(RB1_dpr_radr[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2] at LC6_12_C1
--operation mode is normal

RB1_dpr_wadr[2]_lut_out = JB7_q[2];
RB1_dpr_wadr[2] = DFFE(RB1_dpr_wadr[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2] at LC10_10_C1
--operation mode is normal

RB1_dpr_radr[2]_lut_out = Y1_rx_dpr_radr_local[2];
RB1_dpr_radr[2] = DFFE(RB1_dpr_radr[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3] at LC1_11_C1
--operation mode is normal

RB1_dpr_wadr[3]_lut_out = JB7_q[3];
RB1_dpr_wadr[3] = DFFE(RB1_dpr_wadr[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3] at LC5_6_B3
--operation mode is normal

RB1_dpr_radr[3]_lut_out = Y1_rx_dpr_radr_local[3];
RB1_dpr_radr[3] = DFFE(RB1_dpr_radr[3]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4] at LC3_7_C1
--operation mode is normal

RB1_dpr_wadr[4]_lut_out = JB7_q[4];
RB1_dpr_wadr[4] = DFFE(RB1_dpr_wadr[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4] at LC6_10_C1
--operation mode is normal

RB1_dpr_radr[4]_lut_out = Y1_rx_dpr_radr_local[4];
RB1_dpr_radr[4] = DFFE(RB1_dpr_radr[4]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5] at LC9_12_C1
--operation mode is normal

RB1_dpr_wadr[5]_lut_out = JB7_q[5];
RB1_dpr_wadr[5] = DFFE(RB1_dpr_wadr[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5] at LC10_11_I3
--operation mode is normal

RB1_dpr_radr[5]_lut_out = Y1_rx_dpr_radr_local[5];
RB1_dpr_radr[5] = DFFE(RB1_dpr_radr[5]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--RB1_dpr_wadr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6] at LC3_14_C1
--operation mode is normal

RB1_dpr_wadr[6]_lut_out = JB7_q[6];
RB1_dpr_wadr[6] = DFFE(RB1_dpr_wadr[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--RB1_dpr_radr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6] at LC3_11_C1
--operation mode is normal

RB1_dpr_radr[6]_lut_out = Y1_rx_dpr_radr_local[6];
RB1_dpr_radr[6] = DFFE(RB1_dpr_radr[6]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , rx_dpr_radr_stb_20);


--K1_LCATWD_ATWD_B_down_post_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[2] at LC1_4_N2
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[2]_lut_out = !K1L893;
K1_LCATWD_ATWD_B_down_post_cnt[2] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[2] at LC1_4_J2
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[2]_lut_out = !K1L673;
K1_LCATWD_ATWD_B_down_pre_cnt[2] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L501 is coinc:inst_coinc|i1049~0 at LC9_5_J2
--operation mode is normal

K1L501 = !K1_LCATWD_ATWD_B_down_pre_cnt[2] & (K1_LC_RX_down_old # !K1_LC_down_b # !K1_LC_down_a);


--K1_LCATWD_ATWD_B_up_pre_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[2] at LC2_10_R2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[2]_lut_out = !K1L783;
K1_LCATWD_ATWD_B_up_pre_cnt[2] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[2]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L99 is coinc:inst_coinc|i1039~0 at LC4_9_R2
--operation mode is normal

K1L99 = !K1_LCATWD_ATWD_B_up_pre_cnt[2] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--HD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89 at LC9_9_Y4
--operation mode is normal

HD1L4 = !HD1_loopcnt[3] & HD1L85Q & !HD1_loopcnt[4] & HD1L02;


--HD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90 at LC6_9_Y4
--operation mode is normal

HD1L5 = !HD1_last_byte & HD1L75Q & (!XD1L9Q # !ND1L15Q);


--HD1L65Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20 at LC10_7_T4
--operation mode is normal

HD1L65Q_lut_out = !ND1_STF;
HD1L65Q = DFFE(HD1L65Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96 at LC10_9_Y4
--operation mode is normal

HD1L6 = ND1L15Q & !HD1_last_byte & XD1L9Q & HD1L75Q;


--HD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1 at LC8_9_Y4
--operation mode is normal

HD1L8 = HD1_loopcnt[3] # HD1_loopcnt[4] # !HD1L02;


--WC1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37 at LC8_3_E1
--operation mode is normal

WC1L21Q_lut_out = ND1L311Q & WC1L7Q;
WC1L21Q = DFFE(WC1L21Q_lut_out, GLOBAL(FE1_outclock0), !TB1L42Q, , );


--ZB1_srg[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4] at LC2_5_A4
--operation mode is normal

ZB1_srg[4]_lut_out = ZB1L22 # ZB1L24Q & JC1_dffs[4];
ZB1_srg[4] = DFFE(ZB1_srg[4]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719 at LC6_5_A4
--operation mode is normal

ZB1L12 = ZB1L34Q & (ZB1_srg[4] # ZB1_srg[5] & !ZB1L14Q) # !ZB1L34Q & ZB1_srg[5] & !ZB1L14Q;


--DD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14 at LC8_9_E1
--operation mode is normal

DD1L1 = WC1L71Q & (DD1_b_full $ (DD1_b_non_empty & WC1L61Q)) # !WC1L71Q & (!WC1L61Q # !DD1_b_non_empty);


--Y1L992Q is slaveregister:slaveregister_inst|dom_id[2]~reg0 at LC3_7_E2
--operation mode is normal

Y1L992Q_lut_out = LE1_MASTERHWDATA[2];
Y1L992Q = DFFE(Y1L992Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC6_4_C2
--operation mode is normal

JC3_dffs[3]_lut_out = Y1L003Q & (JC3_dffs[4] # ND1_ID_LOAD) # !Y1L003Q & JC3_dffs[4] & !ND1_ID_LOAD;
JC3_dffs[3] = DFFE(JC3_dffs[3]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--ND1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~356 at LC7_14_Y4
--operation mode is normal

ND1L39 = (!ND1L1 & ND1L601 & !ND1L6 & !ND1L71) & CASCADE(ND1L29);


--ND1L29 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~355 at LC6_14_Y4
--operation mode is normal

ND1L29 = ND1L14 & (ND1_SEND_IDLE # !QD1L9Q & ND1L8);


--UC2_SRG[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7] at LC6_15_T4
--operation mode is normal

UC2_SRG[7]_lut_out = ND1_STF # HD1_crc32_en & UC2_i9 # !HD1_crc32_en & UC2_SRG[7];
UC2_SRG[7] = DFFE(UC2_SRG[7]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31] at LC7_2_T4
--operation mode is normal

UC2_SRG[31]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[30] # !HD1_crc32_en & UC2_SRG[31];
UC2_SRG[31] = DFFE(UC2_SRG[31]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i10 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10 at LC7_15_T4
--operation mode is normal

UC2_i10 = UC2_SRG[31] $ UC2_SRG[7];


--HD1_crc32_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en at LC5_10_T4
--operation mode is normal

HD1_crc32_en_lut_out = !ND1_STF & (HD1L95Q # HD1L85Q);
HD1_crc32_en = DFFE(HD1_crc32_en_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1_crc32_data is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data at LC6_10_T4
--operation mode is normal

HD1_crc32_data_lut_out = HD1_srg[7] & (ND1_STF # !HD1L95Q);
HD1_crc32_data = DFFE(HD1_crc32_data_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4 at LC5_9_T4
--operation mode is normal

UC2_i4 = UC2_SRG[31] $ HD1_crc32_data;


--UC2_SRG[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23] at LC10_4_T4
--operation mode is normal

UC2_SRG[23]_lut_out = ND1_STF # HD1_crc32_en & UC2_i16 # !HD1_crc32_en & UC2_SRG[23];
UC2_SRG[23] = DFFE(UC2_SRG[23]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15] at LC8_15_T4
--operation mode is normal

UC2_SRG[15]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[14] # !HD1_crc32_en & UC2_SRG[15];
UC2_SRG[15] = DFFE(UC2_SRG[15]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14 at LC3_15_T4
--operation mode is normal

UC2_i14 = UC2_SRG[31] $ UC2_SRG[15];


--JC2_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC9_3_T3
--operation mode is normal

JC2_dffs[1]_lut_out = NB1L32Q & JB33_sload_path[1] # !NB1L32Q & JC2_dffs[2];
JC2_dffs[1] = DFFE(JC2_dffs[1]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--NB1L32Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg at LC5_9_O3
--operation mode is normal

NB1L32Q_lut_out = KB1_SND_PULSE & JB32_sload_path[1] & NB1L6;
NB1L32Q = DFFE(NB1L32Q_lut_out, GLOBAL(FE1_outclock0), !KB1L25, , );


--MB1_inst36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36 at LC3_7_Y3
--operation mode is normal

MB1_inst36 = NB1L32Q # ND1_TXSHR8;


--JC5_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_15_T3
--operation mode is normal

JC5_dffs[1]_lut_out = WC1L9Q & JB33_sload_path[1] # !WC1L9Q & JC5_dffs[2];
JC5_dffs[1] = DFFE(JC5_dffs[1]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--MB1_inst38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38 at LC3_14_Y3
--operation mode is normal

MB1_inst38 = ND1_RXSHR8 # WC1L9Q;


--UC2_SRG[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9] at LC8_5_T4
--operation mode is normal

UC2_SRG[9]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[8] # !HD1_crc32_en & UC2_SRG[9];
UC2_SRG[9] = DFFE(UC2_SRG[9]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1] at LC9_6_T4
--operation mode is normal

UC2_SRG[1]_lut_out = ND1_STF # HD1_crc32_en & UC2_i5 # !HD1_crc32_en & UC2_SRG[1];
UC2_SRG[1] = DFFE(UC2_SRG[1]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD22L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0 at LC4_6_T4
--operation mode is normal

VD22L1 = ND1L97Q # ND1L27Q & UC2_SRG[9] # !ND1L27Q & UC2_SRG[1];


--UC2_SRG[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25] at LC8_3_T4
--operation mode is normal

UC2_SRG[25]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[24] # !HD1_crc32_en & UC2_SRG[25];
UC2_SRG[25] = DFFE(UC2_SRG[25]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17] at LC10_6_T4
--operation mode is normal

UC2_SRG[17]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[16] # !HD1_crc32_en & UC2_SRG[17];
UC2_SRG[17] = DFFE(UC2_SRG[17]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD22L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26 at LC5_6_T4
--operation mode is normal

VD22L2 = (ND1L27Q & UC2_SRG[25] # !ND1L27Q & UC2_SRG[17] # !ND1L97Q) & CASCADE(VD22L1);


--VD12L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0 at LC6_4_T3
--operation mode is normal

VD12L1 = ND1L97Q # ND1L27Q & ME1_portadataout[9] # !ND1L27Q & ME1_portadataout[1];


--VD12L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26 at LC7_4_T3
--operation mode is normal

VD12L2 = (ND1L27Q & ME1_portadataout[25] # !ND1L27Q & ME1_portadataout[17] # !ND1L97Q) & CASCADE(VD12L1);


--VD42L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0 at LC6_2_T3
--operation mode is normal

VD42L1 = ND1L97Q # !ND1L27Q;


--VD42L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28 at LC7_2_T3
--operation mode is normal

VD42L2 = (ND1L27Q & JC2_dffs[1] # !ND1L27Q & JC5_dffs[1] # !ND1L97Q) & CASCADE(VD42L1);


--JC2_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC7_15_T3
--operation mode is normal

JC2_dffs[3]_lut_out = JB33_sload_path[3] & (JC2_dffs[4] # NB1L32Q) # !JB33_sload_path[3] & JC2_dffs[4] & !NB1L32Q;
JC2_dffs[3] = DFFE(JC2_dffs[3]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC2_15_T3
--operation mode is normal

JC5_dffs[3]_lut_out = WC1L9Q & JB33_sload_path[3] # !WC1L9Q & JC5_dffs[4];
JC5_dffs[3] = DFFE(JC5_dffs[3]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--HB3_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC5_1_E1
HB3_q[3]_data_in = COM_AD_D[3];
HB3_q[3]_write_enable = CD1_valid_wreq;
HB3_q[3]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[3]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[3]_clear_0 = !WC1L41Q;
HB3_q[3]_clock_enable_1 = CD1_valid_rreq;
HB3_q[3]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[3]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[3] = MEMORY_SEGMENT(HB3_q[3]_data_in, HB3_q[3]_write_enable, HB3_q[3]_clock_0, HB3_q[3]_clock_1, HB3_q[3]_clear_0, , , HB3_q[3]_clock_enable_1, VCC, HB3_q[3]_write_address, HB3_q[3]_read_address);


--VD44L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0 at LC7_8_E2
--operation mode is normal

VD44L1 = ND1L97Q # !ND1L27Q & HB3_q[3];


--VD44L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18 at LC8_8_E2
--operation mode is normal

VD44L2 = (!ND1L27Q & JC3_dffs[3] # !ND1L97Q) & CASCADE(VD44L1);


--VD34L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_4_T4
--operation mode is normal

VD34L1 = ND1L49Q # ND1L68Q & VD04L2 # !ND1L68Q & VD93L2;


--VD34L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29 at LC4_4_T4
--operation mode is normal

VD34L2 = (ND1L68Q & VD24L2 # !ND1L68Q & VD14L2 # !ND1L49Q) & CASCADE(VD34L1);


--HD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~832 at LC7_13_T4
--operation mode is normal

HD1L32 = ND1L79Q & VD26L2 # !ND1L79Q & VD16L2;


--JC4_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC10_13_T4
--operation mode is normal

JC4_dffs[7]_lut_out = JC4_dffs[8] & (HD1L42 # !XD1L9Q) # !JC4_dffs[8] & XD1L9Q & HD1L42;
JC4_dffs[7] = DFFE(JC4_dffs[7]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--CC1_inst10[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6] at LC7_11_W1
--operation mode is normal

CC1_inst10[6]_lut_out = COM_AD_D[6];
CC1_inst10[6] = DFFE(CC1_inst10[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inb[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[9] at LC10_15_R1
--operation mode is normal

WB1_inb[9]_lut_out = WB1_ina[9];
WB1_inb[9] = DFFE(WB1_inb[9]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[8] at LC6_15_R1
--operation mode is normal

WB1_inc[8]_lut_out = WB1_inb[8];
WB1_inc[8] = DFFE(WB1_inc[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[7] at LC6_4_R1
--operation mode is normal

WB1_ina[7]_lut_out = XB1L55Q;
WB1_ina[7] = DFFE(WB1_ina[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[7] at LC4_14_R1
--operation mode is normal

WB1_ind[7]_lut_out = WB1_inc[7];
WB1_ind[7] = DFFE(WB1_ind[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L66Q is slaveregister:slaveregister_inst|com_thr_del[7]~reg0 at LC8_12_D1
--operation mode is normal

Y1L66Q_lut_out = LE1_MASTERHWDATA[7];
Y1L66Q = DFFE(Y1L66Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--SC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~64 at LC10_8_P1
--operation mode is normal

SC1L7 = !JB5_sload_path[2] & (SC1L02Q # SC1L91Q) # !SC1L71Q;


--PB1L72Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[6]~reg at LC10_7_R1
--operation mode is normal

PB1L72Q_lut_out = !Y1L56Q;
PB1L72Q = DFFE(PB1L72Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L68Q);


--SC1L51Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~reg at LC6_8_P1
--operation mode is normal

SC1L51Q_lut_out = !SC1L4 & !SC1L41 & !SC1L01 & !SC1L31;
SC1L51Q = DFFE(SC1L51Q_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_dudt[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[6] at LC2_12_R1
--operation mode is normal

WB1_dudt[6]_lut_out = SC1L51Q & SC1L91Q & PB1L62Q # !SC1L51Q & (SC1L91Q & PB1L62Q # !PB1L72Q);
WB1_dudt[6] = DFFE(WB1_dudt[6]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--Q1L38 is hit_counter_ff:inst_hit_counter_ff|i~98 at LC5_3_E2
--operation mode is normal

Q1L38 = Y1_command_4_local[13] & (Q1_MultiSPEreset_cnt[7] # Y1_command_4_local[12]) # !Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[5] & !Y1_command_4_local[12];


--Q1L48 is hit_counter_ff:inst_hit_counter_ff|i~99 at LC6_3_E2
--operation mode is normal

Q1L48 = Q1L38 & (Q1_MultiSPEreset_cnt[8] # !Y1_command_4_local[12]) # !Q1L38 & Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[6];


--Q1L58 is hit_counter_ff:inst_hit_counter_ff|i~100 at LC10_4_E2
--operation mode is normal

Q1L58 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_MultiSPEreset_cnt[10]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[9];


--Q1L68 is hit_counter_ff:inst_hit_counter_ff|i~101 at LC2_3_E2
--operation mode is normal

Q1L68 = Q1L58 & (Q1_MultiSPEreset_cnt[12] # !Y1_command_4_local[13]) # !Q1L58 & Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[11];


--Q1L18 is hit_counter_ff:inst_hit_counter_ff|i~96 at LC2_2_E2
--operation mode is normal

Q1L18 = Y1_command_4_local[12] & (Q1_MultiSPEreset_cnt[2] # Y1_command_4_local[13]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[1];


--Q1L28 is hit_counter_ff:inst_hit_counter_ff|i~97 at LC1_2_E2
--operation mode is normal

Q1L28 = Q1L18 & (Q1_MultiSPEreset_cnt[4] # !Y1_command_4_local[13]) # !Q1L18 & Q1_MultiSPEreset_cnt[3] & Y1_command_4_local[13];


--Q1L97 is hit_counter_ff:inst_hit_counter_ff|i~94 at LC10_3_E2
--operation mode is normal

Q1L97 = Y1_command_4_local[15] & (Y1_command_4_local[14] # Q1L68) # !Y1_command_4_local[15] & Q1L28 & !Y1_command_4_local[14];


--Q1L78 is hit_counter_ff:inst_hit_counter_ff|i~102 at LC1_3_E2
--operation mode is normal

Q1L78 = Y1_command_4_local[13] & (Q1_MultiSPEreset_cnt[15] # Y1_command_4_local[12]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[13];


--Q1L88 is hit_counter_ff:inst_hit_counter_ff|i~103 at LC3_3_E2
--operation mode is normal

Q1L88 = Q1L78 & (Q1_MultiSPEreset_cnt[16] # !Y1_command_4_local[12]) # !Q1L78 & Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[14];


--Q1L08 is hit_counter_ff:inst_hit_counter_ff|i~95 at LC8_3_E2
--operation mode is normal

Q1L08 = Q1L97 & (Q1L88 # !Y1_command_4_local[14]) # !Q1L97 & Q1L48 & Y1_command_4_local[14];


--Q1L57 is hit_counter_ff:inst_hit_counter_ff|i~90 at LC3_14_O2
--operation mode is normal

Q1L57 = Y1_command_4_local[12] & (Q1_OneSPEreset_cnt[10] # Y1_command_4_local[13]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_OneSPEreset_cnt[9];


--Q1L67 is hit_counter_ff:inst_hit_counter_ff|i~91 at LC10_15_O2
--operation mode is normal

Q1L67 = Q1L57 & (Q1_OneSPEreset_cnt[12] # !Y1_command_4_local[13]) # !Q1L57 & Y1_command_4_local[13] & Q1_OneSPEreset_cnt[11];


--Q1L37 is hit_counter_ff:inst_hit_counter_ff|i~88 at LC1_14_O2
--operation mode is normal

Q1L37 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_OneSPEreset_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_OneSPEreset_cnt[5];


--Q1L47 is hit_counter_ff:inst_hit_counter_ff|i~89 at LC6_14_O2
--operation mode is normal

Q1L47 = Q1L37 & (Q1_OneSPEreset_cnt[8] # !Y1_command_4_local[12]) # !Q1L37 & Y1_command_4_local[12] & Q1_OneSPEreset_cnt[6];


--Q1L17 is hit_counter_ff:inst_hit_counter_ff|i~86 at LC2_13_O2
--operation mode is normal

Q1L17 = Y1_command_4_local[12] & (Q1_OneSPEreset_cnt[2] # Y1_command_4_local[13]) # !Y1_command_4_local[12] & Q1_OneSPEreset_cnt[1] & !Y1_command_4_local[13];


--Q1L27 is hit_counter_ff:inst_hit_counter_ff|i~87 at LC1_13_O2
--operation mode is normal

Q1L27 = Q1L17 & (Q1_OneSPEreset_cnt[4] # !Y1_command_4_local[13]) # !Q1L17 & Q1_OneSPEreset_cnt[3] & Y1_command_4_local[13];


--Q1L96 is hit_counter_ff:inst_hit_counter_ff|i~84 at LC8_14_O2
--operation mode is normal

Q1L96 = Y1_command_4_local[14] & (Q1L47 # Y1_command_4_local[15]) # !Y1_command_4_local[14] & Q1L27 & !Y1_command_4_local[15];


--Q1L77 is hit_counter_ff:inst_hit_counter_ff|i~92 at LC7_14_O2
--operation mode is normal

Q1L77 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_OneSPEreset_cnt[15]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_OneSPEreset_cnt[13];


--Q1L87 is hit_counter_ff:inst_hit_counter_ff|i~93 at LC5_14_O2
--operation mode is normal

Q1L87 = Q1L77 & (Q1_OneSPEreset_cnt[16] # !Y1_command_4_local[12]) # !Q1L77 & Y1_command_4_local[12] & Q1_OneSPEreset_cnt[14];


--Q1L07 is hit_counter_ff:inst_hit_counter_ff|i~85 at LC4_14_O2
--operation mode is normal

Q1L07 = Q1L96 & (Q1L87 # !Y1_command_4_local[15]) # !Q1L96 & Q1L67 & Y1_command_4_local[15];


--K1_LCATWD_ATWD_A_down_post_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[1] at LC9_8_S2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[1]_lut_out = !K1L924;
K1_LCATWD_ATWD_A_down_post_cnt[1] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[1] at LC6_15_J2
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[1]_lut_out = !K1L704;
K1_LCATWD_ATWD_A_down_pre_cnt[1] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L78 is coinc:inst_coinc|i975~0 at LC5_15_J2
--operation mode is normal

K1L78 = !K1_LCATWD_ATWD_A_down_pre_cnt[1] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[1] at LC7_11_R2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[1]_lut_out = !K1L814;
K1_LCATWD_ATWD_A_up_pre_cnt[1] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L18 is coinc:inst_coinc|i965~0 at LC2_11_R2
--operation mode is normal

K1L18 = !K1_LCATWD_ATWD_A_up_pre_cnt[1] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--K1_LCATWD_ATWD_B_down_post_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[1] at LC2_5_N2
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[1]_lut_out = !K1L693;
K1_LCATWD_ATWD_B_down_post_cnt[1] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[1] at LC6_2_J2
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[1]_lut_out = !K1L473;
K1_LCATWD_ATWD_B_down_pre_cnt[1] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L601 is coinc:inst_coinc|i1050~0 at LC3_8_J2
--operation mode is normal

K1L601 = !K1_LCATWD_ATWD_B_down_pre_cnt[1] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_B_up_pre_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[1] at LC3_9_R2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[1]_lut_out = !K1L583;
K1_LCATWD_ATWD_B_up_pre_cnt[1] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[1]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L001 is coinc:inst_coinc|i1040~0 at LC1_8_R2
--operation mode is normal

K1L001 = !K1_LCATWD_ATWD_B_up_pre_cnt[1] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--ZB1_srg[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3] at LC7_10_A4
--operation mode is normal

ZB1_srg[3]_lut_out = ZB1L32 # JC1_dffs[3] & ZB1L24Q;
ZB1_srg[3] = DFFE(ZB1_srg[3]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720 at LC7_5_A4
--operation mode is normal

ZB1L22 = ZB1L14Q & ZB1_srg[3] & ZB1L34Q # !ZB1L14Q & (ZB1_srg[4] # ZB1_srg[3] & ZB1L34Q);


--Y1L003Q is slaveregister:slaveregister_inst|dom_id[3]~reg0 at LC5_4_C2
--operation mode is normal

Y1L003Q_lut_out = LE1_MASTERHWDATA[3];
Y1L003Q = DFFE(Y1L003Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC9_4_C2
--operation mode is normal

JC3_dffs[4]_lut_out = JC3_dffs[5] & (Y1L103Q # !ND1_ID_LOAD) # !JC3_dffs[5] & ND1_ID_LOAD & Y1L103Q;
JC3_dffs[4] = DFFE(JC3_dffs[4]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_SRG[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6] at LC6_1_T4
--operation mode is normal

UC2_SRG[6]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[5] # !HD1_crc32_en & UC2_SRG[6];
UC2_SRG[6] = DFFE(UC2_SRG[6]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9 at LC9_15_T4
--operation mode is normal

UC2_i9 = UC2_SRG[31] $ UC2_SRG[6];


--UC2_SRG[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30] at LC10_1_T4
--operation mode is normal

UC2_SRG[30]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[29] # !HD1_crc32_en & UC2_SRG[30];
UC2_SRG[30] = DFFE(UC2_SRG[30]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1_srg[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7] at LC5_14_T4
--operation mode is normal

HD1_srg[7]_lut_out = HD1L11 # HD1L52 # HD1L85Q & HD1_srg[6];
HD1_srg[7] = DFFE(HD1_srg[7]_lut_out, GLOBAL(FE1_outclock0), , , HD1L55);


--UC2_SRG[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22] at LC5_5_T4
--operation mode is normal

UC2_SRG[22]_lut_out = ND1_STF # HD1_crc32_en & UC2_i15 # !HD1_crc32_en & UC2_SRG[22];
UC2_SRG[22] = DFFE(UC2_SRG[22]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16 at LC3_5_T4
--operation mode is normal

UC2_i16 = UC2_SRG[31] $ UC2_SRG[22];


--UC2_SRG[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14] at LC9_1_T4
--operation mode is normal

UC2_SRG[14]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[13] # !HD1_crc32_en & UC2_SRG[14];
UC2_SRG[14] = DFFE(UC2_SRG[14]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5 at LC10_10_T4
--operation mode is normal

UC2_i5 = UC2_SRG[31] $ UC2_SRG[0];


--UC2_SRG[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10] at LC3_6_T4
--operation mode is normal

UC2_SRG[10]_lut_out = ND1_STF # HD1_crc32_en & UC2_i11 # !HD1_crc32_en & UC2_SRG[10];
UC2_SRG[10] = DFFE(UC2_SRG[10]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2] at LC2_6_T4
--operation mode is normal

UC2_SRG[2]_lut_out = ND1_STF # HD1_crc32_en & UC2_i6 # !HD1_crc32_en & UC2_SRG[2];
UC2_SRG[2] = DFFE(UC2_SRG[2]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD13L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0 at LC6_5_T4
--operation mode is normal

VD13L1 = ND1L97Q # ND1L27Q & UC2_SRG[10] # !ND1L27Q & UC2_SRG[2];


--UC2_SRG[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26] at LC2_2_T4
--operation mode is normal

UC2_SRG[26]_lut_out = ND1_STF # HD1_crc32_en & UC2_i17 # !HD1_crc32_en & UC2_SRG[26];
UC2_SRG[26] = DFFE(UC2_SRG[26]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18] at LC6_6_T4
--operation mode is normal

UC2_SRG[18]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[17] # !HD1_crc32_en & UC2_SRG[18];
UC2_SRG[18] = DFFE(UC2_SRG[18]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD13L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26 at LC7_5_T4
--operation mode is normal

VD13L2 = (ND1L27Q & UC2_SRG[26] # !ND1L27Q & UC2_SRG[18] # !ND1L97Q) & CASCADE(VD13L1);


--VD03L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_3_T3
--operation mode is normal

VD03L1 = ND1L97Q # ND1L27Q & ME1_portadataout[10] # !ND1L27Q & ME1_portadataout[2];


--VD03L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_3_T3
--operation mode is normal

VD03L2 = (ND1L27Q & ME1_portadataout[26] # !ND1L27Q & ME1_portadataout[18] # !ND1L97Q) & CASCADE(VD03L1);


--JC2_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC1_15_T3
--operation mode is normal

JC2_dffs[4]_lut_out = NB1L32Q & JB33_sload_path[4] # !NB1L32Q & JC2_dffs[5];
JC2_dffs[4] = DFFE(JC2_dffs[4]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC4_15_T3
--operation mode is normal

JC5_dffs[4]_lut_out = WC1L9Q & JB33_sload_path[4] # !WC1L9Q & JC5_dffs[5];
JC5_dffs[4] = DFFE(JC5_dffs[4]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD23L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69 at LC5_4_T3
--operation mode is normal

VD23L2 = (ND1L27Q & VD32L2 # !ND1L27Q & JB31_pre_out[2] # !ND1L97Q) & CASCADE(VD23L1);


--HB3_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC2_1_E1
HB3_q[4]_data_in = COM_AD_D[4];
HB3_q[4]_write_enable = CD1_valid_wreq;
HB3_q[4]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[4]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[4]_clear_0 = !WC1L41Q;
HB3_q[4]_clock_enable_1 = CD1_valid_rreq;
HB3_q[4]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[4]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[4] = MEMORY_SEGMENT(HB3_q[4]_data_in, HB3_q[4]_write_enable, HB3_q[4]_clock_0, HB3_q[4]_clock_1, HB3_q[4]_clear_0, , , HB3_q[4]_clock_enable_1, VCC, HB3_q[4]_write_address, HB3_q[4]_read_address);


--VD35L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0 at LC2_4_C2
--operation mode is normal

VD35L1 = ND1L97Q # HB3_q[4] & !ND1L27Q;


--VD35L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18 at LC3_4_C2
--operation mode is normal

VD35L2 = (JC3_dffs[4] & !ND1L27Q # !ND1L97Q) & CASCADE(VD35L1);


--VD25L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_14_T3
--operation mode is normal

VD25L1 = ND1L49Q # ND1L68Q & VD94L2 # !ND1L68Q & VD84L2;


--VD25L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28 at LC2_14_T3
--operation mode is normal

VD25L2 = (ND1L68Q & VD15L2 # !ND1L68Q & VD05L2 # !ND1L49Q) & CASCADE(VD25L1);


--HD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~833 at LC2_13_T4
--operation mode is normal

HD1L42 = ND1L79Q & VD17L2 # !ND1L79Q & VD07L2;


--JC4_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC9_14_T4
--operation mode is normal

JC4_dffs[8]_lut_out = JC4_dffs[9] & (HD1L62 # !XD1L9Q) # !JC4_dffs[9] & XD1L9Q & HD1L62;
JC4_dffs[8] = DFFE(JC4_dffs[8]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--CC1_inst10[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5] at LC5_13_W1
--operation mode is normal

CC1_inst10[5]_lut_out = COM_AD_D[5];
CC1_inst10[5] = DFFE(CC1_inst10[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inb[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[8] at LC2_14_R1
--operation mode is normal

WB1_inb[8]_lut_out = WB1_ina[8];
WB1_inb[8] = DFFE(WB1_inb[8]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[7] at LC8_15_R1
--operation mode is normal

WB1_inc[7]_lut_out = WB1_inb[7];
WB1_inc[7] = DFFE(WB1_inc[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[6] at LC1_11_R1
--operation mode is normal

WB1_ina[6]_lut_out = XB1L35Q;
WB1_ina[6] = DFFE(WB1_ina[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[6] at LC9_7_R1
--operation mode is normal

WB1_ind[6]_lut_out = WB1_inc[6];
WB1_ind[6] = DFFE(WB1_ind[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L56Q is slaveregister:slaveregister_inst|com_thr_del[6]~reg0 at LC7_12_D1
--operation mode is normal

Y1L56Q_lut_out = LE1_MASTERHWDATA[6];
Y1L56Q = DFFE(Y1L56Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--SC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~393 at LC6_7_P1
--operation mode is normal

SC1L4 = SC1L12Q & JB5_sload_path[4];


--SC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~101 at LC3_8_P1
--operation mode is normal

SC1L31 = !SC1L71Q & (EC1L9Q # !WB1_max_level);


--SC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~102 at LC2_8_P1
--operation mode is normal

SC1L41 = SC1L02Q & !JB5_sload_path[2] & !WB1_max_level;


--PB1L62Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[5]~reg at LC6_16_R1
--operation mode is normal

PB1L62Q_lut_out = Y1L46Q;
PB1L62Q = DFFE(PB1L62Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--WB1_dudt[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[5] at LC8_12_R1
--operation mode is normal

WB1_dudt[5]_lut_out = SC1L51Q & PB1L52Q & SC1L91Q # !SC1L51Q & (PB1L62Q # PB1L52Q & SC1L91Q);
WB1_dudt[5] = DFFE(WB1_dudt[5]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--K1_LCATWD_ATWD_A_down_post_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[0] at LC3_9_S2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[0]_lut_out = !K1L724;
K1_LCATWD_ATWD_A_down_post_cnt[0] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[0] at LC3_15_J2
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[0]_lut_out = !K1L504;
K1_LCATWD_ATWD_A_down_pre_cnt[0] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L88 is coinc:inst_coinc|i976~0 at LC7_15_J2
--operation mode is normal

K1L88 = !K1_LCATWD_ATWD_A_down_pre_cnt[0] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[0] at LC5_11_R2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[0]_lut_out = !K1L614;
K1_LCATWD_ATWD_A_up_pre_cnt[0] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L28 is coinc:inst_coinc|i966~0 at LC6_11_R2
--operation mode is normal

K1L28 = !K1_LCATWD_ATWD_A_up_pre_cnt[0] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--K1_LCATWD_ATWD_B_down_post_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[0] at LC10_4_N2
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[0]_lut_out = !K1L493;
K1_LCATWD_ATWD_B_down_post_cnt[0] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[0] at LC3_4_J2
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[0]_lut_out = !K1L273;
K1_LCATWD_ATWD_B_down_pre_cnt[0] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L701 is coinc:inst_coinc|i1051~0 at LC4_4_J2
--operation mode is normal

K1L701 = !K1_LCATWD_ATWD_B_down_pre_cnt[0] & (K1_LC_RX_down_old # !K1_LC_down_b # !K1_LC_down_a);


--K1_LCATWD_ATWD_B_up_pre_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[0] at LC8_11_R2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[0]_lut_out = !K1L383;
K1_LCATWD_ATWD_B_up_pre_cnt[0] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[0]_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L101 is coinc:inst_coinc|i1041~0 at LC3_11_R2
--operation mode is normal

K1L101 = !K1_LCATWD_ATWD_B_up_pre_cnt[0] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--ZB1_srg[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2] at LC9_10_A4
--operation mode is normal

ZB1_srg[2]_lut_out = ZB1L42 # ZB1L24Q & JC1_dffs[2];
ZB1_srg[2] = DFFE(ZB1_srg[2]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721 at LC5_9_A4
--operation mode is normal

ZB1L32 = ZB1L14Q & ZB1L34Q & ZB1_srg[2] # !ZB1L14Q & (ZB1_srg[3] # ZB1L34Q & ZB1_srg[2]);


--Y1L103Q is slaveregister:slaveregister_inst|dom_id[4]~reg0 at LC4_6_C2
--operation mode is normal

Y1L103Q_lut_out = LE1_MASTERHWDATA[4];
Y1L103Q = DFFE(Y1L103Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC4_4_C2
--operation mode is normal

JC3_dffs[5]_lut_out = Y1L203Q & (ND1_ID_LOAD # JC3_dffs[6]) # !Y1L203Q & !ND1_ID_LOAD & JC3_dffs[6];
JC3_dffs[5] = DFFE(JC3_dffs[5]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_SRG[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5] at LC8_2_T4
--operation mode is normal

UC2_SRG[5]_lut_out = ND1_STF # HD1_crc32_en & UC2_i8 # !HD1_crc32_en & UC2_SRG[5];
UC2_SRG[5] = DFFE(UC2_SRG[5]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29] at LC3_2_T4
--operation mode is normal

UC2_SRG[29]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[28] # !HD1_crc32_en & UC2_SRG[29];
UC2_SRG[29] = DFFE(UC2_SRG[29]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~834 at LC4_14_T4
--operation mode is normal

HD1L52 = HD1L75Q & (ND1L79Q & VD08L2 # !ND1L79Q & VD97L2);


--HD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~87 at LC1_14_T4
--operation mode is normal

HD1L11 = !HD1L65Q & HD1_srg[7];


--HD1_srg[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6] at LC5_13_T4
--operation mode is normal

HD1_srg[6]_lut_out = HD1L21 # HD1L72 # HD1_srg[5] & HD1L85Q;
HD1_srg[6] = DFFE(HD1_srg[6]_lut_out, GLOBAL(FE1_outclock0), , , HD1L55);


--HD1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7]~0 at LC7_10_T4
--operation mode is normal

HD1L55 = !KB1_CLR_BUF & !ND1_STF;


--UC2_SRG[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21] at LC4_2_T4
--operation mode is normal

UC2_SRG[21]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[20] # !HD1_crc32_en & UC2_SRG[21];
UC2_SRG[21] = DFFE(UC2_SRG[21]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15 at LC4_5_T4
--operation mode is normal

UC2_i15 = UC2_SRG[31] $ UC2_SRG[21];


--UC2_SRG[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13] at LC5_1_T4
--operation mode is normal

UC2_SRG[13]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[12] # !HD1_crc32_en & UC2_SRG[13];
UC2_SRG[13] = DFFE(UC2_SRG[13]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11 at LC1_6_T4
--operation mode is normal

UC2_i11 = UC2_SRG[9] $ UC2_SRG[31];


--UC2_i6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6 at LC8_6_T4
--operation mode is normal

UC2_i6 = UC2_SRG[31] $ UC2_SRG[1];


--UC2_i17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17 at LC1_2_T4
--operation mode is normal

UC2_i17 = UC2_SRG[31] $ UC2_SRG[25];


--JC2_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC8_15_T3
--operation mode is normal

JC2_dffs[5]_lut_out = NB1L32Q & JB33_sload_path[5] # !NB1L32Q & JC2_dffs[6];
JC2_dffs[5] = DFFE(JC2_dffs[5]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC6_12_T3
--operation mode is normal

JC5_dffs[5]_lut_out = WC1L9Q & JB33_sload_path[5] # !WC1L9Q & JC5_dffs[6];
JC5_dffs[5] = DFFE(JC5_dffs[5]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--UC2_SRG[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11] at LC7_6_T4
--operation mode is normal

UC2_SRG[11]_lut_out = ND1_STF # HD1_crc32_en & UC2_i12 # !HD1_crc32_en & UC2_SRG[11];
UC2_SRG[11] = DFFE(UC2_SRG[11]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3] at LC10_5_T4
--operation mode is normal

UC2_SRG[3]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[2] # !HD1_crc32_en & UC2_SRG[3];
UC2_SRG[3] = DFFE(UC2_SRG[3]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD04L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0 at LC8_4_T4
--operation mode is normal

VD04L1 = ND1L97Q # ND1L27Q & UC2_SRG[11] # !ND1L27Q & UC2_SRG[3];


--UC2_SRG[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27] at LC2_3_T4
--operation mode is normal

UC2_SRG[27]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[26] # !HD1_crc32_en & UC2_SRG[27];
UC2_SRG[27] = DFFE(UC2_SRG[27]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19] at LC1_5_T4
--operation mode is normal

UC2_SRG[19]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[18] # !HD1_crc32_en & UC2_SRG[19];
UC2_SRG[19] = DFFE(UC2_SRG[19]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--VD04L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26 at LC9_4_T4
--operation mode is normal

VD04L2 = (ND1L27Q & UC2_SRG[27] # !ND1L27Q & UC2_SRG[19] # !ND1L97Q) & CASCADE(VD04L1);


--VD93L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_4_T4
--operation mode is normal

VD93L1 = ND1L97Q # ND1L27Q & ME1_portadataout[11] # !ND1L27Q & ME1_portadataout[3];


--VD93L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_4_T4
--operation mode is normal

VD93L2 = (ND1L27Q & ME1_portadataout[27] # !ND1L27Q & ME1_portadataout[19] # !ND1L97Q) & CASCADE(VD93L1);


--VD24L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3 at LC3_14_T3
--operation mode is normal

VD24L1 = ND1L27Q # ND1L97Q;


--VD24L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28 at LC4_14_T3
--operation mode is normal

VD24L2 = (ND1L27Q & JC2_dffs[3] # !ND1L27Q & JC5_dffs[3] # !ND1L97Q) & CASCADE(VD24L1);


--VD14L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_4_T4
--operation mode is normal

VD14L1 = ND1L97Q # !ND1L27Q & KB1_SND_ID;


--VD14L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99 at LC2_4_T4
--operation mode is normal

VD14L2 = (ND1L27Q & !KB1L63 # !ND1L27Q & JB31_pre_out[3] # !ND1L97Q) & CASCADE(VD14L1);


--HB3_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC15_1_E1
HB3_q[5]_data_in = COM_AD_D[5];
HB3_q[5]_write_enable = CD1_valid_wreq;
HB3_q[5]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[5]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[5]_clear_0 = !WC1L41Q;
HB3_q[5]_clock_enable_1 = CD1_valid_rreq;
HB3_q[5]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[5]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[5] = MEMORY_SEGMENT(HB3_q[5]_data_in, HB3_q[5]_write_enable, HB3_q[5]_clock_0, HB3_q[5]_clock_1, HB3_q[5]_clear_0, , , HB3_q[5]_clock_enable_1, VCC, HB3_q[5]_write_address, HB3_q[5]_read_address);


--VD26L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0 at LC3_16_E4
--operation mode is normal

VD26L1 = ND1L97Q # !ND1L27Q & HB3_q[5];


--VD26L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18 at LC4_16_E4
--operation mode is normal

VD26L2 = (!ND1L27Q & JC3_dffs[5] # !ND1L97Q) & CASCADE(VD26L1);


--VD16L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_12_T4
--operation mode is normal

VD16L1 = ND1L49Q # ND1L68Q & VD85L2 # !ND1L68Q & VD75L2;


--VD16L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28 at LC4_12_T4
--operation mode is normal

VD16L2 = (ND1L68Q & VD06L2 # !ND1L68Q & VD95L2 # !ND1L49Q) & CASCADE(VD16L1);


--HD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~836 at LC6_14_T4
--operation mode is normal

HD1L62 = VD08L2 & (ND1L79Q # VD97L2) # !VD08L2 & !ND1L79Q & VD97L2;


--JC4_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC3_14_T4
--operation mode is normal

JC4_dffs[9]_lut_out = !ND1L63Q # !XD1L9Q;
JC4_dffs[9] = DFFE(JC4_dffs[9]_lut_out, GLOBAL(FE1_outclock0), XD1L7Q, , XD1L8Q);


--CC1_inst10[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4] at LC5_11_W1
--operation mode is normal

CC1_inst10[4]_lut_out = COM_AD_D[4];
CC1_inst10[4] = DFFE(CC1_inst10[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inb[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[7] at LC9_16_R1
--operation mode is normal

WB1_inb[7]_lut_out = WB1_ina[7];
WB1_inb[7] = DFFE(WB1_inb[7]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[6] at LC6_6_R1
--operation mode is normal

WB1_inc[6]_lut_out = WB1_inb[6];
WB1_inc[6] = DFFE(WB1_inc[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[5] at LC10_4_R1
--operation mode is normal

WB1_ina[5]_lut_out = XB1L15Q;
WB1_ina[5] = DFFE(WB1_ina[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[5] at LC9_1_R1
--operation mode is normal

WB1_ind[5]_lut_out = WB1_inc[5];
WB1_ind[5] = DFFE(WB1_ind[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L46Q is slaveregister:slaveregister_inst|com_thr_del[5]~reg0 at LC9_9_D1
--operation mode is normal

Y1L46Q_lut_out = LE1_MASTERHWDATA[5];
Y1L46Q = DFFE(Y1L46Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--PB1L52Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[4]~reg at LC7_8_D1
--operation mode is normal

PB1L52Q_lut_out = Y1L36Q;
PB1L52Q = DFFE(PB1L52Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--WB1_dudt[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[4] at LC4_12_R1
--operation mode is normal

WB1_dudt[4]_lut_out = SC1L51Q & SC1L91Q & PB1L42Q # !SC1L51Q & (PB1L52Q # SC1L91Q & PB1L42Q);
WB1_dudt[4] = DFFE(WB1_dudt[4]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--ZB1_srg[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1] at LC2_10_A4
--operation mode is normal

ZB1_srg[1]_lut_out = ZB1L52 # JC1_dffs[1] & ZB1L24Q;
ZB1_srg[1] = DFFE(ZB1_srg[1]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~722 at LC10_9_A4
--operation mode is normal

ZB1L42 = ZB1L14Q & ZB1_srg[1] & ZB1L34Q # !ZB1L14Q & (ZB1_srg[2] # ZB1_srg[1] & ZB1L34Q);


--Y1L203Q is slaveregister:slaveregister_inst|dom_id[5]~reg0 at LC8_5_C2
--operation mode is normal

Y1L203Q_lut_out = LE1_MASTERHWDATA[5];
Y1L203Q = DFFE(Y1L203Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC10_4_C2
--operation mode is normal

JC3_dffs[6]_lut_out = JC3_dffs[7] & (Y1L303Q # !ND1_ID_LOAD) # !JC3_dffs[7] & ND1_ID_LOAD & Y1L303Q;
JC3_dffs[6] = DFFE(JC3_dffs[6]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_SRG[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4] at LC9_11_T4
--operation mode is normal

UC2_SRG[4]_lut_out = ND1_STF # HD1_crc32_en & UC2_i7 # !HD1_crc32_en & UC2_SRG[4];
UC2_SRG[4] = DFFE(UC2_SRG[4]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_i8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8 at LC7_11_T4
--operation mode is normal

UC2_i8 = UC2_SRG[31] $ UC2_SRG[4];


--UC2_SRG[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28] at LC6_3_T4
--operation mode is normal

UC2_SRG[28]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[27] # !HD1_crc32_en & UC2_SRG[28];
UC2_SRG[28] = DFFE(UC2_SRG[28]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--HD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~837 at LC6_13_T4
--operation mode is normal

HD1L72 = HD1L75Q & (ND1L79Q & VD17L2 # !ND1L79Q & VD07L2);


--HD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~91 at LC1_13_T4
--operation mode is normal

HD1L21 = !HD1L65Q & HD1_srg[6];


--HD1_srg[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5] at LC8_13_T4
--operation mode is normal

HD1_srg[5]_lut_out = HD1L31 # HD1L82 # HD1_srg[4] & HD1L85Q;
HD1_srg[5] = DFFE(HD1_srg[5]_lut_out, GLOBAL(FE1_outclock0), , , HD1L55);


--UC2_SRG[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20] at LC2_5_T4
--operation mode is normal

UC2_SRG[20]_lut_out = ND1_STF # HD1_crc32_en & UC2_SRG[19] # !HD1_crc32_en & UC2_SRG[20];
UC2_SRG[20] = DFFE(UC2_SRG[20]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--UC2_SRG[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12] at LC10_11_T4
--operation mode is normal

UC2_SRG[12]_lut_out = ND1_STF # HD1_crc32_en & UC2_i13 # !HD1_crc32_en & UC2_SRG[12];
UC2_SRG[12] = DFFE(UC2_SRG[12]_lut_out, GLOBAL(FE1_outclock0), , , !KB1_CLR_BUF);


--JC2_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC5_15_T3
--operation mode is normal

JC2_dffs[6]_lut_out = NB1L32Q & JB33_sload_path[6] # !NB1L32Q & JC2_dffs[7];
JC2_dffs[6] = DFFE(JC2_dffs[6]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC7_12_T3
--operation mode is normal

JC5_dffs[6]_lut_out = JB33_sload_path[6] & (WC1L9Q # JC5_dffs[7]) # !JB33_sload_path[6] & !WC1L9Q & JC5_dffs[7];
JC5_dffs[6] = DFFE(JC5_dffs[6]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--UC2_i12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12 at LC9_5_T4
--operation mode is normal

UC2_i12 = UC2_SRG[31] $ UC2_SRG[10];


--VD94L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_11_T4
--operation mode is normal

VD94L1 = ND1L97Q # ND1L27Q & UC2_SRG[12] # !ND1L27Q & UC2_SRG[4];


--VD94L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_11_T4
--operation mode is normal

VD94L2 = (ND1L27Q & UC2_SRG[28] # !ND1L27Q & UC2_SRG[20] # !ND1L97Q) & CASCADE(VD94L1);


--VD84L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_14_T3
--operation mode is normal

VD84L1 = ND1L97Q # ND1L27Q & ME1_portadataout[12] # !ND1L27Q & ME1_portadataout[4];


--VD84L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_14_T3
--operation mode is normal

VD84L2 = (ND1L27Q & ME1_portadataout[28] # !ND1L27Q & ME1_portadataout[20] # !ND1L97Q) & CASCADE(VD84L1);


--VD15L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3 at LC8_14_T3
--operation mode is normal

VD15L1 = ND1L27Q # ND1L97Q;


--VD15L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28 at LC9_14_T3
--operation mode is normal

VD15L2 = (ND1L27Q & JC2_dffs[4] # !ND1L27Q & JC5_dffs[4] # !ND1L97Q) & CASCADE(VD15L1);


--VD05L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0 at LC7_13_T3
--operation mode is normal

VD05L1 = ND1L97Q # !ND1L27Q & KB1_SND_TC_DAT;


--VD05L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18 at LC8_13_T3
--operation mode is normal

VD05L2 = (JB31_pre_out[4] & !ND1L27Q # !ND1L97Q) & CASCADE(VD05L1);


--HB3_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC6_1_E1
HB3_q[6]_data_in = COM_AD_D[6];
HB3_q[6]_write_enable = CD1_valid_wreq;
HB3_q[6]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[6]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[6]_clear_0 = !WC1L41Q;
HB3_q[6]_clock_enable_1 = CD1_valid_rreq;
HB3_q[6]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[6]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[6] = MEMORY_SEGMENT(HB3_q[6]_data_in, HB3_q[6]_write_enable, HB3_q[6]_clock_0, HB3_q[6]_clock_1, HB3_q[6]_clear_0, , , HB3_q[6]_clock_enable_1, VCC, HB3_q[6]_write_address, HB3_q[6]_read_address);


--VD17L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0 at LC7_4_C2
--operation mode is normal

VD17L1 = ND1L97Q # !ND1L27Q & HB3_q[6];


--VD17L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18 at LC8_4_C2
--operation mode is normal

VD17L2 = (JC3_dffs[6] & !ND1L27Q # !ND1L97Q) & CASCADE(VD17L1);


--VD07L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_12_T4
--operation mode is normal

VD07L1 = ND1L49Q # ND1L68Q & VD76L2 # !ND1L68Q & VD66L2;


--VD07L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28 at LC10_12_T4
--operation mode is normal

VD07L2 = (ND1L68Q & VD96L2 # !ND1L68Q & VD86L2 # !ND1L49Q) & CASCADE(VD07L1);


--CC1_inst10[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3] at LC6_13_W1
--operation mode is normal

CC1_inst10[3]_lut_out = COM_AD_D[3];
CC1_inst10[3] = DFFE(CC1_inst10[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--XB1_adc_pipe[7][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][0] at LC5_10_W1
--operation mode is normal

XB1_adc_pipe[7][0]_lut_out = CC1_inst10[9];
XB1_adc_pipe[7][0] = DFFE(XB1_adc_pipe[7][0]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[7][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][1] at LC6_7_W1
--operation mode is normal

XB1_adc_pipe[7][1]_lut_out = XB1_adc_pipe[7][0];
XB1_adc_pipe[7][1] = DFFE(XB1_adc_pipe[7][1]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[7][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][2] at LC3_6_W1
--operation mode is normal

XB1_adc_pipe[7][2]_lut_out = XB1_adc_pipe[7][1];
XB1_adc_pipe[7][2] = DFFE(XB1_adc_pipe[7][2]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[7][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][3] at LC5_6_W1
--operation mode is normal

XB1_adc_pipe[7][3]_lut_out = XB1_adc_pipe[7][2];
XB1_adc_pipe[7][3] = DFFE(XB1_adc_pipe[7][3]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_inb[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[6] at LC3_6_R1
--operation mode is normal

WB1_inb[6]_lut_out = WB1_ina[6];
WB1_inb[6] = DFFE(WB1_inb[6]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[5] at LC3_1_R1
--operation mode is normal

WB1_inc[5]_lut_out = WB1_inb[5];
WB1_inc[5] = DFFE(WB1_inc[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[4] at LC10_1_R1
--operation mode is normal

WB1_ina[4]_lut_out = XB1L94Q;
WB1_ina[4] = DFFE(WB1_ina[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[4] at LC5_14_R1
--operation mode is normal

WB1_ind[4]_lut_out = WB1_inc[4];
WB1_ind[4] = DFFE(WB1_ind[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L36Q is slaveregister:slaveregister_inst|com_thr_del[4]~reg0 at LC6_13_D1
--operation mode is normal

Y1L36Q_lut_out = LE1_MASTERHWDATA[4];
Y1L36Q = DFFE(Y1L36Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--PB1L42Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[3]~reg at LC5_16_R1
--operation mode is normal

PB1L42Q_lut_out = Y1L26Q;
PB1L42Q = DFFE(PB1L42Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--WB1_dudt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[3] at LC9_12_R1
--operation mode is normal

WB1_dudt[3]_lut_out = SC1L51Q & SC1L91Q & PB1L32Q # !SC1L51Q & (PB1L42Q # SC1L91Q & PB1L32Q);
WB1_dudt[3] = DFFE(WB1_dudt[3]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--K1L98 is coinc:inst_coinc|i987~0 at LC5_9_S2
--operation mode is normal

K1L98 = K1_LCATWD_ATWD_A_down_post_cnt[0] # DB1_ATWDTrigger_sig & !K1_atwd0_trigger_old;


--K1L464 is coinc:inst_coinc|i~2786 at LC8_7_S2
--operation mode is normal

K1L464 = K1_LCATWD_ATWD_A_down_post_cnt[4] # K1_LCATWD_ATWD_A_down_post_cnt[1] # K1_LCATWD_ATWD_A_down_post_cnt[3] # K1_LCATWD_ATWD_A_down_post_cnt[2];


--K1L231 is coinc:inst_coinc|i~271 at LC8_8_S2
--operation mode is normal

K1L231 = K1_LCATWD_ATWD_A_down_post_cnt[5] # K1_i1213 # K1L464 # K1L98;


--K1L564 is coinc:inst_coinc|i~2787 at LC5_5_J2
--operation mode is normal

K1L564 = !K1L68 # !K1L38 # !K1L48 # !K1L58;


--K1L431 is coinc:inst_coinc|i~319 at LC2_14_J2
--operation mode is normal

K1L431 = K1L564 # K1L67 # K1_LCATWD_ATWD_A_down_pre_cnt[1] # !K1L88;


--K1L664 is coinc:inst_coinc|i~2788 at LC9_13_R2
--operation mode is normal

K1L664 = !K1L97 # !K1L08 # !K1L87 # !K1L77;


--K1L331 is coinc:inst_coinc|i~295 at LC8_12_R2
--operation mode is normal

K1L331 = K1L57 # K1L664 # K1_LCATWD_ATWD_A_up_pre_cnt[1] # !K1L28;


--K1L801 is coinc:inst_coinc|i1062~0 at LC3_6_N2
--operation mode is normal

K1L801 = K1_LCATWD_ATWD_B_down_post_cnt[0] # !K1_atwd1_trigger_old & DB2_ATWDTrigger_sig;


--K1L764 is coinc:inst_coinc|i~2789 at LC9_4_N2
--operation mode is normal

K1L764 = K1_LCATWD_ATWD_B_down_post_cnt[4] # K1_LCATWD_ATWD_B_down_post_cnt[1] # K1_LCATWD_ATWD_B_down_post_cnt[2] # K1_LCATWD_ATWD_B_down_post_cnt[3];


--K1L921 is coinc:inst_coinc|i~199 at LC1_5_N2
--operation mode is normal

K1L921 = K1_LCATWD_ATWD_B_down_post_cnt[5] # K1_i1217 # K1L764 # K1L801;


--K1L864 is coinc:inst_coinc|i~2790 at LC8_4_J2
--operation mode is normal

K1L864 = !K1L201 # !K1L501 # !K1L401 # !K1L301;


--K1L131 is coinc:inst_coinc|i~247 at LC9_4_J2
--operation mode is normal

K1L131 = K1_LCATWD_ATWD_B_down_pre_cnt[1] # K1L67 # K1L864 # !K1L701;


--K1L964 is coinc:inst_coinc|i~2791 at LC2_8_R2
--operation mode is normal

K1L964 = !K1L69 # !K1L99 # !K1L89 # !K1L79;


--K1L031 is coinc:inst_coinc|i~223 at LC7_9_R2
--operation mode is normal

K1L031 = K1_LCATWD_ATWD_B_up_pre_cnt[1] # K1L964 # K1L57 # !K1L101;


--ZB1_srg[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0] at LC1_10_A4
--operation mode is normal

ZB1_srg[0]_lut_out = ZB1_srg[0] & (JC1_dffs[0] & ZB1L24Q # !ZB1L14Q) # !ZB1_srg[0] & JC1_dffs[0] & ZB1L24Q;
ZB1_srg[0] = DFFE(ZB1_srg[0]_lut_out, GLOBAL(FE1_outclock0), , , ZB1L04);


--ZB1L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~723 at LC1_9_A4
--operation mode is normal

ZB1L52 = ZB1L14Q & ZB1_srg[0] & ZB1L34Q # !ZB1L14Q & (ZB1_srg[1] # ZB1_srg[0] & ZB1L34Q);


--Y1L303Q is slaveregister:slaveregister_inst|dom_id[6]~reg0 at LC9_6_C2
--operation mode is normal

Y1L303Q_lut_out = LE1_MASTERHWDATA[6];
Y1L303Q = DFFE(Y1L303Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC7_9_C2
--operation mode is normal

JC3_dffs[7]_lut_out = ND1_ID_LOAD & Y1L403Q # !ND1_ID_LOAD & JC3_dffs[8];
JC3_dffs[7] = DFFE(JC3_dffs[7]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--UC2_i7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7 at LC3_11_T4
--operation mode is normal

UC2_i7 = UC2_SRG[31] $ UC2_SRG[3];


--HB3_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC10_1_E1
HB3_q[7]_data_in = COM_AD_D[7];
HB3_q[7]_write_enable = CD1_valid_wreq;
HB3_q[7]_clock_0 = GLOBAL(FE1_outclock0);
HB3_q[7]_clock_1 = GLOBAL(FE1_outclock0);
HB3_q[7]_clear_0 = !WC1L41Q;
HB3_q[7]_clock_enable_1 = CD1_valid_rreq;
HB3_q[7]_write_address = WR_ADDR(JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[5], JB11_sload_path[5]);
HB3_q[7]_read_address = RD_ADDR(HB3L231, JB01_sload_path[0], JB01_sload_path[1], JB01_sload_path[2], JB01_sload_path[3], JB01_sload_path[4], JB01_sload_path[4]);
HB3_q[7] = MEMORY_SEGMENT(HB3_q[7]_data_in, HB3_q[7]_write_enable, HB3_q[7]_clock_0, HB3_q[7]_clock_1, HB3_q[7]_clear_0, , , HB3_q[7]_clock_enable_1, VCC, HB3_q[7]_write_address, HB3_q[7]_read_address);


--VD08L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_14_C2
--operation mode is normal

VD08L1 = ND1L97Q # !ND1L27Q & HB3_q[7];


--VD08L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18 at LC7_14_C2
--operation mode is normal

VD08L2 = (!ND1L27Q & JC3_dffs[7] # !ND1L97Q) & CASCADE(VD08L1);


--VD97L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0 at LC7_14_T4
--operation mode is normal

VD97L1 = ND1L49Q # ND1L68Q & VD67L2 # !ND1L68Q & VD57L3;


--VD97L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28 at LC8_14_T4
--operation mode is normal

VD97L2 = (ND1L68Q & VD87L1 # !ND1L68Q & VD77L2 # !ND1L49Q) & CASCADE(VD97L1);


--HD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~839 at LC3_13_T4
--operation mode is normal

HD1L82 = HD1L75Q & (ND1L79Q & VD26L2 # !ND1L79Q & VD16L2);


--HD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~95 at LC4_13_T4
--operation mode is normal

HD1L31 = !HD1L65Q & HD1_srg[5];


--HD1_srg[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4] at LC9_7_T4
--operation mode is normal

HD1_srg[4]_lut_out = HD1L41 # HD1L92 # HD1L85Q & HD1_srg[3];
HD1_srg[4] = DFFE(HD1_srg[4]_lut_out, GLOBAL(FE1_outclock0), , , HD1L55);


--UC2_i13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13 at LC8_11_T4
--operation mode is normal

UC2_i13 = UC2_SRG[31] $ UC2_SRG[11];


--JC2_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC9_16_T3
--operation mode is normal

JC2_dffs[7]_lut_out = NB1L32Q & JB33_sload_path[7] # !NB1L32Q & JC2_dffs[8];
JC2_dffs[7] = DFFE(JC2_dffs[7]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_12_T3
--operation mode is normal

JC5_dffs[7]_lut_out = JB33_sload_path[7] & (WC1L9Q # JC5_dffs[8]) # !JB33_sload_path[7] & !WC1L9Q & JC5_dffs[8];
JC5_dffs[7] = DFFE(JC5_dffs[7]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD85L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0 at LC7_1_T4
--operation mode is normal

VD85L1 = ND1L97Q # ND1L27Q & UC2_SRG[13] # !ND1L27Q & UC2_SRG[5];


--VD85L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26 at LC8_1_T4
--operation mode is normal

VD85L2 = (ND1L27Q & UC2_SRG[29] # !ND1L27Q & UC2_SRG[21] # !ND1L97Q) & CASCADE(VD85L1);


--VD75L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0 at LC9_4_T3
--operation mode is normal

VD75L1 = ND1L97Q # ND1L27Q & ME1_portadataout[13] # !ND1L27Q & ME1_portadataout[5];


--VD75L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26 at LC10_4_T3
--operation mode is normal

VD75L2 = (ND1L27Q & ME1_portadataout[29] # !ND1L27Q & ME1_portadataout[21] # !ND1L97Q) & CASCADE(VD75L1);


--VD06L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0 at LC5_16_T3
--operation mode is normal

VD06L1 = ND1L97Q # !ND1L27Q;


--VD06L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28 at LC6_16_T3
--operation mode is normal

VD06L2 = (ND1L27Q & JC2_dffs[5] # !ND1L27Q & JC5_dffs[5] # !ND1L97Q) & CASCADE(VD06L1);


--VD95L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0 at LC7_12_T4
--operation mode is normal

VD95L1 = ND1L97Q # ND1L27Q & QD1L8Q # !ND1L27Q & KB1_SND_TC_DAT;


--VD95L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18 at LC8_12_T4
--operation mode is normal

VD95L2 = (!ND1L27Q & JB31_pre_out[5] # !ND1L97Q) & CASCADE(VD95L1);


--CC1_inst10[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2] at LC9_11_W1
--operation mode is normal

CC1_inst10[2]_lut_out = COM_AD_D[2];
CC1_inst10[2] = DFFE(CC1_inst10[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--XB1_adc_pipe[6][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][0] at LC5_14_W1
--operation mode is normal

XB1_adc_pipe[6][0]_lut_out = CC1_inst10[8];
XB1_adc_pipe[6][0] = DFFE(XB1_adc_pipe[6][0]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[6][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][1] at LC1_3_W1
--operation mode is normal

XB1_adc_pipe[6][1]_lut_out = XB1_adc_pipe[6][0];
XB1_adc_pipe[6][1] = DFFE(XB1_adc_pipe[6][1]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[6][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][2] at LC10_6_W1
--operation mode is normal

XB1_adc_pipe[6][2]_lut_out = XB1_adc_pipe[6][1];
XB1_adc_pipe[6][2] = DFFE(XB1_adc_pipe[6][2]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[6][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][3] at LC9_6_W1
--operation mode is normal

XB1_adc_pipe[6][3]_lut_out = XB1_adc_pipe[6][2];
XB1_adc_pipe[6][3] = DFFE(XB1_adc_pipe[6][3]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_inb[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[5] at LC5_1_R1
--operation mode is normal

WB1_inb[5]_lut_out = WB1_ina[5];
WB1_inb[5] = DFFE(WB1_inb[5]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[4] at LC5_15_R1
--operation mode is normal

WB1_inc[4]_lut_out = WB1_inb[4];
WB1_inc[4] = DFFE(WB1_inc[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[3] at LC7_1_R1
--operation mode is normal

WB1_ina[3]_lut_out = XB1L74Q;
WB1_ina[3] = DFFE(WB1_ina[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[3] at LC4_7_R1
--operation mode is normal

WB1_ind[3]_lut_out = WB1_inc[3];
WB1_ind[3] = DFFE(WB1_ind[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L26Q is slaveregister:slaveregister_inst|com_thr_del[3]~reg0 at LC7_13_D1
--operation mode is normal

Y1L26Q_lut_out = LE1_MASTERHWDATA[3];
Y1L26Q = DFFE(Y1L26Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--PB1L32Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[2]~reg at LC8_7_R1
--operation mode is normal

PB1L32Q_lut_out = Y1L16Q;
PB1L32Q = DFFE(PB1L32Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--WB1_dudt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[2] at LC5_12_R1
--operation mode is normal

WB1_dudt[2]_lut_out = SC1L51Q & PB1L22Q & SC1L91Q # !SC1L51Q & (PB1L32Q # PB1L22Q & SC1L91Q);
WB1_dudt[2] = DFFE(WB1_dudt[2]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--Y1L403Q is slaveregister:slaveregister_inst|dom_id[7]~reg0 at LC9_8_C2
--operation mode is normal

Y1L403Q_lut_out = LE1_MASTERHWDATA[7];
Y1L403Q = DFFE(Y1L403Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC10_9_C2
--operation mode is normal

JC3_dffs[8]_lut_out = JC3_dffs[9] & (Y1L503Q # !ND1_ID_LOAD) # !JC3_dffs[9] & ND1_ID_LOAD & Y1L503Q;
JC3_dffs[8] = DFFE(JC3_dffs[8]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--HD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841 at LC4_8_T4
--operation mode is normal

HD1L92 = HD1L75Q & (ND1L79Q & VD35L2 # !ND1L79Q & VD25L2);


--HD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~99 at LC6_7_T4
--operation mode is normal

HD1L41 = !HD1L65Q & HD1_srg[4];


--HD1_srg[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3] at LC4_7_T4
--operation mode is normal

HD1_srg[3]_lut_out = HD1L51 # HD1L03 # HD1L85Q & HD1_srg[2];
HD1_srg[3] = DFFE(HD1_srg[3]_lut_out, GLOBAL(FE1_outclock0), , , HD1L55);


--JC2_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC6_15_T3
--operation mode is normal

JC2_dffs[8]_lut_out = NB1L32Q & JB33_sload_path[8] # !NB1L32Q & JC2_dffs[9];
JC2_dffs[8] = DFFE(JC2_dffs[8]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC9_12_T3
--operation mode is normal

JC5_dffs[8]_lut_out = JB33_sload_path[8] & (WC1L9Q # JC5_dffs[9]) # !JB33_sload_path[8] & !WC1L9Q & JC5_dffs[9];
JC5_dffs[8] = DFFE(JC5_dffs[8]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--VD76L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0 at LC2_1_T4
--operation mode is normal

VD76L1 = ND1L97Q # ND1L27Q & UC2_SRG[14] # !ND1L27Q & UC2_SRG[6];


--VD76L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26 at LC3_1_T4
--operation mode is normal

VD76L2 = (ND1L27Q & UC2_SRG[30] # !ND1L27Q & UC2_SRG[22] # !ND1L97Q) & CASCADE(VD76L1);


--VD66L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_16_A4
--operation mode is normal

VD66L1 = ND1L97Q # ND1L27Q & ME1_portadataout[14] # !ND1L27Q & ME1_portadataout[6];


--VD66L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_16_A4
--operation mode is normal

VD66L2 = (ND1L27Q & ME1_portadataout[30] # !ND1L27Q & ME1_portadataout[22] # !ND1L97Q) & CASCADE(VD66L1);


--VD96L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0 at LC2_13_T3
--operation mode is normal

VD96L1 = ND1L97Q # !ND1L27Q;


--VD96L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28 at LC3_13_T3
--operation mode is normal

VD96L2 = (ND1L27Q & JC2_dffs[6] # !ND1L27Q & JC5_dffs[6] # !ND1L97Q) & CASCADE(VD96L1);


--VD86L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0 at LC5_12_T4
--operation mode is normal

VD86L1 = ND1L97Q # ND1L27Q & QD1L8Q # !ND1L27Q & KB1_SND_TC_DAT;


--WB1L15Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~reg at LC10_1_A4
--operation mode is normal

WB1L15Q_lut_out = WB1L352;
WB1L15Q = DFFE(WB1L15Q_lut_out, GLOBAL(FE1_outclock0), , , WB1L05);


--VD86L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~28 at LC6_12_T4
--operation mode is normal

VD86L2 = (ND1L27Q & WB1L15Q # !ND1L27Q & JB31_pre_out[6] # !ND1L97Q) & CASCADE(VD86L1);


--CC1_inst10[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1] at LC6_11_W1
--operation mode is normal

CC1_inst10[1]_lut_out = COM_AD_D[1];
CC1_inst10[1] = DFFE(CC1_inst10[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--XB1_adc_pipe[5][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][0] at LC8_13_W1
--operation mode is normal

XB1_adc_pipe[5][0]_lut_out = CC1_inst10[7];
XB1_adc_pipe[5][0] = DFFE(XB1_adc_pipe[5][0]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[5][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][1] at LC3_7_W1
--operation mode is normal

XB1_adc_pipe[5][1]_lut_out = XB1_adc_pipe[5][0];
XB1_adc_pipe[5][1] = DFFE(XB1_adc_pipe[5][1]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[5][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][2] at LC3_8_W1
--operation mode is normal

XB1_adc_pipe[5][2]_lut_out = XB1_adc_pipe[5][1];
XB1_adc_pipe[5][2] = DFFE(XB1_adc_pipe[5][2]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[5][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][3] at LC5_7_W1
--operation mode is normal

XB1_adc_pipe[5][3]_lut_out = XB1_adc_pipe[5][2];
XB1_adc_pipe[5][3] = DFFE(XB1_adc_pipe[5][3]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_inb[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[4] at LC10_14_R1
--operation mode is normal

WB1_inb[4]_lut_out = WB1_ina[4];
WB1_inb[4] = DFFE(WB1_inb[4]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[3] at LC5_7_R1
--operation mode is normal

WB1_inc[3]_lut_out = WB1_inb[3];
WB1_inc[3] = DFFE(WB1_inc[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[2] at LC4_6_R1
--operation mode is normal

WB1_ina[2]_lut_out = XB1L54Q;
WB1_ina[2] = DFFE(WB1_ina[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[2] at LC10_8_R1
--operation mode is normal

WB1_ind[2]_lut_out = WB1_inc[2];
WB1_ind[2] = DFFE(WB1_ind[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L16Q is slaveregister:slaveregister_inst|com_thr_del[2]~reg0 at LC9_12_D1
--operation mode is normal

Y1L16Q_lut_out = LE1_MASTERHWDATA[2];
Y1L16Q = DFFE(Y1L16Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--PB1L22Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[1]~reg at LC3_16_R1
--operation mode is normal

PB1L22Q_lut_out = Y1L06Q;
PB1L22Q = DFFE(PB1L22Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--WB1_dudt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[1] at LC6_12_R1
--operation mode is normal

WB1_dudt[1]_lut_out = SC1L51Q & SC1L91Q & PB1L12Q # !SC1L51Q & (PB1L22Q # SC1L91Q & PB1L12Q);
WB1_dudt[1] = DFFE(WB1_dudt[1]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--Y1L503Q is slaveregister:slaveregister_inst|dom_id[8]~reg0 at LC4_10_C2
--operation mode is normal

Y1L503Q_lut_out = LE1_MASTERHWDATA[8];
Y1L503Q = DFFE(Y1L503Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC1_9_C2
--operation mode is normal

JC3_dffs[9]_lut_out = ND1_ID_LOAD & Y1L603Q # !ND1_ID_LOAD & JC3_dffs[10];
JC3_dffs[9] = DFFE(JC3_dffs[9]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--VD67L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0 at LC1_15_T4
--operation mode is normal

VD67L1 = ND1L97Q # ND1L27Q & UC2_SRG[15] # !ND1L27Q & UC2_SRG[7];


--VD67L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26 at LC2_15_T4
--operation mode is normal

VD67L2 = (ND1L27Q & UC2_SRG[31] # !ND1L27Q & UC2_SRG[23] # !ND1L97Q) & CASCADE(VD67L1);


--ND1L45Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg at LC4_2_Y4
--operation mode is normal

ND1L45Q_lut_out = ND1_BYT2 & (!ND1L26Q # !ND1_DATA_BODY) # !ND1_BYT2 & ND1L45Q & (!ND1L26Q # !ND1_DATA_BODY);
ND1L45Q = DFFE(ND1L45Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--VD57L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133 at LC6_3_Y4
--operation mode is normal

VD57L2 = A_nB & (ME1_portadataout[15] # !ND1L45Q) # !A_nB & ND1L45Q & ME1_portadataout[15];


--VD57L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0 at LC7_2_Y4
--operation mode is normal

VD57L1 = ND1L97Q # ND1L27Q & VD57L2 # !ND1L27Q & ME1_portadataout[7];


--VD57L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26 at LC8_2_Y4
--operation mode is normal

VD57L3 = (ND1L27Q & ME1_portadataout[31] # !ND1L27Q & ME1_portadataout[23] # !ND1L97Q) & CASCADE(VD57L1);


--VD87L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27 at LC8_16_T3
--operation mode is normal

VD87L1 = ND1L27Q & JC2_dffs[7] # !ND1L27Q & JC5_dffs[7] # !ND1L97Q;


--VD77L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4 at LC2_1_A4
--operation mode is normal

VD77L1 = ND1L97Q # A_nB & ND1L27Q;


--WB1L25Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_up_rq~reg at LC5_1_A4
--operation mode is normal

WB1L25Q_lut_out = WB1L432;
WB1L25Q = DFFE(WB1L25Q_lut_out, GLOBAL(FE1_outclock0), , , WB1L05);


--VD77L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~28 at LC3_1_A4
--operation mode is normal

VD77L2 = (ND1L27Q & WB1L25Q # !ND1L27Q & JB31_pre_out[7] # !ND1L97Q) & CASCADE(VD77L1);


--HD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~843 at LC2_8_T4
--operation mode is normal

HD1L03 = HD1L75Q & (ND1L79Q & VD44L2 # !ND1L79Q & VD34L2);


--HD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~103 at LC7_7_T4
--operation mode is normal

HD1L51 = HD1_srg[3] & !HD1L65Q;


--HD1_srg[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2] at LC9_10_T4
--operation mode is normal

HD1_srg[2]_lut_out = HD1L13 # HD1L75Q & HD1L91;
HD1_srg[2] = DFFE(HD1_srg[2]_lut_out, GLOBAL(FE1_outclock0), , , HD1L55);


--JC2_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC4_16_T3
--operation mode is normal

JC2_dffs[9]_lut_out = NB1L32Q & JB33_sload_path[9] # !NB1L32Q & JC2_dffs[10];
JC2_dffs[9] = DFFE(JC2_dffs[9]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC10_12_T3
--operation mode is normal

JC5_dffs[9]_lut_out = JB33_sload_path[9] & (WC1L9Q # JC5_dffs[10]) # !JB33_sload_path[9] & !WC1L9Q & JC5_dffs[10];
JC5_dffs[9] = DFFE(JC5_dffs[9]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--TB1_dom_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd at LC9_1_A4
--operation mode is normal

TB1_dom_rcvd_lut_out = JC1_dffs[7];
TB1_dom_rcvd = DFFE(TB1_dom_rcvd_lut_out, GLOBAL(FE1_outclock0), !EC1L92Q, , TB1L8);


--WB1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~1 at LC7_1_A4
--operation mode is normal

WB1L05 = VB1_PTYPE_SEQ0 & EC1L01Q & (TB1_dom_rcvd $ !A_nB);


--CC1_inst10[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0] at LC4_13_W1
--operation mode is normal

CC1_inst10[0]_lut_out = COM_AD_D[0];
CC1_inst10[0] = DFFE(CC1_inst10[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--XB1_adc_pipe[4][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][0] at LC10_2_W1
--operation mode is normal

XB1_adc_pipe[4][0]_lut_out = CC1_inst10[6];
XB1_adc_pipe[4][0] = DFFE(XB1_adc_pipe[4][0]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[4][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][1] at LC5_2_W1
--operation mode is normal

XB1_adc_pipe[4][1]_lut_out = XB1_adc_pipe[4][0];
XB1_adc_pipe[4][1] = DFFE(XB1_adc_pipe[4][1]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[4][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][2] at LC7_2_W1
--operation mode is normal

XB1_adc_pipe[4][2]_lut_out = XB1_adc_pipe[4][1];
XB1_adc_pipe[4][2] = DFFE(XB1_adc_pipe[4][2]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[4][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][3] at LC4_6_W1
--operation mode is normal

XB1_adc_pipe[4][3]_lut_out = XB1_adc_pipe[4][2];
XB1_adc_pipe[4][3] = DFFE(XB1_adc_pipe[4][3]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_inb[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[3] at LC7_7_R1
--operation mode is normal

WB1_inb[3]_lut_out = WB1_ina[3];
WB1_inb[3] = DFFE(WB1_inb[3]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[2] at LC1_7_R1
--operation mode is normal

WB1_inc[2]_lut_out = WB1_inb[2];
WB1_inc[2] = DFFE(WB1_inc[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[1] at LC9_6_R1
--operation mode is normal

WB1_ina[1]_lut_out = XB1L34Q;
WB1_ina[1] = DFFE(WB1_ina[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[1] at LC2_7_R1
--operation mode is normal

WB1_ind[1]_lut_out = WB1_inc[1];
WB1_ind[1] = DFFE(WB1_ind[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L06Q is slaveregister:slaveregister_inst|com_thr_del[1]~reg0 at LC10_12_D1
--operation mode is normal

Y1L06Q_lut_out = LE1_MASTERHWDATA[1];
Y1L06Q = DFFE(Y1L06Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--PB1L12Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|com_thr[0]~reg at LC3_12_R1
--operation mode is normal

PB1L12Q_lut_out = Y1L95Q;
PB1L12Q = DFFE(PB1L12Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L68Q);


--WB1_dudt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[0] at LC7_12_R1
--operation mode is normal

WB1_dudt[0]_lut_out = !SC1L51Q & PB1L12Q;
WB1_dudt[0] = DFFE(WB1_dudt[0]_lut_out, GLOBAL(FE1_outclock0), , , !SC1L8Q);


--Y1L603Q is slaveregister:slaveregister_inst|dom_id[9]~reg0 at LC9_10_C2
--operation mode is normal

Y1L603Q_lut_out = LE1_MASTERHWDATA[9];
Y1L603Q = DFFE(Y1L603Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC5_9_C2
--operation mode is normal

JC3_dffs[10]_lut_out = ND1_ID_LOAD & Y1L703Q # !ND1_ID_LOAD & JC3_dffs[11];
JC3_dffs[10] = DFFE(JC3_dffs[10]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--ND1_DATA_BODY is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY at LC3_1_Y4
--operation mode is normal

ND1_DATA_BODY_lut_out = ND1_DATA_BODY & (!ND1L45Q & ND1_BYT2 # !ND1L26Q) # !ND1_DATA_BODY & !ND1L45Q & ND1_BYT2;
ND1_DATA_BODY = DFFE(ND1_DATA_BODY_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , );


--HD1_srg[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1] at LC8_7_T4
--operation mode is normal

HD1_srg[1]_lut_out = HD1L61 # HD1L23 # HD1L85Q & HD1_srg[0];
HD1_srg[1] = DFFE(HD1_srg[1]_lut_out, GLOBAL(FE1_outclock0), , , HD1L55);


--HD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845 at LC5_7_T4
--operation mode is normal

HD1L13 = HD1_srg[2] & (HD1L85Q & HD1_srg[1] # !HD1L65Q) # !HD1_srg[2] & HD1L85Q & HD1_srg[1];


--JC2_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC10_15_T3
--operation mode is normal

JC2_dffs[10]_lut_out = NB1L32Q & JB33_sload_path[10] # !NB1L32Q & JC2_dffs[11];
JC2_dffs[10] = DFFE(JC2_dffs[10]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC3_12_T3
--operation mode is normal

JC5_dffs[10]_lut_out = JB33_sload_path[10] & (WC1L9Q # JC5_dffs[11]) # !JB33_sload_path[10] & !WC1L9Q & JC5_dffs[11];
JC5_dffs[10] = DFFE(JC5_dffs[10]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--PB1L01Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[9]~reg at LC3_13_D1
--operation mode is normal

PB1L01Q_lut_out = !Y1L12Q;
PB1L01Q = DFFE(PB1L01Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--WB1_adcmax[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[9] at LC9_4_R1
--operation mode is normal

WB1_adcmax[9]_lut_out = WB1_ina[9];
WB1_adcmax[9] = DFFE(WB1_adcmax[9]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--XB1_adc_pipe[3][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][0] at LC8_2_W1
--operation mode is normal

XB1_adc_pipe[3][0]_lut_out = CC1_inst10[5];
XB1_adc_pipe[3][0] = DFFE(XB1_adc_pipe[3][0]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[3][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][1] at LC3_2_W1
--operation mode is normal

XB1_adc_pipe[3][1]_lut_out = XB1_adc_pipe[3][0];
XB1_adc_pipe[3][1] = DFFE(XB1_adc_pipe[3][1]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[3][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][2] at LC4_2_W1
--operation mode is normal

XB1_adc_pipe[3][2]_lut_out = XB1_adc_pipe[3][1];
XB1_adc_pipe[3][2] = DFFE(XB1_adc_pipe[3][2]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[3][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][3] at LC6_6_W1
--operation mode is normal

XB1_adc_pipe[3][3]_lut_out = XB1_adc_pipe[3][2];
XB1_adc_pipe[3][3] = DFFE(XB1_adc_pipe[3][3]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_inb[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[2] at LC1_6_R1
--operation mode is normal

WB1_inb[2]_lut_out = WB1_ina[2];
WB1_inb[2] = DFFE(WB1_inb[2]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[1] at LC3_7_R1
--operation mode is normal

WB1_inc[1]_lut_out = WB1_inb[1];
WB1_inc[1] = DFFE(WB1_inc[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ina[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[0] at LC3_4_R1
--operation mode is normal

WB1_ina[0]_lut_out = XB1L14Q;
WB1_ina[0] = DFFE(WB1_ina[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_ind[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[0] at LC3_14_R1
--operation mode is normal

WB1_ind[0]_lut_out = WB1_inc[0];
WB1_ind[0] = DFFE(WB1_ind[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L95Q is slaveregister:slaveregister_inst|com_thr_del[0]~reg0 at LC5_13_D1
--operation mode is normal

Y1L95Q_lut_out = LE1_MASTERHWDATA[0];
Y1L95Q = DFFE(Y1L95Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L86);


--WB1L441 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~7 at LC1_8_R1
--operation mode is normal

WB1L441 = WB1L011 # WB1L211;


--Y1L703Q is slaveregister:slaveregister_inst|dom_id[10]~reg0 at LC7_10_C2
--operation mode is normal

Y1L703Q_lut_out = LE1_MASTERHWDATA[10];
Y1L703Q = DFFE(Y1L703Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC10_8_C2
--operation mode is normal

JC3_dffs[11]_lut_out = ND1_ID_LOAD & Y1L803Q # !ND1_ID_LOAD & JC3_dffs[12];
JC3_dffs[11] = DFFE(JC3_dffs[11]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--PB1L02Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[9]~reg at LC3_1_D1
--operation mode is normal

PB1L02Q_lut_out = !Y1L01Q;
PB1L02Q = DFFE(PB1L02Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--HD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847 at LC5_8_T4
--operation mode is normal

HD1L23 = HD1L75Q & (ND1L79Q & VD62L2 # !ND1L79Q & VD52L2);


--HD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~111 at LC3_7_T4
--operation mode is normal

HD1L61 = !HD1L65Q & HD1_srg[1];


--HD1_srg[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0] at LC7_8_T4
--operation mode is normal

HD1_srg[0]_lut_out = HD1L65Q & HD1L75Q & HD1L71 # !HD1L65Q & (HD1_srg[0] # HD1L75Q & HD1L71);
HD1_srg[0] = DFFE(HD1_srg[0]_lut_out, GLOBAL(FE1_outclock0), , , HD1L55);


--JC2_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC9_12_D3
--operation mode is normal

JC2_dffs[11]_lut_out = JB33_sload_path[11] & (NB1L32Q # JC2_dffs[12]) # !JB33_sload_path[11] & !NB1L32Q & JC2_dffs[12];
JC2_dffs[11] = DFFE(JC2_dffs[11]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC5_15_D3
--operation mode is normal

JC5_dffs[11]_lut_out = WC1L9Q & JB33_sload_path[11] # !WC1L9Q & JC5_dffs[12];
JC5_dffs[11] = DFFE(JC5_dffs[11]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L12Q is slaveregister:slaveregister_inst|com_clev[25]~reg0 at LC3_14_D1
--operation mode is normal

Y1L12Q_lut_out = LE1_MASTERHWDATA[25];
Y1L12Q = DFFE(Y1L12Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--Y1L22Q is slaveregister:slaveregister_inst|com_clev_wr~reg0 at LC6_1_I2
--operation mode is normal

Y1L22Q_lut_out = Y1L021 & !B1L53Q & B1L04Q & Y1L644;
Y1L22Q = DFFE(Y1L22Q_lut_out, GLOBAL(FE2_outclock0), , , !V1L4Q);


--PB1L9Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[8]~reg at LC8_13_D1
--operation mode is normal

PB1L9Q_lut_out = !Y1L91Q;
PB1L9Q = DFFE(PB1L9Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--WB1_adcmax[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[8] at LC2_4_R1
--operation mode is normal

WB1_adcmax[8]_lut_out = WB1_ina[8];
WB1_adcmax[8] = DFFE(WB1_adcmax[8]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--XB1_adc_pipe[2][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][0] at LC6_10_W1
--operation mode is normal

XB1_adc_pipe[2][0]_lut_out = CC1_inst10[4];
XB1_adc_pipe[2][0] = DFFE(XB1_adc_pipe[2][0]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[2][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][1] at LC9_2_W1
--operation mode is normal

XB1_adc_pipe[2][1]_lut_out = XB1_adc_pipe[2][0];
XB1_adc_pipe[2][1] = DFFE(XB1_adc_pipe[2][1]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[2][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][2] at LC5_1_W1
--operation mode is normal

XB1_adc_pipe[2][2]_lut_out = XB1_adc_pipe[2][1];
XB1_adc_pipe[2][2] = DFFE(XB1_adc_pipe[2][2]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[2][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][3] at LC8_6_W1
--operation mode is normal

XB1_adc_pipe[2][3]_lut_out = XB1_adc_pipe[2][2];
XB1_adc_pipe[2][3] = DFFE(XB1_adc_pipe[2][3]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_inb[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[1] at LC2_6_R1
--operation mode is normal

WB1_inb[1]_lut_out = WB1_ina[1];
WB1_inb[1] = DFFE(WB1_inb[1]_lut_out, GLOBAL(FE1_outclock0), , , );


--WB1_inc[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[0] at LC7_15_R1
--operation mode is normal

WB1_inc[0]_lut_out = WB1_inb[0];
WB1_inc[0] = DFFE(WB1_inc[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L803Q is slaveregister:slaveregister_inst|dom_id[11]~reg0 at LC7_7_C2
--operation mode is normal

Y1L803Q_lut_out = LE1_MASTERHWDATA[11];
Y1L803Q = DFFE(Y1L803Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC3_8_C2
--operation mode is normal

JC3_dffs[12]_lut_out = ND1_ID_LOAD & Y1L903Q # !ND1_ID_LOAD & JC3_dffs[13];
JC3_dffs[12] = DFFE(JC3_dffs[12]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L01Q is slaveregister:slaveregister_inst|com_clev[9]~reg0 at LC5_15_D1
--operation mode is normal

Y1L01Q_lut_out = LE1_MASTERHWDATA[9];
Y1L01Q = DFFE(Y1L01Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L91Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[8]~reg at LC5_1_D1
--operation mode is normal

PB1L91Q_lut_out = !Y1L9Q;
PB1L91Q = DFFE(PB1L91Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--JC2_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC8_13_D3
--operation mode is normal

JC2_dffs[12]_lut_out = NB1L32Q & JB33_sload_path[12] # !NB1L32Q & JC2_dffs[13];
JC2_dffs[12] = DFFE(JC2_dffs[12]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC9_14_D3
--operation mode is normal

JC5_dffs[12]_lut_out = WC1L9Q & JB33_sload_path[12] # !WC1L9Q & JC5_dffs[13];
JC5_dffs[12] = DFFE(JC5_dffs[12]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L02 is slaveregister:slaveregister_inst|com_clev[25]~84 at LC3_15_D1
--operation mode is normal

Y1L02 = B1L04Q & !B1L53Q & !V1L4Q & Y1L744;


--Y1L91Q is slaveregister:slaveregister_inst|com_clev[24]~reg0 at LC1_14_D1
--operation mode is normal

Y1L91Q_lut_out = LE1_MASTERHWDATA[24];
Y1L91Q = DFFE(Y1L91Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L8Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[7]~reg at LC10_11_D1
--operation mode is normal

PB1L8Q_lut_out = !Y1L81Q;
PB1L8Q = DFFE(PB1L8Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--WB1_adcmax[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[7] at LC1_4_R1
--operation mode is normal

WB1_adcmax[7]_lut_out = WB1_ina[7];
WB1_adcmax[7] = DFFE(WB1_adcmax[7]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--XB1_adc_pipe[1][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][0] at LC3_13_W1
--operation mode is normal

XB1_adc_pipe[1][0]_lut_out = CC1_inst10[3];
XB1_adc_pipe[1][0] = DFFE(XB1_adc_pipe[1][0]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[1][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][1] at LC10_13_W1
--operation mode is normal

XB1_adc_pipe[1][1]_lut_out = XB1_adc_pipe[1][0];
XB1_adc_pipe[1][1] = DFFE(XB1_adc_pipe[1][1]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[1][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][2] at LC9_13_W1
--operation mode is normal

XB1_adc_pipe[1][2]_lut_out = XB1_adc_pipe[1][1];
XB1_adc_pipe[1][2] = DFFE(XB1_adc_pipe[1][2]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[1][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][3] at LC10_5_W1
--operation mode is normal

XB1_adc_pipe[1][3]_lut_out = XB1_adc_pipe[1][2];
XB1_adc_pipe[1][3] = DFFE(XB1_adc_pipe[1][3]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--WB1_inb[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[0] at LC3_15_R1
--operation mode is normal

WB1_inb[0]_lut_out = WB1_ina[0];
WB1_inb[0] = DFFE(WB1_inb[0]_lut_out, GLOBAL(FE1_outclock0), , , );


--Y1L903Q is slaveregister:slaveregister_inst|dom_id[12]~reg0 at LC1_7_C2
--operation mode is normal

Y1L903Q_lut_out = LE1_MASTERHWDATA[12];
Y1L903Q = DFFE(Y1L903Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC9_14_C2
--operation mode is normal

JC3_dffs[13]_lut_out = JC3_dffs[14] & (Y1L013Q # !ND1_ID_LOAD) # !JC3_dffs[14] & ND1_ID_LOAD & Y1L013Q;
JC3_dffs[13] = DFFE(JC3_dffs[13]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L9Q is slaveregister:slaveregister_inst|com_clev[8]~reg0 at LC10_16_D1
--operation mode is normal

Y1L9Q_lut_out = LE1_MASTERHWDATA[8];
Y1L9Q = DFFE(Y1L9Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L81Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[7]~reg at LC7_3_D1
--operation mode is normal

PB1L81Q_lut_out = !Y1L8Q;
PB1L81Q = DFFE(PB1L81Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--JC2_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC7_14_D3
--operation mode is normal

JC2_dffs[13]_lut_out = JB33_sload_path[13] & (NB1L32Q # JC2_dffs[14]) # !JB33_sload_path[13] & !NB1L32Q & JC2_dffs[14];
JC2_dffs[13] = DFFE(JC2_dffs[13]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC9_2_D3
--operation mode is normal

JC5_dffs[13]_lut_out = WC1L9Q & JB33_sload_path[13] # !WC1L9Q & JC5_dffs[14];
JC5_dffs[13] = DFFE(JC5_dffs[13]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L81Q is slaveregister:slaveregister_inst|com_clev[23]~reg0 at LC2_15_D1
--operation mode is normal

Y1L81Q_lut_out = LE1_MASTERHWDATA[23];
Y1L81Q = DFFE(Y1L81Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L7Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[6]~reg at LC8_11_D1
--operation mode is normal

PB1L7Q_lut_out = !Y1L71Q;
PB1L7Q = DFFE(PB1L7Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--WB1_adcmax[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[6] at LC5_6_R1
--operation mode is normal

WB1_adcmax[6]_lut_out = WB1_ina[6];
WB1_adcmax[6] = DFFE(WB1_adcmax[6]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--XB1_adc_pipe[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][0] at LC3_10_W1
--operation mode is normal

XB1_adc_pipe[0][0]_lut_out = CC1_inst10[2];
XB1_adc_pipe[0][0] = DFFE(XB1_adc_pipe[0][0]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][1] at LC6_2_W1
--operation mode is normal

XB1_adc_pipe[0][1]_lut_out = XB1_adc_pipe[0][0];
XB1_adc_pipe[0][1] = DFFE(XB1_adc_pipe[0][1]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][2] at LC3_1_W1
--operation mode is normal

XB1_adc_pipe[0][2]_lut_out = XB1_adc_pipe[0][1];
XB1_adc_pipe[0][2] = DFFE(XB1_adc_pipe[0][2]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--XB1_adc_pipe[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][3] at LC7_6_W1
--operation mode is normal

XB1_adc_pipe[0][3]_lut_out = XB1_adc_pipe[0][2];
XB1_adc_pipe[0][3] = DFFE(XB1_adc_pipe[0][3]_lut_out, GLOBAL(FE1_outclock0), DC1L5Q, , );


--Y1L013Q is slaveregister:slaveregister_inst|dom_id[13]~reg0 at LC3_5_C2
--operation mode is normal

Y1L013Q_lut_out = LE1_MASTERHWDATA[13];
Y1L013Q = DFFE(Y1L013Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC6_16_C2
--operation mode is normal

JC3_dffs[14]_lut_out = JC3_dffs[15] & (Y1L113Q # !ND1_ID_LOAD) # !JC3_dffs[15] & ND1_ID_LOAD & Y1L113Q;
JC3_dffs[14] = DFFE(JC3_dffs[14]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L8Q is slaveregister:slaveregister_inst|com_clev[7]~reg0 at LC9_15_D1
--operation mode is normal

Y1L8Q_lut_out = LE1_MASTERHWDATA[7];
Y1L8Q = DFFE(Y1L8Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L71Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[6]~reg at LC6_1_D1
--operation mode is normal

PB1L71Q_lut_out = !Y1L7Q;
PB1L71Q = DFFE(PB1L71Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--JC2_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC8_14_D3
--operation mode is normal

JC2_dffs[14]_lut_out = NB1L32Q & JB33_sload_path[14] # !NB1L32Q & JC2_dffs[15];
JC2_dffs[14] = DFFE(JC2_dffs[14]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC3_2_D3
--operation mode is normal

JC5_dffs[14]_lut_out = WC1L9Q & JB33_sload_path[14] # !WC1L9Q & JC5_dffs[15];
JC5_dffs[14] = DFFE(JC5_dffs[14]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L71Q is slaveregister:slaveregister_inst|com_clev[22]~reg0 at LC7_14_D1
--operation mode is normal

Y1L71Q_lut_out = LE1_MASTERHWDATA[22];
Y1L71Q = DFFE(Y1L71Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L6Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[5]~reg at LC3_11_D1
--operation mode is normal

PB1L6Q_lut_out = Y1L61Q;
PB1L6Q = DFFE(PB1L6Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--WB1_adcmax[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[5] at LC8_4_R1
--operation mode is normal

WB1_adcmax[5]_lut_out = WB1_ina[5];
WB1_adcmax[5] = DFFE(WB1_adcmax[5]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--Y1L113Q is slaveregister:slaveregister_inst|dom_id[14]~reg0 at LC6_8_C2
--operation mode is normal

Y1L113Q_lut_out = LE1_MASTERHWDATA[14];
Y1L113Q = DFFE(Y1L113Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC1_4_C2
--operation mode is normal

JC3_dffs[15]_lut_out = JC3_dffs[16] & (Y1L213Q # !ND1_ID_LOAD) # !JC3_dffs[16] & ND1_ID_LOAD & Y1L213Q;
JC3_dffs[15] = DFFE(JC3_dffs[15]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L7Q is slaveregister:slaveregister_inst|com_clev[6]~reg0 at LC6_16_D1
--operation mode is normal

Y1L7Q_lut_out = LE1_MASTERHWDATA[6];
Y1L7Q = DFFE(Y1L7Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L61Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[5]~reg at LC9_3_D1
--operation mode is normal

PB1L61Q_lut_out = Y1L6Q;
PB1L61Q = DFFE(PB1L61Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--JC2_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC7_13_D3
--operation mode is normal

JC2_dffs[15]_lut_out = NB1L32Q & JB33_sload_path[15] # !NB1L32Q & JC2_dffs[16];
JC2_dffs[15] = DFFE(JC2_dffs[15]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC6_13_D3
--operation mode is normal

JC5_dffs[15]_lut_out = JB33_sload_path[15] & (WC1L9Q # JC5_dffs[16]) # !JB33_sload_path[15] & !WC1L9Q & JC5_dffs[16];
JC5_dffs[15] = DFFE(JC5_dffs[15]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L61Q is slaveregister:slaveregister_inst|com_clev[21]~reg0 at LC8_15_D1
--operation mode is normal

Y1L61Q_lut_out = LE1_MASTERHWDATA[21];
Y1L61Q = DFFE(Y1L61Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L5Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[4]~reg at LC7_11_D1
--operation mode is normal

PB1L5Q_lut_out = Y1L51Q;
PB1L5Q = DFFE(PB1L5Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--WB1_adcmax[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[4] at LC10_6_R1
--operation mode is normal

WB1_adcmax[4]_lut_out = WB1_ina[4];
WB1_adcmax[4] = DFFE(WB1_adcmax[4]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--Y1L213Q is slaveregister:slaveregister_inst|dom_id[15]~reg0 at LC5_5_C2
--operation mode is normal

Y1L213Q_lut_out = LE1_MASTERHWDATA[15];
Y1L213Q = DFFE(Y1L213Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC6_9_C2
--operation mode is normal

JC3_dffs[16]_lut_out = ND1_ID_LOAD & Y1L313Q # !ND1_ID_LOAD & JC3_dffs[17];
JC3_dffs[16] = DFFE(JC3_dffs[16]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L6Q is slaveregister:slaveregister_inst|com_clev[5]~reg0 at LC6_15_D1
--operation mode is normal

Y1L6Q_lut_out = LE1_MASTERHWDATA[5];
Y1L6Q = DFFE(Y1L6Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L51Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[4]~reg at LC8_3_D1
--operation mode is normal

PB1L51Q_lut_out = Y1L5Q;
PB1L51Q = DFFE(PB1L51Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--JC2_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC1_13_D3
--operation mode is normal

JC2_dffs[16]_lut_out = NB1L32Q & JB33_sload_path[16] # !NB1L32Q & JC2_dffs[17];
JC2_dffs[16] = DFFE(JC2_dffs[16]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC9_13_D3
--operation mode is normal

JC5_dffs[16]_lut_out = JB33_sload_path[16] & (WC1L9Q # JC5_dffs[17]) # !JB33_sload_path[16] & !WC1L9Q & JC5_dffs[17];
JC5_dffs[16] = DFFE(JC5_dffs[16]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L51Q is slaveregister:slaveregister_inst|com_clev[20]~reg0 at LC9_14_D1
--operation mode is normal

Y1L51Q_lut_out = LE1_MASTERHWDATA[20];
Y1L51Q = DFFE(Y1L51Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L4Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[3]~reg at LC9_11_D1
--operation mode is normal

PB1L4Q_lut_out = !Y1L41Q;
PB1L4Q = DFFE(PB1L4Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--WB1_adcmax[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[3] at LC4_4_R1
--operation mode is normal

WB1_adcmax[3]_lut_out = WB1_ina[3];
WB1_adcmax[3] = DFFE(WB1_adcmax[3]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--Y1L313Q is slaveregister:slaveregister_inst|dom_id[16]~reg0 at LC2_8_C2
--operation mode is normal

Y1L313Q_lut_out = LE1_MASTERHWDATA[16];
Y1L313Q = DFFE(Y1L313Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC8_9_C2
--operation mode is normal

JC3_dffs[17]_lut_out = ND1_ID_LOAD & Y1L413Q # !ND1_ID_LOAD & JC3_dffs[18];
JC3_dffs[17] = DFFE(JC3_dffs[17]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L5Q is slaveregister:slaveregister_inst|com_clev[4]~reg0 at LC6_14_D1
--operation mode is normal

Y1L5Q_lut_out = LE1_MASTERHWDATA[4];
Y1L5Q = DFFE(Y1L5Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L41Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[3]~reg at LC10_3_D1
--operation mode is normal

PB1L41Q_lut_out = Y1L4Q;
PB1L41Q = DFFE(PB1L41Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--JC2_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC4_14_D3
--operation mode is normal

JC2_dffs[17]_lut_out = JB33_sload_path[17] & (NB1L32Q # JC2_dffs[18]) # !JB33_sload_path[17] & !NB1L32Q & JC2_dffs[18];
JC2_dffs[17] = DFFE(JC2_dffs[17]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC6_14_D3
--operation mode is normal

JC5_dffs[17]_lut_out = WC1L9Q & JB33_sload_path[17] # !WC1L9Q & JC5_dffs[18];
JC5_dffs[17] = DFFE(JC5_dffs[17]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L41Q is slaveregister:slaveregister_inst|com_clev[19]~reg0 at LC8_14_D1
--operation mode is normal

Y1L41Q_lut_out = LE1_MASTERHWDATA[19];
Y1L41Q = DFFE(Y1L41Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L3Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[2]~reg at LC6_11_D1
--operation mode is normal

PB1L3Q_lut_out = Y1L31Q;
PB1L3Q = DFFE(PB1L3Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--WB1_adcmax[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[2] at LC8_6_R1
--operation mode is normal

WB1_adcmax[2]_lut_out = WB1_ina[2];
WB1_adcmax[2] = DFFE(WB1_adcmax[2]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--Y1L413Q is slaveregister:slaveregister_inst|dom_id[17]~reg0 at LC7_5_C2
--operation mode is normal

Y1L413Q_lut_out = LE1_MASTERHWDATA[17];
Y1L413Q = DFFE(Y1L413Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC3_9_C2
--operation mode is normal

JC3_dffs[18]_lut_out = ND1_ID_LOAD & Y1L513Q # !ND1_ID_LOAD & JC3_dffs[19];
JC3_dffs[18] = DFFE(JC3_dffs[18]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L4Q is slaveregister:slaveregister_inst|com_clev[3]~reg0 at LC4_14_D1
--operation mode is normal

Y1L4Q_lut_out = LE1_MASTERHWDATA[3];
Y1L4Q = DFFE(Y1L4Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L31Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[2]~reg at LC6_3_D1
--operation mode is normal

PB1L31Q_lut_out = Y1L3Q;
PB1L31Q = DFFE(PB1L31Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--JC2_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC3_14_D3
--operation mode is normal

JC2_dffs[18]_lut_out = NB1L32Q & JB33_sload_path[18] # !NB1L32Q & JC2_dffs[19];
JC2_dffs[18] = DFFE(JC2_dffs[18]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC10_14_D3
--operation mode is normal

JC5_dffs[18]_lut_out = WC1L9Q & JB33_sload_path[18] # !WC1L9Q & JC5_dffs[19];
JC5_dffs[18] = DFFE(JC5_dffs[18]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L31Q is slaveregister:slaveregister_inst|com_clev[18]~reg0 at LC5_14_D1
--operation mode is normal

Y1L31Q_lut_out = LE1_MASTERHWDATA[18];
Y1L31Q = DFFE(Y1L31Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L2Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[1]~reg at LC6_9_D1
--operation mode is normal

PB1L2Q_lut_out = !Y1L21Q;
PB1L2Q = DFFE(PB1L2Q_lut_out, GLOBAL(FE1_outclock0), !GLOBAL(KB1_CLR_BUF), , Y1L22Q);


--WB1_adcmax[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[1] at LC7_6_R1
--operation mode is normal

WB1_adcmax[1]_lut_out = WB1_ina[1];
WB1_adcmax[1] = DFFE(WB1_adcmax[1]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--Y1L513Q is slaveregister:slaveregister_inst|dom_id[18]~reg0 at LC7_8_C2
--operation mode is normal

Y1L513Q_lut_out = LE1_MASTERHWDATA[18];
Y1L513Q = DFFE(Y1L513Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC2_9_C2
--operation mode is normal

JC3_dffs[19]_lut_out = ND1_ID_LOAD & Y1L613Q # !ND1_ID_LOAD & JC3_dffs[20];
JC3_dffs[19] = DFFE(JC3_dffs[19]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L3Q is slaveregister:slaveregister_inst|com_clev[2]~reg0 at LC4_15_D1
--operation mode is normal

Y1L3Q_lut_out = LE1_MASTERHWDATA[2];
Y1L3Q = DFFE(Y1L3Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L21Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[1]~reg at LC5_3_D1
--operation mode is normal

PB1L21Q_lut_out = Y1L2Q;
PB1L21Q = DFFE(PB1L21Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--JC2_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC2_13_D3
--operation mode is normal

JC2_dffs[19]_lut_out = NB1L32Q & JB33_sload_path[19] # !NB1L32Q & JC2_dffs[20];
JC2_dffs[19] = DFFE(JC2_dffs[19]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC4_13_D3
--operation mode is normal

JC5_dffs[19]_lut_out = JB33_sload_path[19] & (WC1L9Q # JC5_dffs[20]) # !JB33_sload_path[19] & !WC1L9Q & JC5_dffs[20];
JC5_dffs[19] = DFFE(JC5_dffs[19]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L21Q is slaveregister:slaveregister_inst|com_clev[17]~reg0 at LC10_14_D1
--operation mode is normal

Y1L21Q_lut_out = LE1_MASTERHWDATA[17];
Y1L21Q = DFFE(Y1L21Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L1Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_max[0]~reg at LC2_11_D1
--operation mode is normal

PB1L1Q_lut_out = Y1L11Q;
PB1L1Q = DFFE(PB1L1Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--WB1_adcmax[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[0] at LC7_4_R1
--operation mode is normal

WB1_adcmax[0]_lut_out = WB1_ina[0];
WB1_adcmax[0] = DFFE(WB1_adcmax[0]_lut_out, GLOBAL(FE1_outclock0), EC1L9Q, , WB1L512);


--Y1L613Q is slaveregister:slaveregister_inst|dom_id[19]~reg0 at LC5_10_C2
--operation mode is normal

Y1L613Q_lut_out = LE1_MASTERHWDATA[19];
Y1L613Q = DFFE(Y1L613Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC1_8_C2
--operation mode is normal

JC3_dffs[20]_lut_out = Y1L713Q & (JC3_dffs[21] # ND1_ID_LOAD) # !Y1L713Q & JC3_dffs[21] & !ND1_ID_LOAD;
JC3_dffs[20] = DFFE(JC3_dffs[20]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L2Q is slaveregister:slaveregister_inst|com_clev[1]~reg0 at LC7_15_D1
--operation mode is normal

Y1L2Q_lut_out = LE1_MASTERHWDATA[1];
Y1L2Q = DFFE(Y1L2Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--PB1L11Q is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|clev_min[0]~reg at LC3_3_D1
--operation mode is normal

PB1L11Q_lut_out = Y1L1Q;
PB1L11Q = DFFE(PB1L11Q_lut_out, GLOBAL(FE1_outclock0), , , Y1L22Q);


--JC2_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC9_14_D2
--operation mode is normal

JC2_dffs[20]_lut_out = JB33_sload_path[20] & (NB1L32Q # JC2_dffs[21]) # !JB33_sload_path[20] & !NB1L32Q & JC2_dffs[21];
JC2_dffs[20] = DFFE(JC2_dffs[20]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC10_13_D3
--operation mode is normal

JC5_dffs[20]_lut_out = JB33_sload_path[20] & (WC1L9Q # JC5_dffs[21]) # !JB33_sload_path[20] & !WC1L9Q & JC5_dffs[21];
JC5_dffs[20] = DFFE(JC5_dffs[20]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L11Q is slaveregister:slaveregister_inst|com_clev[16]~reg0 at LC10_15_D1
--operation mode is normal

Y1L11Q_lut_out = LE1_MASTERHWDATA[16];
Y1L11Q = DFFE(Y1L11Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--Y1L713Q is slaveregister:slaveregister_inst|dom_id[20]~reg0 at LC8_8_C2
--operation mode is normal

Y1L713Q_lut_out = LE1_MASTERHWDATA[20];
Y1L713Q = DFFE(Y1L713Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC5_8_C2
--operation mode is normal

JC3_dffs[21]_lut_out = ND1_ID_LOAD & Y1L813Q # !ND1_ID_LOAD & JC3_dffs[22];
JC3_dffs[21] = DFFE(JC3_dffs[21]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--Y1L1Q is slaveregister:slaveregister_inst|com_clev[0]~reg0 at LC2_14_D1
--operation mode is normal

Y1L1Q_lut_out = LE1_MASTERHWDATA[0];
Y1L1Q = DFFE(Y1L1Q_lut_out, GLOBAL(FE2_outclock0), , , Y1L02);


--JC2_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC7_14_D2
--operation mode is normal

JC2_dffs[21]_lut_out = JB33_sload_path[21] & (NB1L32Q # JC2_dffs[22]) # !JB33_sload_path[21] & !NB1L32Q & JC2_dffs[22];
JC2_dffs[21] = DFFE(JC2_dffs[21]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC3_13_D3
--operation mode is normal

JC5_dffs[21]_lut_out = JB33_sload_path[21] & (WC1L9Q # JC5_dffs[22]) # !JB33_sload_path[21] & !WC1L9Q & JC5_dffs[22];
JC5_dffs[21] = DFFE(JC5_dffs[21]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L813Q is slaveregister:slaveregister_inst|dom_id[21]~reg0 at LC3_7_C2
--operation mode is normal

Y1L813Q_lut_out = LE1_MASTERHWDATA[21];
Y1L813Q = DFFE(Y1L813Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC4_8_C2
--operation mode is normal

JC3_dffs[22]_lut_out = ND1_ID_LOAD & Y1L913Q # !ND1_ID_LOAD & JC3_dffs[23];
JC3_dffs[22] = DFFE(JC3_dffs[22]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC5_14_D2
--operation mode is normal

JC2_dffs[22]_lut_out = JB33_sload_path[22] & (NB1L32Q # JC2_dffs[23]) # !JB33_sload_path[22] & !NB1L32Q & JC2_dffs[23];
JC2_dffs[22] = DFFE(JC2_dffs[22]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC5_13_D3
--operation mode is normal

JC5_dffs[22]_lut_out = JB33_sload_path[22] & (WC1L9Q # JC5_dffs[23]) # !JB33_sload_path[22] & !WC1L9Q & JC5_dffs[23];
JC5_dffs[22] = DFFE(JC5_dffs[22]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L913Q is slaveregister:slaveregister_inst|dom_id[22]~reg0 at LC8_3_C2
--operation mode is normal

Y1L913Q_lut_out = LE1_MASTERHWDATA[22];
Y1L913Q = DFFE(Y1L913Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC10_12_C2
--operation mode is normal

JC3_dffs[23]_lut_out = ND1_ID_LOAD & Y1L023Q # !ND1_ID_LOAD & JC3_dffs[24];
JC3_dffs[23] = DFFE(JC3_dffs[23]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC4_14_D2
--operation mode is normal

JC2_dffs[23]_lut_out = JB33_sload_path[23] & (NB1L32Q # JC2_dffs[24]) # !JB33_sload_path[23] & !NB1L32Q & JC2_dffs[24];
JC2_dffs[23] = DFFE(JC2_dffs[23]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC7_8_D3
--operation mode is normal

JC5_dffs[23]_lut_out = WC1L9Q & JB33_sload_path[23] # !WC1L9Q & JC5_dffs[24];
JC5_dffs[23] = DFFE(JC5_dffs[23]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L023Q is slaveregister:slaveregister_inst|dom_id[23]~reg0 at LC5_3_C2
--operation mode is normal

Y1L023Q_lut_out = LE1_MASTERHWDATA[23];
Y1L023Q = DFFE(Y1L023Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC7_12_C2
--operation mode is normal

JC3_dffs[24]_lut_out = JC3_dffs[25] & (Y1L123Q # !ND1_ID_LOAD) # !JC3_dffs[25] & ND1_ID_LOAD & Y1L123Q;
JC3_dffs[24] = DFFE(JC3_dffs[24]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC6_14_D2
--operation mode is normal

JC2_dffs[24]_lut_out = JB33_sload_path[24] & (NB1L32Q # JC2_dffs[25]) # !JB33_sload_path[24] & !NB1L32Q & JC2_dffs[25];
JC2_dffs[24] = DFFE(JC2_dffs[24]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC2_8_D3
--operation mode is normal

JC5_dffs[24]_lut_out = JB33_sload_path[24] & (JC5_dffs[25] # WC1L9Q) # !JB33_sload_path[24] & JC5_dffs[25] & !WC1L9Q;
JC5_dffs[24] = DFFE(JC5_dffs[24]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L123Q is slaveregister:slaveregister_inst|dom_id[24]~reg0 at LC4_13_C2
--operation mode is normal

Y1L123Q_lut_out = LE1_MASTERHWDATA[24];
Y1L123Q = DFFE(Y1L123Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC5_12_C2
--operation mode is normal

JC3_dffs[25]_lut_out = JC3_dffs[26] & (Y1L223Q # !ND1_ID_LOAD) # !JC3_dffs[26] & ND1_ID_LOAD & Y1L223Q;
JC3_dffs[25] = DFFE(JC3_dffs[25]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC8_14_D2
--operation mode is normal

JC2_dffs[25]_lut_out = JB33_sload_path[25] & (NB1L32Q # JC2_dffs[26]) # !JB33_sload_path[25] & !NB1L32Q & JC2_dffs[26];
JC2_dffs[25] = DFFE(JC2_dffs[25]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC6_8_D3
--operation mode is normal

JC5_dffs[25]_lut_out = JB33_sload_path[25] & (JC5_dffs[26] # WC1L9Q) # !JB33_sload_path[25] & JC5_dffs[26] & !WC1L9Q;
JC5_dffs[25] = DFFE(JC5_dffs[25]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L223Q is slaveregister:slaveregister_inst|dom_id[25]~reg0 at LC9_13_C2
--operation mode is normal

Y1L223Q_lut_out = LE1_MASTERHWDATA[25];
Y1L223Q = DFFE(Y1L223Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC8_12_C2
--operation mode is normal

JC3_dffs[26]_lut_out = Y1L323Q & (ND1_ID_LOAD # JC3_dffs[27]) # !Y1L323Q & !ND1_ID_LOAD & JC3_dffs[27];
JC3_dffs[26] = DFFE(JC3_dffs[26]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC5_6_L2
--operation mode is normal

JC2_dffs[26]_lut_out = JB33_sload_path[26] & (NB1L32Q # JC2_dffs[27]) # !JB33_sload_path[26] & !NB1L32Q & JC2_dffs[27];
JC2_dffs[26] = DFFE(JC2_dffs[26]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC4_8_D3
--operation mode is normal

JC5_dffs[26]_lut_out = JB33_sload_path[26] & (JC5_dffs[27] # WC1L9Q) # !JB33_sload_path[26] & JC5_dffs[27] & !WC1L9Q;
JC5_dffs[26] = DFFE(JC5_dffs[26]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L323Q is slaveregister:slaveregister_inst|dom_id[26]~reg0 at LC10_3_C2
--operation mode is normal

Y1L323Q_lut_out = LE1_MASTERHWDATA[26];
Y1L323Q = DFFE(Y1L323Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC1_12_C2
--operation mode is normal

JC3_dffs[27]_lut_out = ND1_ID_LOAD & Y1L423Q # !ND1_ID_LOAD & JC3_dffs[28];
JC3_dffs[27] = DFFE(JC3_dffs[27]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC3_6_L2
--operation mode is normal

JC2_dffs[27]_lut_out = JB33_sload_path[27] & (NB1L32Q # JC2_dffs[28]) # !JB33_sload_path[27] & !NB1L32Q & JC2_dffs[28];
JC2_dffs[27] = DFFE(JC2_dffs[27]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC5_8_D3
--operation mode is normal

JC5_dffs[27]_lut_out = WC1L9Q & JB33_sload_path[27] # !WC1L9Q & JC5_dffs[28];
JC5_dffs[27] = DFFE(JC5_dffs[27]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L423Q is slaveregister:slaveregister_inst|dom_id[27]~reg0 at LC6_5_C2
--operation mode is normal

Y1L423Q_lut_out = LE1_MASTERHWDATA[27];
Y1L423Q = DFFE(Y1L423Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC1_11_C2
--operation mode is normal

JC3_dffs[28]_lut_out = ND1_ID_LOAD & Y1L523Q # !ND1_ID_LOAD & JC3_dffs[29];
JC3_dffs[28] = DFFE(JC3_dffs[28]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC7_6_L2
--operation mode is normal

JC2_dffs[28]_lut_out = JB33_sload_path[28] & (NB1L32Q # JC2_dffs[29]) # !JB33_sload_path[28] & !NB1L32Q & JC2_dffs[29];
JC2_dffs[28] = DFFE(JC2_dffs[28]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC1_8_D3
--operation mode is normal

JC5_dffs[28]_lut_out = WC1L9Q & JB33_sload_path[28] # !WC1L9Q & JC5_dffs[29];
JC5_dffs[28] = DFFE(JC5_dffs[28]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L523Q is slaveregister:slaveregister_inst|dom_id[28]~reg0 at LC10_10_C2
--operation mode is normal

Y1L523Q_lut_out = LE1_MASTERHWDATA[28];
Y1L523Q = DFFE(Y1L523Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC6_12_C2
--operation mode is normal

JC3_dffs[29]_lut_out = ND1_ID_LOAD & Y1L623Q # !ND1_ID_LOAD & JC3_dffs[30];
JC3_dffs[29] = DFFE(JC3_dffs[29]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC6_6_L2
--operation mode is normal

JC2_dffs[29]_lut_out = JB33_sload_path[29] & (NB1L32Q # JC2_dffs[30]) # !JB33_sload_path[29] & !NB1L32Q & JC2_dffs[30];
JC2_dffs[29] = DFFE(JC2_dffs[29]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC8_8_D3
--operation mode is normal

JC5_dffs[29]_lut_out = WC1L9Q & JB33_sload_path[29] # !WC1L9Q & JC5_dffs[30];
JC5_dffs[29] = DFFE(JC5_dffs[29]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L623Q is slaveregister:slaveregister_inst|dom_id[29]~reg0 at LC3_6_C2
--operation mode is normal

Y1L623Q_lut_out = LE1_MASTERHWDATA[29];
Y1L623Q = DFFE(Y1L623Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC4_12_C2
--operation mode is normal

JC3_dffs[30]_lut_out = ND1_ID_LOAD & Y1L723Q # !ND1_ID_LOAD & JC3_dffs[31];
JC3_dffs[30] = DFFE(JC3_dffs[30]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC10_6_L2
--operation mode is normal

JC2_dffs[30]_lut_out = JB33_sload_path[30] & (NB1L32Q # JC2_dffs[31]) # !JB33_sload_path[30] & !NB1L32Q & JC2_dffs[31];
JC2_dffs[30] = DFFE(JC2_dffs[30]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC9_8_D3
--operation mode is normal

JC5_dffs[30]_lut_out = JB33_sload_path[30] & (WC1L9Q # JC5_dffs[31]) # !JB33_sload_path[30] & !WC1L9Q & JC5_dffs[31];
JC5_dffs[30] = DFFE(JC5_dffs[30]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L723Q is slaveregister:slaveregister_inst|dom_id[30]~reg0 at LC6_6_C2
--operation mode is normal

Y1L723Q_lut_out = LE1_MASTERHWDATA[30];
Y1L723Q = DFFE(Y1L723Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC9_12_C2
--operation mode is normal

JC3_dffs[31]_lut_out = JC3_dffs[32] & (Y1L823Q # !ND1_ID_LOAD) # !JC3_dffs[32] & ND1_ID_LOAD & Y1L823Q;
JC3_dffs[31] = DFFE(JC3_dffs[31]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC1_16_D3
--operation mode is normal

JC2_dffs[31]_lut_out = JB33_sload_path[31] & (NB1L32Q # JC2_dffs[32]) # !JB33_sload_path[31] & !NB1L32Q & JC2_dffs[32];
JC2_dffs[31] = DFFE(JC2_dffs[31]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC2_14_D3
--operation mode is normal

JC5_dffs[31]_lut_out = WC1L9Q & JB33_sload_path[31] # !WC1L9Q & JC5_dffs[32];
JC5_dffs[31] = DFFE(JC5_dffs[31]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L823Q is slaveregister:slaveregister_inst|dom_id[31]~reg0 at LC7_13_C2
--operation mode is normal

Y1L823Q_lut_out = LE1_MASTERHWDATA[31];
Y1L823Q = DFFE(Y1L823Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--JC3_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC2_12_C2
--operation mode is normal

JC3_dffs[32]_lut_out = Y1L923Q & (ND1_ID_LOAD # JC3_dffs[33]) # !Y1L923Q & !ND1_ID_LOAD & JC3_dffs[33];
JC3_dffs[32] = DFFE(JC3_dffs[32]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC6_16_D3
--operation mode is normal

JC2_dffs[32]_lut_out = NB1L32Q & JB33_sload_path[32] # !NB1L32Q & JC2_dffs[33];
JC2_dffs[32] = DFFE(JC2_dffs[32]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC2_15_D3
--operation mode is normal

JC5_dffs[32]_lut_out = JB33_sload_path[32] & (WC1L9Q # JC5_dffs[33]) # !JB33_sload_path[32] & !WC1L9Q & JC5_dffs[33];
JC5_dffs[32] = DFFE(JC5_dffs[32]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L923Q is slaveregister:slaveregister_inst|dom_id[32]~reg0 at LC10_13_C2
--operation mode is normal

Y1L923Q_lut_out = LE1_MASTERHWDATA[0];
Y1L923Q = DFFE(Y1L923Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC3_12_C2
--operation mode is normal

JC3_dffs[33]_lut_out = ND1_ID_LOAD & Y1L033Q # !ND1_ID_LOAD & JC3_dffs[34];
JC3_dffs[33] = DFFE(JC3_dffs[33]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC4_16_D3
--operation mode is normal

JC2_dffs[33]_lut_out = JB33_sload_path[33] & (NB1L32Q # JC2_dffs[34]) # !JB33_sload_path[33] & !NB1L32Q & JC2_dffs[34];
JC2_dffs[33] = DFFE(JC2_dffs[33]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC9_15_D3
--operation mode is normal

JC5_dffs[33]_lut_out = JB33_sload_path[33] & (WC1L9Q # JC5_dffs[34]) # !JB33_sload_path[33] & !WC1L9Q & JC5_dffs[34];
JC5_dffs[33] = DFFE(JC5_dffs[33]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L033Q is slaveregister:slaveregister_inst|dom_id[33]~reg0 at LC7_6_C2
--operation mode is normal

Y1L033Q_lut_out = LE1_MASTERHWDATA[1];
Y1L033Q = DFFE(Y1L033Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC8_11_C2
--operation mode is normal

JC3_dffs[34]_lut_out = ND1_ID_LOAD & Y1L133Q # !ND1_ID_LOAD & JC3_dffs[35];
JC3_dffs[34] = DFFE(JC3_dffs[34]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC7_16_D3
--operation mode is normal

JC2_dffs[34]_lut_out = JB33_sload_path[34] & (NB1L32Q # JC2_dffs[35]) # !JB33_sload_path[34] & !NB1L32Q & JC2_dffs[35];
JC2_dffs[34] = DFFE(JC2_dffs[34]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC10_15_D3
--operation mode is normal

JC5_dffs[34]_lut_out = JB33_sload_path[34] & (WC1L9Q # JC5_dffs[35]) # !JB33_sload_path[34] & !WC1L9Q & JC5_dffs[35];
JC5_dffs[34] = DFFE(JC5_dffs[34]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L133Q is slaveregister:slaveregister_inst|dom_id[34]~reg0 at LC3_10_C2
--operation mode is normal

Y1L133Q_lut_out = LE1_MASTERHWDATA[2];
Y1L133Q = DFFE(Y1L133Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC3_11_C2
--operation mode is normal

JC3_dffs[35]_lut_out = ND1_ID_LOAD & Y1L233Q # !ND1_ID_LOAD & JC3_dffs[36];
JC3_dffs[35] = DFFE(JC3_dffs[35]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC8_16_D3
--operation mode is normal

JC2_dffs[35]_lut_out = JB33_sload_path[35] & (NB1L32Q # JC2_dffs[36]) # !JB33_sload_path[35] & !NB1L32Q & JC2_dffs[36];
JC2_dffs[35] = DFFE(JC2_dffs[35]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC3_15_D3
--operation mode is normal

JC5_dffs[35]_lut_out = JB33_sload_path[35] & (WC1L9Q # JC5_dffs[36]) # !JB33_sload_path[35] & !WC1L9Q & JC5_dffs[36];
JC5_dffs[35] = DFFE(JC5_dffs[35]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L233Q is slaveregister:slaveregister_inst|dom_id[35]~reg0 at LC2_10_C2
--operation mode is normal

Y1L233Q_lut_out = LE1_MASTERHWDATA[3];
Y1L233Q = DFFE(Y1L233Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC7_16_C2
--operation mode is normal

JC3_dffs[36]_lut_out = ND1_ID_LOAD & Y1L333Q # !ND1_ID_LOAD & JC3_dffs[37];
JC3_dffs[36] = DFFE(JC3_dffs[36]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC9_16_D3
--operation mode is normal

JC2_dffs[36]_lut_out = JB33_sload_path[36] & (NB1L32Q # JC2_dffs[37]) # !JB33_sload_path[36] & !NB1L32Q & JC2_dffs[37];
JC2_dffs[36] = DFFE(JC2_dffs[36]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC7_15_D3
--operation mode is normal

JC5_dffs[36]_lut_out = JB33_sload_path[36] & (WC1L9Q # JC5_dffs[37]) # !JB33_sload_path[36] & !WC1L9Q & JC5_dffs[37];
JC5_dffs[36] = DFFE(JC5_dffs[36]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L333Q is slaveregister:slaveregister_inst|dom_id[36]~reg0 at LC6_15_C2
--operation mode is normal

Y1L333Q_lut_out = LE1_MASTERHWDATA[4];
Y1L333Q = DFFE(Y1L333Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC8_16_C2
--operation mode is normal

JC3_dffs[37]_lut_out = ND1_ID_LOAD & Y1L433Q # !ND1_ID_LOAD & JC3_dffs[38];
JC3_dffs[37] = DFFE(JC3_dffs[37]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC3_16_D3
--operation mode is normal

JC2_dffs[37]_lut_out = JB33_sload_path[37] & (NB1L32Q # JC2_dffs[38]) # !JB33_sload_path[37] & !NB1L32Q & JC2_dffs[38];
JC2_dffs[37] = DFFE(JC2_dffs[37]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC10_8_D3
--operation mode is normal

JC5_dffs[37]_lut_out = JB33_sload_path[37] & (WC1L9Q # JC5_dffs[38]) # !JB33_sload_path[37] & !WC1L9Q & JC5_dffs[38];
JC5_dffs[37] = DFFE(JC5_dffs[37]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L433Q is slaveregister:slaveregister_inst|dom_id[37]~reg0 at LC5_15_C2
--operation mode is normal

Y1L433Q_lut_out = LE1_MASTERHWDATA[5];
Y1L433Q = DFFE(Y1L433Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC10_16_C2
--operation mode is normal

JC3_dffs[38]_lut_out = Y1L533Q & (ND1_ID_LOAD # JC3_dffs[39]) # !Y1L533Q & !ND1_ID_LOAD & JC3_dffs[39];
JC3_dffs[38] = DFFE(JC3_dffs[38]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC5_16_D3
--operation mode is normal

JC2_dffs[38]_lut_out = JB33_sload_path[38] & (NB1L32Q # JC2_dffs[39]) # !JB33_sload_path[38] & !NB1L32Q & JC2_dffs[39];
JC2_dffs[38] = DFFE(JC2_dffs[38]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC6_15_D3
--operation mode is normal

JC5_dffs[38]_lut_out = JB33_sload_path[38] & (WC1L9Q # JC5_dffs[39]) # !JB33_sload_path[38] & !WC1L9Q & JC5_dffs[39];
JC5_dffs[38] = DFFE(JC5_dffs[38]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L533Q is slaveregister:slaveregister_inst|dom_id[38]~reg0 at LC2_6_C2
--operation mode is normal

Y1L533Q_lut_out = LE1_MASTERHWDATA[6];
Y1L533Q = DFFE(Y1L533Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC5_16_C2
--operation mode is normal

JC3_dffs[39]_lut_out = ND1_ID_LOAD & Y1L633Q # !ND1_ID_LOAD & JC3_dffs[40];
JC3_dffs[39] = DFFE(JC3_dffs[39]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC9_10_D3
--operation mode is normal

JC2_dffs[39]_lut_out = NB1L32Q & JB33_sload_path[39] # !NB1L32Q & JC2_dffs[40];
JC2_dffs[39] = DFFE(JC2_dffs[39]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC8_15_D3
--operation mode is normal

JC5_dffs[39]_lut_out = JB33_sload_path[39] & (WC1L9Q # JC5_dffs[40]) # !JB33_sload_path[39] & !WC1L9Q & JC5_dffs[40];
JC5_dffs[39] = DFFE(JC5_dffs[39]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L633Q is slaveregister:slaveregister_inst|dom_id[39]~reg0 at LC9_15_C2
--operation mode is normal

Y1L633Q_lut_out = LE1_MASTERHWDATA[7];
Y1L633Q = DFFE(Y1L633Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC4_16_C2
--operation mode is normal

JC3_dffs[40]_lut_out = Y1L733Q & (ND1_ID_LOAD # JC3_dffs[41]) # !Y1L733Q & !ND1_ID_LOAD & JC3_dffs[41];
JC3_dffs[40] = DFFE(JC3_dffs[40]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC6_10_D3
--operation mode is normal

JC2_dffs[40]_lut_out = JB33_sload_path[40] & (NB1L32Q # JC2_dffs[41]) # !JB33_sload_path[40] & !NB1L32Q & JC2_dffs[41];
JC2_dffs[40] = DFFE(JC2_dffs[40]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC8_12_D3
--operation mode is normal

JC5_dffs[40]_lut_out = WC1L9Q & JB33_sload_path[40] # !WC1L9Q & JC5_dffs[41];
JC5_dffs[40] = DFFE(JC5_dffs[40]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L733Q is slaveregister:slaveregister_inst|dom_id[40]~reg0 at LC3_13_C2
--operation mode is normal

Y1L733Q_lut_out = LE1_MASTERHWDATA[8];
Y1L733Q = DFFE(Y1L733Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC9_16_C2
--operation mode is normal

JC3_dffs[41]_lut_out = Y1L833Q & (ND1_ID_LOAD # JC3_dffs[42]) # !Y1L833Q & !ND1_ID_LOAD & JC3_dffs[42];
JC3_dffs[41] = DFFE(JC3_dffs[41]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC10_10_D3
--operation mode is normal

JC2_dffs[41]_lut_out = JC2_dffs[42] & (JB33_sload_path[41] # !NB1L32Q) # !JC2_dffs[42] & JB33_sload_path[41] & NB1L32Q;
JC2_dffs[41] = DFFE(JC2_dffs[41]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC2_12_D3
--operation mode is normal

JC5_dffs[41]_lut_out = WC1L9Q & JB33_sload_path[41] # !WC1L9Q & JC5_dffs[42];
JC5_dffs[41] = DFFE(JC5_dffs[41]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L833Q is slaveregister:slaveregister_inst|dom_id[41]~reg0 at LC8_10_C2
--operation mode is normal

Y1L833Q_lut_out = LE1_MASTERHWDATA[9];
Y1L833Q = DFFE(Y1L833Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC3_16_C2
--operation mode is normal

JC3_dffs[42]_lut_out = Y1L933Q & (ND1_ID_LOAD # JC3_dffs[43]) # !Y1L933Q & !ND1_ID_LOAD & JC3_dffs[43];
JC3_dffs[42] = DFFE(JC3_dffs[42]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC4_10_D3
--operation mode is normal

JC2_dffs[42]_lut_out = JC2_dffs[43] & (JB33_sload_path[42] # !NB1L32Q) # !JC2_dffs[43] & NB1L32Q & JB33_sload_path[42];
JC2_dffs[42] = DFFE(JC2_dffs[42]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC6_12_D3
--operation mode is normal

JC5_dffs[42]_lut_out = WC1L9Q & JB33_sload_path[42] # !WC1L9Q & JC5_dffs[43];
JC5_dffs[42] = DFFE(JC5_dffs[42]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L933Q is slaveregister:slaveregister_inst|dom_id[42]~reg0 at LC1_6_C2
--operation mode is normal

Y1L933Q_lut_out = LE1_MASTERHWDATA[10];
Y1L933Q = DFFE(Y1L933Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC9_11_C2
--operation mode is normal

JC3_dffs[43]_lut_out = ND1_ID_LOAD & Y1L043Q # !ND1_ID_LOAD & JC3_dffs[44];
JC3_dffs[43] = DFFE(JC3_dffs[43]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC5_10_D3
--operation mode is normal

JC2_dffs[43]_lut_out = JC2_dffs[44] & (JB33_sload_path[43] # !NB1L32Q) # !JC2_dffs[44] & NB1L32Q & JB33_sload_path[43];
JC2_dffs[43] = DFFE(JC2_dffs[43]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC7_12_D3
--operation mode is normal

JC5_dffs[43]_lut_out = WC1L9Q & JB33_sload_path[43] # !WC1L9Q & JC5_dffs[44];
JC5_dffs[43] = DFFE(JC5_dffs[43]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L043Q is slaveregister:slaveregister_inst|dom_id[43]~reg0 at LC8_7_C2
--operation mode is normal

Y1L043Q_lut_out = LE1_MASTERHWDATA[11];
Y1L043Q = DFFE(Y1L043Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC2_11_C2
--operation mode is normal

JC3_dffs[44]_lut_out = ND1_ID_LOAD & Y1L143Q # !ND1_ID_LOAD & JC3_dffs[45];
JC3_dffs[44] = DFFE(JC3_dffs[44]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC1_10_D3
--operation mode is normal

JC2_dffs[44]_lut_out = JB33_sload_path[44] & (NB1L32Q # JC2_dffs[45]) # !JB33_sload_path[44] & !NB1L32Q & JC2_dffs[45];
JC2_dffs[44] = DFFE(JC2_dffs[44]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC10_12_D3
--operation mode is normal

JC5_dffs[44]_lut_out = WC1L9Q & JB33_sload_path[44] # !WC1L9Q & JC5_dffs[45];
JC5_dffs[44] = DFFE(JC5_dffs[44]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L143Q is slaveregister:slaveregister_inst|dom_id[44]~reg0 at LC10_7_C2
--operation mode is normal

Y1L143Q_lut_out = LE1_MASTERHWDATA[12];
Y1L143Q = DFFE(Y1L143Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC10_11_C2
--operation mode is normal

JC3_dffs[45]_lut_out = JC3_dffs[46] & (Y1L243Q # !ND1_ID_LOAD) # !JC3_dffs[46] & Y1L243Q & ND1_ID_LOAD;
JC3_dffs[45] = DFFE(JC3_dffs[45]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC8_10_D3
--operation mode is normal

JC2_dffs[45]_lut_out = JC2_dffs[46] & (JB33_sload_path[45] # !NB1L32Q) # !JC2_dffs[46] & NB1L32Q & JB33_sload_path[45];
JC2_dffs[45] = DFFE(JC2_dffs[45]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC1_12_D3
--operation mode is normal

JC5_dffs[45]_lut_out = WC1L9Q & JB33_sload_path[45] # !WC1L9Q & JC5_dffs[46];
JC5_dffs[45] = DFFE(JC5_dffs[45]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L243Q is slaveregister:slaveregister_inst|dom_id[45]~reg0 at LC9_7_C2
--operation mode is normal

Y1L243Q_lut_out = LE1_MASTERHWDATA[13];
Y1L243Q = DFFE(Y1L243Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC5_11_C2
--operation mode is normal

JC3_dffs[46]_lut_out = JC3_dffs[47] & (Y1L343Q # !ND1_ID_LOAD) # !JC3_dffs[47] & ND1_ID_LOAD & Y1L343Q;
JC3_dffs[46] = DFFE(JC3_dffs[46]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC7_10_D3
--operation mode is normal

JC2_dffs[46]_lut_out = JC2_dffs[47] & (JB33_sload_path[46] # !NB1L32Q) # !JC2_dffs[47] & JB33_sload_path[46] & NB1L32Q;
JC2_dffs[46] = DFFE(JC2_dffs[46]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC5_12_D3
--operation mode is normal

JC5_dffs[46]_lut_out = WC1L9Q & JB33_sload_path[46] # !WC1L9Q & JC5_dffs[47];
JC5_dffs[46] = DFFE(JC5_dffs[46]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L343Q is slaveregister:slaveregister_inst|dom_id[46]~reg0 at LC10_6_C2
--operation mode is normal

Y1L343Q_lut_out = LE1_MASTERHWDATA[14];
Y1L343Q = DFFE(Y1L343Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--JC3_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC7_11_C2
--operation mode is normal

JC3_dffs[47]_lut_out = Y1L443Q & ND1_ID_LOAD;
JC3_dffs[47] = DFFE(JC3_dffs[47]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst37);


--JC2_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC3_10_D3
--operation mode is normal

JC2_dffs[47]_lut_out = NB1L32Q & JB33_sload_path[47];
JC2_dffs[47] = DFFE(JC2_dffs[47]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst36);


--JC5_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC3_12_D3
--operation mode is normal

JC5_dffs[47]_lut_out = JB33_sload_path[47] & WC1L9Q;
JC5_dffs[47] = DFFE(JC5_dffs[47]_lut_out, GLOBAL(FE1_outclock0), , , MB1_inst38);


--Y1L443Q is slaveregister:slaveregister_inst|dom_id[47]~reg0 at LC6_10_C2
--operation mode is normal

Y1L443Q_lut_out = LE1_MASTERHWDATA[15];
Y1L443Q = DFFE(Y1L443Q_lut_out, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , Y1L543);


--Y1L377 is slaveregister:slaveregister_inst|i~16445 at LC10_5_B3
--operation mode is normal

Y1L377 = B1L83Q & Y1L058 # !B1L83Q & Y1L158 & !B1L93Q;


--Y1L477 is slaveregister:slaveregister_inst|i~16447 at LC1_4_F3
--operation mode is normal

Y1L477 = B1L63Q & !B1L93Q & Y1L378 # !B1L63Q & Y1L478;


--Y1L577 is slaveregister:slaveregister_inst|i~16449 at LC3_4_F3
--operation mode is normal

Y1L577 = B1L93Q & Y1L778 # !B1L93Q & B1L63Q & JB4_sload_path[10];


--Y1L677 is slaveregister:slaveregister_inst|i~16451 at LC6_6_D3
--operation mode is normal

Y1L677 = B1L63Q & Y1L688 & !B1L93Q # !B1L63Q & Y1L788;


--Y1L777 is slaveregister:slaveregister_inst|i~16453 at LC3_6_D3
--operation mode is normal

Y1L777 = B1L93Q & Y1L098 # !B1L93Q & B1L63Q & JB4_sload_path[11];


--Y1L877 is slaveregister:slaveregister_inst|i~16455 at LC5_10_B3
--operation mode is normal

Y1L877 = B1L63Q & !B1L93Q & Y1L998 # !B1L63Q & Y1L009;


--Y1L977 is slaveregister:slaveregister_inst|i~16457 at LC10_10_B3
--operation mode is normal

Y1L977 = B1L93Q & Y1L309 # !B1L93Q & B1L63Q & JB4_sload_path[12];


--Y1L087 is slaveregister:slaveregister_inst|i~16459 at LC2_10_C3
--operation mode is normal

Y1L087 = B1L63Q & Y1L219 & !B1L93Q # !B1L63Q & Y1L319;


--Y1L187 is slaveregister:slaveregister_inst|i~16461 at LC9_10_C3
--operation mode is normal

Y1L187 = B1L93Q & Y1L619 # !B1L93Q & B1L63Q & JB4_sload_path[13];


--Y1L287 is slaveregister:slaveregister_inst|i~16463 at LC1_9_F3
--operation mode is normal

Y1L287 = B1L63Q & Y1L529 & !B1L93Q # !B1L63Q & Y1L629;


--Y1L387 is slaveregister:slaveregister_inst|i~16465 at LC9_10_F3
--operation mode is normal

Y1L387 = B1L93Q & Y1L929 # !B1L93Q & B1L63Q & JB4_sload_path[14];


--Y1L487 is slaveregister:slaveregister_inst|i~16467 at LC2_6_C3
--operation mode is normal

Y1L487 = B1L93Q & Y1L839 # !B1L93Q & JB4_sload_path[15] & B1L63Q;


--DD1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92 at LC2_9_E1
--operation mode is normal

DD1L6 = JB9_pre_out[5] # JB9_pre_out[1] # JB9_pre_out[2] # DD1L7;


--DD1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96 at LC5_9_E1
--operation mode is normal

DD1L7 = JB9_pre_out[3] # JB9_pre_out[4] # !JB9_sload_path[0] # !WC1L61Q;


--DD1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92 at LC7_8_E1
--operation mode is normal

DD1L3 = JB9_pre_out[1] & JB9_pre_out[5] & DD1L4 & JB9_sload_path[0];


--DD1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96 at LC8_8_E1
--operation mode is normal

DD1L4 = JB9_pre_out[3] & DD1_b_non_empty & JB9_pre_out[4] & JB9_pre_out[2];


--MD1L59 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~354 at LC9_12_J3
--operation mode is normal

MD1L59 = (MD1L97 # MD1L18 # MD1L48 # MD1L77) & CASCADE(MD1L4);


--MD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~337 at LC8_11_J3
--operation mode is normal

MD1L48 = MD1L38 # MD1L57 & (MD1L16 # MD1L58);


--MD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341 at LC2_10_J3
--operation mode is normal

MD1L58 = MD1L56 # MD1L76 # MD1L68 # MD1L36;


--MD1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343 at LC6_9_J3
--operation mode is normal

MD1L68 = MD1L37 # MD1L17 # MD1L96;


--PC01_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC9_9_O4
--operation mode is normal

PC01_aeb_out = JB41_sload_path[4];


--PC4_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC4_1_N4
--operation mode is normal

PC4_aeb_out = JB2_sload_path[4];


--VD23L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0 at LC4_4_T3
--operation mode is normal

VD23L1 = ND1L97Q;


--QC2L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162 at LC10_15_K4
--operation mode is normal

QC2L81 = QC2_or_node[0][6];


--HB3L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC9_8_E1
--operation mode is normal

HB3L231 = !CD1_rd_ptr_lsb;


--JB1L3 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC2_1_R1
--operation mode is normal

JB1L3 = JB1L4 & JB1L3;


--JB22L81 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_14_S3
--operation mode is normal

JB22L81 = !JB22_cout;


--JB4L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_16_B3
--operation mode is normal

JB4L43 = !JB4_cout;


--JB8L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_5_E1
--operation mode is normal

JB8L41 = !JB8_cout;


--JB21L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_9_F2
--operation mode is normal

JB21L81 = !JB21_cout;


--JB2L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_2_N4
--operation mode is normal

JB2L31 = !JB2_cout;


--JB91L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC4_9_Y3
--operation mode is normal

JB91L8 = JB91_cout;


--JB02L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC8_10_Y3
--operation mode is normal

JB02L9 = !JB02_cout;


--JB61L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0 at LC1_10_Y3
--operation mode is normal

JB61L43 = !JB61_the_carries[10];


--JB81L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_5_G1
--operation mode is normal

JB81L81 = !JB81_cout;


--JB41L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_10_O4
--operation mode is normal

JB41L31 = !JB41_cout;


--JB51L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_9_O4
--operation mode is normal

JB51L11 = JB51_cout;


--JB02L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC4_10_Y3
--operation mode is arithmetic

JB02L3 = CARRY(JB91L8);


--WB1L061 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_4~18 at LC2_13_R1
--operation mode is arithmetic

WB1L061 = CARRY(WB1L441);


--~GND is ~GND at LC3_6_T1
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC6_7_A2
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_AA26
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AD10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AB10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AC10
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AA10
--operation mode is input

COINC_UP_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE10
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AF10
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE9
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AB9
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--CLK1p is CLK1p at Pin_R23
--operation mode is input

CLK1p = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AB11
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AC11
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AD11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AF11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AA12
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AB12
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AE11
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AC12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AD12
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC13
--operation mode is input

FLASH_AD_D[9] = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_H5
--operation mode is input

COM_AD_D[9] = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J3
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_L5
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_L4
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_J4
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L3
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_J5
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_K5
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K3
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_K4
--operation mode is input

COM_AD_D[4] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(FE1_outclock0);


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(!KB1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(GD1L51);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(GD1L31);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(GD1L21);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(GD1L9);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(GD1L8);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(GD1L7);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(GD1L6);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(GD1L5);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--DB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AB8
--operation mode is output
--register power-up is low

DB1_ATWDTrigger_sig = DFFE(DB1L2, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output
--register power-up is low

ATWDTrigger_0 = OUTPUT(DB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(BB1L712Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(BB1L9Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(CB1L671Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(BB1L812Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(BB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(BB1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(BB1L912Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(BB1L1Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(BB1L01Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(BB1L11Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--DB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AD7
--operation mode is output
--register power-up is low

DB2_ATWDTrigger_sig = DFFE(DB2L2, GLOBAL(FE2_outclock0), !GLOBAL(V1L4Q), , );

--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output
--register power-up is low

ATWDTrigger_1 = OUTPUT(DB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(BB2L912Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(BB2L9Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(CB2L671Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(BB2L022Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(BB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(BB2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(BB2L122Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(BB2L1Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(BB2L01Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(BB2L11Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl = OUTPUT(!P1L18Q);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl = OUTPUT(!P1L101Q);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE = OUTPUT(M1L3Q);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L81Q, !L1_i113);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L71Q, !L1_i113);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L61Q, !L1_i113);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L51Q, !L1_i113);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L41Q, !L1_i113);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L31Q, !L1_i113);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L21Q, !L1_i113);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L11Q, !L1_i113);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6] = OUTPUT(U1L35Q);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5] = OUTPUT(U1L25Q);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4] = OUTPUT(U1L15Q);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3] = OUTPUT(U1L05Q);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2] = OUTPUT(U1L94Q);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1] = OUTPUT(U1L84Q);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0] = OUTPUT(U1L74Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1L8Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L05Q, K1_i648);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AF9
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AA11
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L15Q, K1_i650);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AC9
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AD9
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(F1L81Q);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!F1L81Q);


--FL_PRE_TRIG is FL_PRE_TRIG at Pin_N25
--operation mode is output

FL_PRE_TRIG = OUTPUT(Y1_command_2_local[26]);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS_tri_out = TRI(Y1_command_2_local[28], Y1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK_tri_out = TRI(Y1_command_2_local[29], Y1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI_tri_out = TRI(Y1_command_2_local[30], Y1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7] at Pin_V20
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6] at Pin_V21
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!KB1_SYS_RESET);


--PDL_FPGA_D[5] is PDL_FPGA_D[5] at Pin_V22
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4] at Pin_U20
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3] at Pin_U21
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2] at Pin_T20
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1] at Pin_T21
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0] at Pin_R20
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11] at Pin_W20
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10] = OUTPUT(JB1_sload_path[0]);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9] = OUTPUT(GND);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8] = OUTPUT(GND);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7] = OUTPUT(GND);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6] = OUTPUT(GND);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5] = OUTPUT(GND);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3] = OUTPUT(K1_i1217);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2] = OUTPUT(K1_i1213);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1] = OUTPUT(K1L67);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0] = OUTPUT(K1L57);


--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--QE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

QE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(LE1L972, LE1L772);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--QE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

QE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(LE1L082, LE1L772);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--QE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

QE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(LE1L182, LE1L772);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--QE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

QE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(LE1L282, LE1L772);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--QE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

QE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(LE1L142, LE1L732);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--QE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

QE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(LE1L242, LE1L732);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--QE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

QE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(LE1L342, LE1L732);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--QE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

QE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(LE1L442, LE1L732);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--QE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

QE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(LE1L542, LE1L732);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--QE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

QE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(LE1L642, LE1L732);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--QE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

QE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(LE1L742, LE1L732);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--QE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

QE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(LE1L842, LE1L732);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--QE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

QE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(LE1L942, LE1L832);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--QE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

QE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(LE1L052, LE1L832);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--QE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

QE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(LE1L152, LE1L832);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--QE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

QE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(LE1L252, LE1L832);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--QE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

QE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(LE1L352, LE1L832);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--QE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

QE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(LE1L452, LE1L832);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--QE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

QE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(LE1L552, LE1L832);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--QE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

QE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(LE1L652, LE1L832);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--QE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

QE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(LE1L752, LE1L932);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--QE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

QE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(LE1L852, LE1L932);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--QE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

QE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(LE1L952, LE1L932);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--QE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

QE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(LE1L062, LE1L932);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--QE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

QE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(LE1L162, LE1L932);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--QE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

QE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(LE1L262, LE1L932);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--QE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

QE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(LE1L362, LE1L932);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--QE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

QE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(LE1L462, LE1L932);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--QE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

QE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(LE1L562, LE1L042);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--QE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

QE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(LE1L662, LE1L042);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--QE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

QE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(LE1L762, LE1L042);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--QE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

QE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(LE1L862, LE1L042);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--QE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

QE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(LE1L962, LE1L042);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--QE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

QE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(LE1L072, LE1L042);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--QE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

QE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(LE1L172, LE1L042);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--QE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

QE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(LE1L272, LE1L042);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--QE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

QE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(LE1L55, LE1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--QE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

QE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(LE1L65, LE1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--QE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

QE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(LE1L75, LE1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--QE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

QE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(LE1L85, LE1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--QE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

QE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(LE1L95, LE1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--QE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

QE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(LE1L06, LE1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--QE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

QE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(LE1L16, LE1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--QE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

QE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(LE1L26, LE1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--QE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

QE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(LE1L36, LE1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--QE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

QE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(LE1L46, LE1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--QE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

QE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(LE1L56, LE1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--QE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

QE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(LE1L66, LE1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--QE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

QE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(LE1L76, LE1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--QE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

QE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(LE1L86, LE1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--QE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

QE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(LE1L96, LE1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--QE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

QE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(LE1L07, LE1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--QE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

QE75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(LE1L453, LE1L843);
UARTRIN = BIDIR(UARTRIN_tri_out);


--QE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

QE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(LE1L643, LE1L843);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(LE1L153);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(LE1L653);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(LE1L953);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(LE1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(LE1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(LE1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(LE1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(LE1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(LE1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(LE1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(LE1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(LE1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(LE1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(LE1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(LE1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(LE1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(LE1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(LE1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(LE1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(LE1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(LE1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(LE1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(LE1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(LE1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(LE1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(LE1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(LE1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(LE1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(LE1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(LE1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(LE1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(LE1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(LE1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(LE1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(LE1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(LE1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(LE1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(LE1L671);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(LE1L771);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(LE1L871);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(LE1L971);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(LE1L081);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(LE1L181);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(LE1L281);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(LE1L381);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(LE1L481);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(LE1L581);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(LE1L681);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(LE1L781);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(LE1L881);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(LE1L981);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(LE1L091);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(LE1L991);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(LE1L002);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(LE1L332);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(LE1L432);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(LE1L532);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(LE1L632);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(LE1L382);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(LE1L191);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(LE1L582);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(LE1L591);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(LE1L791);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(LE1L391);


--RE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

RE1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(LE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();


--PB1L92 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|dac_max[5]~10 at LC6_15_T1
--operation mode is normal

PB1L92 = !PB1L03Q;


--PB1L13 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|dac_max[6]~11 at LC3_15_T1
--operation mode is normal

PB1L13 = !PB1L23Q;


--PB1L43 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[1]~16 at LC6_7_D1
--operation mode is normal

PB1L43 = !PB1L53Q;


--PB1L73 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|rec_del[3]~17 at LC5_10_F1
--operation mode is normal

PB1L73 = !PB1L83Q;


--PB1L34 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[0]~16 at LC7_6_G1
--operation mode is normal

PB1L34 = !PB1L44Q;


--PB1L54 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[1]~17 at LC9_15_G1
--operation mode is normal

PB1L54 = !PB1L64Q;


--PB1L74 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[2]~18 at LC7_15_G1
--operation mode is normal

PB1L74 = !PB1L84Q;


--PB1L94 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[3]~19 at LC6_15_G1
--operation mode is normal

PB1L94 = !PB1L05Q;


--PB1L15 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[4]~20 at LC5_15_T1
--operation mode is normal

PB1L15 = !PB1L25Q;


--PB1L35 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[5]~21 at LC5_13_G1
--operation mode is normal

PB1L35 = !PB1L45Q;


--PB1L55 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[6]~22 at LC3_13_G1
--operation mode is normal

PB1L55 = !PB1L65Q;


--PB1L75 is dcom_ap:dcom_ap_inst|test_and_tresholds:test_and_tresholds|send_del[7]~23 at LC3_6_G1
--operation mode is normal

PB1L75 = !PB1L85Q;






