// Library - 16nm_Tests, Cell - 6T_SDP_BANK_Test, View - schematic
// LAST TIME SAVED: Apr  4 19:54:06 2015
// NETLIST TIME: Apr 12 21:13:42 2015
`timescale 1ps / 1ps 

module cdsModule_19 ( RA_Ack, ReadAck, ReadData, WA_Ack, WD_Ack,
     WriteAck, RD_Ack, RRW, R_Address, WRW, W_Address, WriteData );

output  ReadAck, WriteAck;


output [7:0]  WD_Ack;
output [4:0]  WA_Ack;
output [4:0]  RA_Ack;
output [31:0]  ReadData;

input [31:0]  WriteData;
input [1:0]  RRW;
input [7:0]  RD_Ack;
input [19:0]  W_Address;
input [1:0]  WRW;
input [19:0]  R_Address;

// Buses in the design

wire  [19:0]  cdsbus0;

wire  [19:0]  R_AddressT;

wire  [1:0]  WRWT;

wire  [31:0]  WriteDataT;

wire  [19:0]  W_AddressT;

wire  [31:0]  ReadDataT;

wire  [4:0]  RA_AckT;

wire  [7:0]  cdsbus1;

wire  [1:0]  cdsbus2;

wire  [1:0]  cdsbus3;

wire  [1:0]  RRWT;

wire  [19:0]  cdsbus4;

wire  [7:0]  cdsbus5;

wire  [31:0]  cdsbus6;

wire  [31:0]  cdsbus7;

wire  [7:0]  WD_AckT;

wire  [4:0]  WA_AckT;

wire  [4:0]  cdsbus8;

wire  [7:0]  RD_AckT;

wire  [4:0]  cdsbus9;

// begin interface element definitions

wire cdsNet0;
wire cdsNet1;
reg mixedNet99998;
reg mixedNet99997;
reg mixedNet99995;
reg mixedNet99994;
reg mixedNet99993;
reg mixedNet99992;
reg mixedNet99988;
reg mixedNet99987;
reg mixedNet99986;
reg mixedNet99985;
reg mixedNet99982;
reg mixedNet99979;
reg mixedNet99970;
reg mixedNet99968;
reg mixedNet99965;
reg mixedNet99963;
reg mixedNet99957;
reg mixedNet99956;
reg mixedNet99953;
reg mixedNet99952;
reg mixedNet99947;
reg mixedNet99944;
reg mixedNet99933;
reg mixedNet99932;
reg mixedNet99931;
reg mixedNet99930;
reg mixedNet99924;
reg mixedNet99914;
reg mixedNet99911;
reg mixedNet99906;
reg mixedNet99904;
reg mixedNet99903;
reg mixedNet99901;
reg mixedNet99899;
reg mixedNet99898;
reg mixedNet99897;
reg mixedNet99896;
reg mixedNet99895;
reg mixedNet99894;
reg mixedNet99893;
reg mixedNet99892;
reg mixedNet99887;
reg mixedNet99886;
reg mixedNet99884;
reg mixedNet99883;
reg mixedNet99879;
reg mixedNet99878;
reg mixedNet99877;
reg mixedNet99875;
reg mixedNet99872;
reg mixedNet99867;
reg mixedNet99864;
assign cdsbus7[18] = mixedNet99998;
assign cdsbus7[16] = mixedNet99997;
assign cdsbus7[4] = mixedNet99995;
assign cdsbus7[19] = mixedNet99994;
assign cdsbus8[3] = mixedNet99993;
assign cdsbus8[4] = mixedNet99992;
assign cdsNet0 = mixedNet99988;
assign cdsbus7[10] = mixedNet99987;
assign cdsbus7[5] = mixedNet99986;
assign cdsbus7[9] = mixedNet99985;
assign cdsbus7[7] = mixedNet99982;
assign cdsbus7[20] = mixedNet99979;
assign cdsbus5[3] = mixedNet99970;
assign cdsbus9[2] = mixedNet99968;
assign cdsbus7[23] = mixedNet99965;
assign cdsbus7[30] = mixedNet99963;
assign cdsbus9[0] = mixedNet99957;
assign cdsbus7[29] = mixedNet99956;
assign cdsNet1 = mixedNet99953;
assign cdsbus7[26] = mixedNet99952;
assign cdsbus5[6] = mixedNet99947;
assign cdsbus9[3] = mixedNet99944;
assign cdsbus8[1] = mixedNet99933;
assign cdsbus7[8] = mixedNet99932;
assign cdsbus9[1] = mixedNet99931;
assign cdsbus7[27] = mixedNet99930;
assign cdsbus5[2] = mixedNet99924;
assign cdsbus8[0] = mixedNet99914;
assign cdsbus7[17] = mixedNet99911;
assign cdsbus8[2] = mixedNet99906;
assign cdsbus5[1] = mixedNet99904;
assign cdsbus7[25] = mixedNet99903;
assign cdsbus5[0] = mixedNet99901;
assign cdsbus7[24] = mixedNet99899;
assign cdsbus7[3] = mixedNet99898;
assign cdsbus7[22] = mixedNet99897;
assign cdsbus7[13] = mixedNet99896;
assign cdsbus7[12] = mixedNet99895;
assign cdsbus7[2] = mixedNet99894;
assign cdsbus7[21] = mixedNet99893;
assign cdsbus7[0] = mixedNet99892;
assign cdsbus7[11] = mixedNet99887;
assign cdsbus7[28] = mixedNet99886;
assign cdsbus7[1] = mixedNet99884;
assign cdsbus7[31] = mixedNet99883;
assign cdsbus7[15] = mixedNet99879;
assign cdsbus7[14] = mixedNet99878;
assign cdsbus5[7] = mixedNet99877;
assign cdsbus5[5] = mixedNet99875;
assign cdsbus5[4] = mixedNet99872;
assign cdsbus9[4] = mixedNet99867;
assign cdsbus7[6] = mixedNet99864;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_SDP_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

