INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robin/Dev/alu_vhdl/alu_vhdl.sim/sim_1/synth/func/xsim/alu_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robin/Dev/alu_vhdl/alu_vhdl.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
