module intsructionMem (input logic [31:0] a,
							  output logic [31:0] rd);
				
<<<<<<< HEAD:imem.sv
logic [31:0] RAM[256:0];

initial
	$readmemh("C:/arm/Hex.txt",RAM);
	assign rd = RAM[a[31:2]]; // word aligned
=======
	logic [31:0] RAM[63:0];

	initial
		$readmemh("C:/arm/memfile.dat", RAM);
		assign rd = RAM[a[31:2]]; // word aligned
>>>>>>> master:Modules/instructionMem.bak

endmodule 