Library IEEE;
USE IEEE.Std_logic_1164.all;

entity D_flip_flop is 
   port(	Q : out std_logic; 
		Q_not : out std_logic;    
      		Clk :in std_logic;   
      		D :in  std_logic    
   	);
end D_flip_flop;

architecture Behavioral of D_flip_flop is  
	signal q_s: std_logic;

	begin  
 		process(Clk)
 			begin 
    				if(Clk = '1' and Clk'event) then
   					q_s <= D; 
    				end if;       
 		end process;
		Q <= q_s;  
		Q_not <= not q_s;
end Behavioral;
