<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/root/.rustup/toolchains/1.66.0-x86_64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/riscv_shared/mod.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>mod.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../../../../../../../normalize.css"><link rel="stylesheet" href="../../../../../../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../../../../../../../ayu.css" disabled><link rel="stylesheet" href="../../../../../../../../../dark.css" disabled><link rel="stylesheet" href="../../../../../../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../../../../../../storage.js"></script><script defer src="../../../../../../../../../source-script.js"></script><script defer src="../../../../../../../../../source-files.js"></script><script defer src="../../../../../../../../../main.js"></script><noscript><link rel="stylesheet" href="../../../../../../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../../../../../../logo.svg"><style>body { padding-bottom: 30px; }</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../../../../../../../../core/index.html"><img class="rust-logo" src="../../../../../../../../../logo.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../../../../../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../../../../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../../../../../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
</pre><pre class="rust"><code><span class="doccomment">//! Shared RISC-V intrinsics
</span><span class="kw">mod </span>p;

<span class="kw">pub use </span>p::<span class="kw-2">*</span>;

<span class="kw">use </span><span class="kw">crate</span>::arch::asm;

<span class="doccomment">/// Generates the `PAUSE` instruction
///
/// The PAUSE instruction is a HINT that indicates the current hart&#39;s rate of instruction retirement
/// should be temporarily reduced or paused. The duration of its effect must be bounded and may be zero.
</span><span class="attribute">#[inline]
</span><span class="kw">pub fn </span>pause() {
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x0F, 0, x0, x0, 0x010&quot;</span>, options(nomem, nostack)) }
}

<span class="doccomment">/// Generates the `NOP` instruction
///
/// The NOP instruction does not change any architecturally visible state, except for
/// advancing the `pc` and incrementing any applicable performance counters.
</span><span class="attribute">#[inline]
</span><span class="kw">pub fn </span>nop() {
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;nop&quot;</span>, options(nomem, nostack)) }
}

<span class="doccomment">/// Generates the `WFI` instruction
///
/// The WFI instruction provides a hint to the implementation that the current hart can be stalled
/// until an interrupt might need servicing. This instruction is a hint,
/// and a legal implementation is to simply implement WFI as a NOP.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>wfi() {
    <span class="macro">asm!</span>(<span class="string">&quot;wfi&quot;</span>, options(nomem, nostack))
}

<span class="doccomment">/// Generates the `FENCE.I` instruction
///
/// A FENCE.I instruction ensures that a subsequent instruction fetch on a RISC-V hart will see
/// any previous data stores already visible to the same RISC-V hart.
///
/// FENCE.I does not ensure that other RISC-V harts&#39; instruction fetches will observe the
/// local hart&#39;s stores in a multiprocessor system.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>fence_i() {
    <span class="macro">asm!</span>(<span class="string">&quot;fence.i&quot;</span>, options(nostack))
}

<span class="doccomment">/// Supervisor memory management fence for given virtual address and address space
///
/// The fence orders only reads and writes made to leaf page table entries corresponding to
/// the virtual address in parameter `vaddr`, for the address space identified by integer parameter
/// `asid`. Accesses to global mappings are not ordered. The fence also invalidates all
/// address-translation cache entries that contain leaf page table entries corresponding to the
/// virtual address in parameter `vaddr` and that match the address space identified by integer
/// parameter `asid`, except for entries containing global mappings.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sfence_vma(vaddr: usize, asid: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma {}, {}&quot;</span>, <span class="kw">in</span>(reg) vaddr, <span class="kw">in</span>(reg) asid, options(nostack))
}

<span class="doccomment">/// Supervisor memory management fence for given virtual address
///
/// The fence orders only reads and writes made to leaf page table entries corresponding to
/// the virtual address in parameter `vaddr`, for all address spaces.
/// The fence also invalidates all address-translation cache entries that contain leaf page
/// table entries corresponding to the virtual address in parameter `vaddr`, for all address spaces.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sfence_vma_vaddr(vaddr: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma {}, x0&quot;</span>, <span class="kw">in</span>(reg) vaddr, options(nostack))
}

<span class="doccomment">/// Supervisor memory management fence for given address space
///
/// The fence orders all reads and writes made to any level of the page tables,
/// but only for the address space identified by integer parameter `asid`.
///
/// Accesses to global mappings are not ordered. The fence also invalidates all
/// address-translation cache entries matching the address space identified by integer
/// parameter `asid`, except for entries containing global mappings.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sfence_vma_asid(asid: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma x0, {}&quot;</span>, <span class="kw">in</span>(reg) asid, options(nostack))
}

<span class="doccomment">/// Supervisor memory management fence for all address spaces and virtual addresses
///
/// The fence orders all reads and writes made to any level of the page
/// tables, for all address spaces. The fence also invalidates all address-translation cache entries,
/// for all address spaces.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sfence_vma_all() {
    <span class="macro">asm!</span>(<span class="string">&quot;sfence.vma&quot;</span>, options(nostack))
}

<span class="doccomment">/// Invalidate supervisor translation cache for given virtual address and address space
///
/// This instruction invalidates any address-translation cache entries that an
/// `SFENCE.VMA` instruction with the same values of `vaddr` and `asid` would invalidate.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sinval_vma(vaddr: usize, asid: usize) {
    <span class="comment">// asm!(&quot;sinval.vma {}, {}&quot;, in(reg) vaddr, in(reg) asid, options(nostack))
    </span><span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x0B, x0, {}, {}&quot;</span>, <span class="kw">in</span>(reg) vaddr, <span class="kw">in</span>(reg) asid, options(nostack))
}

<span class="doccomment">/// Invalidate supervisor translation cache for given virtual address
///
/// This instruction invalidates any address-translation cache entries that an
/// `SFENCE.VMA` instruction with the same values of `vaddr` and `asid` would invalidate.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sinval_vma_vaddr(vaddr: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x0B, x0, {}, x0&quot;</span>, <span class="kw">in</span>(reg) vaddr, options(nostack))
}

<span class="doccomment">/// Invalidate supervisor translation cache for given address space
///
/// This instruction invalidates any address-translation cache entries that an
/// `SFENCE.VMA` instruction with the same values of `vaddr` and `asid` would invalidate.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sinval_vma_asid(asid: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x0B, x0, x0, {}&quot;</span>, <span class="kw">in</span>(reg) asid, options(nostack))
}

<span class="doccomment">/// Invalidate supervisor translation cache for all address spaces and virtual addresses
///
/// This instruction invalidates any address-translation cache entries that an
/// `SFENCE.VMA` instruction with the same values of `vaddr` and `asid` would invalidate.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sinval_vma_all() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x0B, x0, x0, x0&quot;</span>, options(nostack))
}

<span class="doccomment">/// Generates the `SFENCE.W.INVAL` instruction
///
/// This instruction guarantees that any previous stores already visible to the current RISC-V hart
/// are ordered before subsequent `SINVAL.VMA` instructions executed by the same hart.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sfence_w_inval() {
    <span class="comment">// asm!(&quot;sfence.w.inval&quot;, options(nostack))
    </span><span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0, x0, x0, 0x180&quot;</span>, options(nostack))
}

<span class="doccomment">/// Generates the `SFENCE.INVAL.IR` instruction
///
/// This instruction guarantees that any previous SINVAL.VMA instructions executed by the current hart
/// are ordered before subsequent implicit references by that hart to the memory-management data structures.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>sfence_inval_ir() {
    <span class="comment">// asm!(&quot;sfence.inval.ir&quot;, options(nostack))
    </span><span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0, x0, x0, 0x181&quot;</span>, options(nostack))
}

<span class="doccomment">/// Loads virtual machine memory by signed byte integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// i.e., with the address translation and protection, and the endianness, that apply to memory
/// accesses in either VS-mode or VU-mode.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.B`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hlv_b(src: <span class="kw-2">*const </span>i8) -&gt; i8 {
    <span class="kw">let </span>value: i8;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x600&quot;</span>, out(reg) value, <span class="kw">in</span>(reg) src, options(readonly, nostack));
    value
}

<span class="doccomment">/// Loads virtual machine memory by unsigned byte integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// i.e., with the address translation and protection, and the endianness, that apply to memory
/// accesses in either VS-mode or VU-mode.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.BU`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hlv_bu(src: <span class="kw-2">*const </span>u8) -&gt; u8 {
    <span class="kw">let </span>value: u8;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x601&quot;</span>, out(reg) value, <span class="kw">in</span>(reg) src, options(readonly, nostack));
    value
}

<span class="doccomment">/// Loads virtual machine memory by signed half integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// i.e., with the address translation and protection, and the endianness, that apply to memory
/// accesses in either VS-mode or VU-mode.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.H`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hlv_h(src: <span class="kw-2">*const </span>i16) -&gt; i16 {
    <span class="kw">let </span>value: i16;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x640&quot;</span>, out(reg) value, <span class="kw">in</span>(reg) src, options(readonly, nostack));
    value
}

<span class="doccomment">/// Loads virtual machine memory by unsigned half integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// i.e., with the address translation and protection, and the endianness, that apply to memory
/// accesses in either VS-mode or VU-mode.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.HU`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hlv_hu(src: <span class="kw-2">*const </span>u16) -&gt; u16 {
    <span class="kw">let </span>value: u16;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x641&quot;</span>, out(reg) value, <span class="kw">in</span>(reg) src, options(readonly, nostack));
    value
}

<span class="doccomment">/// Accesses virtual machine instruction by unsigned half integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// the memory being read must be executable in both stages of address translation,
/// but read permission is not required.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HLVX.HU`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hlvx_hu(src: <span class="kw-2">*const </span>u16) -&gt; u16 {
    <span class="kw">let </span>insn: u16;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x643&quot;</span>, out(reg) insn, <span class="kw">in</span>(reg) src, options(readonly, nostack));
    insn
}

<span class="doccomment">/// Loads virtual machine memory by signed word integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// i.e., with the address translation and protection, and the endianness, that apply to memory
/// accesses in either VS-mode or VU-mode.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HLV.W`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hlv_w(src: <span class="kw-2">*const </span>i32) -&gt; i32 {
    <span class="kw">let </span>value: i32;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x680&quot;</span>, out(reg) value, <span class="kw">in</span>(reg) src, options(readonly, nostack));
    value
}

<span class="doccomment">/// Accesses virtual machine instruction by unsigned word integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// the memory being read must be executable in both stages of address translation,
/// but read permission is not required.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HLVX.WU`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hlvx_wu(src: <span class="kw-2">*const </span>u32) -&gt; u32 {
    <span class="kw">let </span>insn: u32;
    <span class="macro">asm!</span>(<span class="string">&quot;.insn i 0x73, 0x4, {}, {}, 0x683&quot;</span>, out(reg) insn, <span class="kw">in</span>(reg) src, options(readonly, nostack));
    insn
}

<span class="doccomment">/// Stores virtual machine memory by byte integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// i.e., with the address translation and protection, and the endianness, that apply to memory
/// accesses in either VS-mode or VU-mode.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HSV.B`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hsv_b(dst: <span class="kw-2">*mut </span>i8, src: i8) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0x4, 0x31, x0, {}, {}&quot;</span>, <span class="kw">in</span>(reg) dst, <span class="kw">in</span>(reg) src, options(nostack));
}

<span class="doccomment">/// Stores virtual machine memory by half integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// i.e., with the address translation and protection, and the endianness, that apply to memory
/// accesses in either VS-mode or VU-mode.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HSV.H`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hsv_h(dst: <span class="kw-2">*mut </span>i16, src: i16) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0x4, 0x33, x0, {}, {}&quot;</span>, <span class="kw">in</span>(reg) dst, <span class="kw">in</span>(reg) src, options(nostack));
}

<span class="doccomment">/// Stores virtual machine memory by word integer
///
/// This instruction performs an explicit memory access as though `V=1`;
/// i.e., with the address translation and protection, and the endianness, that apply to memory
/// accesses in either VS-mode or VU-mode.
///
/// This function is unsafe for it accesses the virtual supervisor or user via a `HSV.W`
/// instruction which is effectively a dereference to any memory address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hsv_w(dst: <span class="kw-2">*mut </span>i32, src: i32) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0x4, 0x35, x0, {}, {}&quot;</span>, <span class="kw">in</span>(reg) dst, <span class="kw">in</span>(reg) src, options(nostack));
}

<span class="doccomment">/// Hypervisor memory management fence for given guest virtual address and guest address space
///
/// Guarantees that any previous stores already visible to the current hart are ordered before all
/// implicit reads by that hart done for VS-stage address translation for instructions that:
/// - are subsequent to the `HFENCE.VVMA`, and
/// - execute when `hgatp.VMID` has the same setting as it did when `HFENCE.VVMA` executed.
///
/// This fence specifies a single guest virtual address, and a single guest address-space identifier.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hfence_vvma(vaddr: usize, asid: usize) {
    <span class="comment">// asm!(&quot;hfence.vvma {}, {}&quot;, in(reg) vaddr, in(reg) asid)
    </span><span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x11, x0, {}, {}&quot;</span>, <span class="kw">in</span>(reg) vaddr, <span class="kw">in</span>(reg) asid, options(nostack))
}

<span class="doccomment">/// Hypervisor memory management fence for given guest virtual address
///
/// Guarantees that any previous stores already visible to the current hart are ordered before all
/// implicit reads by that hart done for VS-stage address translation for instructions that:
/// - are subsequent to the `HFENCE.VVMA`, and
/// - execute when `hgatp.VMID` has the same setting as it did when `HFENCE.VVMA` executed.
///
/// This fence specifies a single guest virtual address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hfence_vvma_vaddr(vaddr: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x11, x0, {}, x0&quot;</span>, <span class="kw">in</span>(reg) vaddr, options(nostack))
}

<span class="doccomment">/// Hypervisor memory management fence for given guest address space
///
/// Guarantees that any previous stores already visible to the current hart are ordered before all
/// implicit reads by that hart done for VS-stage address translation for instructions that:
/// - are subsequent to the `HFENCE.VVMA`, and
/// - execute when `hgatp.VMID` has the same setting as it did when `HFENCE.VVMA` executed.
///
/// This fence specifies a single guest address-space identifier.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hfence_vvma_asid(asid: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x11, x0, x0, {}&quot;</span>, <span class="kw">in</span>(reg) asid, options(nostack))
}

<span class="doccomment">/// Hypervisor memory management fence for all guest address spaces and guest virtual addresses
///
/// Guarantees that any previous stores already visible to the current hart are ordered before all
/// implicit reads by that hart done for VS-stage address translation for instructions that:
/// - are subsequent to the `HFENCE.VVMA`, and
/// - execute when `hgatp.VMID` has the same setting as it did when `HFENCE.VVMA` executed.
///
/// This fence applies to any guest address spaces and guest virtual addresses.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hfence_vvma_all() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x11, x0, x0, x0&quot;</span>, options(nostack))
}

<span class="doccomment">/// Hypervisor memory management fence for guest physical address and virtual machine
///
/// Guarantees that any previous stores already visible to the current hart are ordered before all implicit reads
/// by that hart done for G-stage address translation for instructions that follow the HFENCE.GVMA.
///
/// This fence specifies a single guest physical address, **shifted right by 2 bits**, and a single virtual machine
/// by virtual machine identifier (VMID).
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hfence_gvma(gaddr: usize, vmid: usize) {
    <span class="comment">// asm!(&quot;hfence.gvma {}, {}&quot;, in(reg) gaddr, in(reg) vmid, options(nostack))
    </span><span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x31, x0, {}, {}&quot;</span>, <span class="kw">in</span>(reg) gaddr, <span class="kw">in</span>(reg) vmid, options(nostack))
}

<span class="doccomment">/// Hypervisor memory management fence for guest physical address
///
/// Guarantees that any previous stores already visible to the current hart are ordered before all implicit reads
/// by that hart done for G-stage address translation for instructions that follow the HFENCE.GVMA.
///
/// This fence specifies a single guest physical address; **the physical address should be shifted right by 2 bits**.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hfence_gvma_gaddr(gaddr: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x31, x0, {}, x0&quot;</span>, <span class="kw">in</span>(reg) gaddr, options(nostack))
}

<span class="doccomment">/// Hypervisor memory management fence for given virtual machine
///
/// Guarantees that any previous stores already visible to the current hart are ordered before all implicit reads
/// by that hart done for G-stage address translation for instructions that follow the HFENCE.GVMA.
///
/// This fence specifies a single virtual machine by virtual machine identifier (VMID).
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hfence_gvma_vmid(vmid: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x31, x0, x0, {}&quot;</span>, <span class="kw">in</span>(reg) vmid, options(nostack))
}

<span class="doccomment">/// Hypervisor memory management fence for all virtual machines and guest physical addresses
///
/// Guarantees that any previous stores already visible to the current hart are ordered before all implicit reads
/// by that hart done for G-stage address translation for instructions that follow the HFENCE.GVMA.
///
/// This fence specifies all guest physical addresses and all virtual machines.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hfence_gvma_all() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x31, x0, x0, x0&quot;</span>, options(nostack))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for given guest virtual address and guest address space
///
/// This instruction invalidates any address-translation cache entries that an
/// `HFENCE.VVMA` instruction with the same values of `vaddr` and `asid` would invalidate.
///
/// This fence specifies a single guest virtual address, and a single guest address-space identifier.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hinval_vvma(vaddr: usize, asid: usize) {
    <span class="comment">// asm!(&quot;hinval.vvma {}, {}&quot;, in(reg) vaddr, in(reg) asid, options(nostack))
    </span><span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x13, x0, {}, {}&quot;</span>, <span class="kw">in</span>(reg) vaddr, <span class="kw">in</span>(reg) asid, options(nostack))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for given guest virtual address
///
/// This instruction invalidates any address-translation cache entries that an
/// `HFENCE.VVMA` instruction with the same values of `vaddr` and `asid` would invalidate.
///
/// This fence specifies a single guest virtual address.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hinval_vvma_vaddr(vaddr: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x13, x0, {}, x0&quot;</span>, <span class="kw">in</span>(reg) vaddr, options(nostack))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for given guest address space
///
/// This instruction invalidates any address-translation cache entries that an
/// `HFENCE.VVMA` instruction with the same values of `vaddr` and `asid` would invalidate.
///
/// This fence specifies a single guest address-space identifier.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hinval_vvma_asid(asid: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x13, x0, x0, {}&quot;</span>, <span class="kw">in</span>(reg) asid, options(nostack))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for all guest address spaces and guest virtual addresses
///
/// This instruction invalidates any address-translation cache entries that an
/// `HFENCE.VVMA` instruction with the same values of `vaddr` and `asid` would invalidate.
///
/// This fence applies to any guest address spaces and guest virtual addresses.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hinval_vvma_all() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x13, x0, x0, x0&quot;</span>, options(nostack))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for guest physical address and virtual machine
///
/// This instruction invalidates any address-translation cache entries that an
/// `HFENCE.GVMA` instruction with the same values of `gaddr` and `vmid` would invalidate.
///
/// This fence specifies a single guest physical address, **shifted right by 2 bits**, and a single virtual machine
/// by virtual machine identifier (VMID).
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hinval_gvma(gaddr: usize, vmid: usize) {
    <span class="comment">// asm!(&quot;hinval.gvma {}, {}&quot;, in(reg) gaddr, in(reg) vmid, options(nostack))
    </span><span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x33, x0, {}, {}&quot;</span>, <span class="kw">in</span>(reg) gaddr, <span class="kw">in</span>(reg) vmid, options(nostack))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for guest physical address
///
/// This instruction invalidates any address-translation cache entries that an
/// `HFENCE.GVMA` instruction with the same values of `gaddr` and `vmid` would invalidate.
///
/// This fence specifies a single guest physical address; **the physical address should be shifted right by 2 bits**.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hinval_gvma_gaddr(gaddr: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x33, x0, {}, x0&quot;</span>, <span class="kw">in</span>(reg) gaddr, options(nostack))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for given virtual machine
///
/// This instruction invalidates any address-translation cache entries that an
/// `HFENCE.GVMA` instruction with the same values of `gaddr` and `vmid` would invalidate.
///
/// This fence specifies a single virtual machine by virtual machine identifier (VMID).
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hinval_gvma_vmid(vmid: usize) {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x33, x0, x0, {}&quot;</span>, <span class="kw">in</span>(reg) vmid, options(nostack))
}

<span class="doccomment">/// Invalidate hypervisor translation cache for all virtual machines and guest physical addresses
///
/// This instruction invalidates any address-translation cache entries that an
/// `HFENCE.GVMA` instruction with the same values of `gaddr` and `vmid` would invalidate.
///
/// This fence specifies all guest physical addresses and all virtual machines.
</span><span class="attribute">#[inline]
</span><span class="kw">pub unsafe fn </span>hinval_gvma_all() {
    <span class="macro">asm!</span>(<span class="string">&quot;.insn r 0x73, 0, 0x33, x0, x0, x0&quot;</span>, options(nostack))
}

<span class="doccomment">/// Reads the floating-point control and status register `fcsr`
///
/// Register `fcsr` is a 32-bit read/write register that selects the dynamic rounding mode
/// for floating-point arithmetic operations and holds the accrued exception flag.
///
/// Accoding to &quot;F&quot; Standard Extension for Single-Precision Floating-Point, Version 2.2,
/// register `fcsr` is defined as:
///
/// | Bit index | Meaning |
/// |:----------|:--------|
/// | 0..=4 | Accrued Exceptions (`fflags`) |
/// | 5..=7 | Rounding Mode (`frm`) |
/// | 8..=31 | _Reserved_ |
///
/// For definition of each field, visit [`frrm`] and [`frflags`].
///
/// [`frrm`]: fn.frrm.html
/// [`frflags`]: fn.frflags.html
</span><span class="attribute">#[inline]
</span><span class="kw">pub fn </span>frcsr() -&gt; u32 {
    <span class="kw">let </span>value: u32;
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;frcsr {}&quot;</span>, out(reg) value, options(nomem, nostack)) };
    value
}

<span class="doccomment">/// Swaps the floating-point control and status register `fcsr`
///
/// This function swaps the value in `fcsr` by copying the original value to be returned,
/// and then writing a new value obtained from input variable `value` into `fcsr`.
</span><span class="attribute">#[inline]
</span><span class="kw">pub fn </span>fscsr(value: u32) -&gt; u32 {
    <span class="kw">let </span>original: u32;
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;fscsr {}, {}&quot;</span>, out(reg) original, <span class="kw">in</span>(reg) value, options(nomem, nostack)) }
    original
}

<span class="doccomment">/// Reads the floating-point rounding mode register `frm`
///
/// Accoding to &quot;F&quot; Standard Extension for Single-Precision Floating-Point, Version 2.2,
/// the rounding mode field is defined as listed in the table below:
///
/// | Rounding Mode | Mnemonic | Meaning |
/// |:-------------|:----------|:---------|
/// | 000 | RNE | Round to Nearest, ties to Even |
/// | 001 | RTZ | Round towards Zero |
/// | 010 | RDN | Round Down (towards −∞) |
/// | 011 | RUP | Round Up (towards +∞) |
/// | 100 | RMM | Round to Nearest, ties to Max Magnitude |
/// | 101 |     | _Reserved for future use._ |
/// | 110 |     | _Reserved for future use._ |
/// | 111 | DYN | In Rounding Mode register, _reserved_. |
</span><span class="attribute">#[inline]
</span><span class="kw">pub fn </span>frrm() -&gt; u32 {
    <span class="kw">let </span>value: u32;
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;frrm {}&quot;</span>, out(reg) value, options(nomem, nostack)) };
    value
}

<span class="doccomment">/// Swaps the floating-point rounding mode register `frm`
///
/// This function swaps the value in `frm` by copying the original value to be returned,
/// and then writing a new value obtained from the three least-significant bits of
/// input variable `value` into `frm`.
</span><span class="attribute">#[inline]
</span><span class="kw">pub fn </span>fsrm(value: u32) -&gt; u32 {
    <span class="kw">let </span>original: u32;
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;fsrm {}, {}&quot;</span>, out(reg) original, <span class="kw">in</span>(reg) value, options(nomem, nostack)) }
    original
}

<span class="doccomment">/// Reads the floating-point accrued exception flags register `fflags`
///
/// The accrued exception flags indicate the exception conditions that have arisen
/// on any floating-point arithmetic instruction since the field was last reset by software.
///
/// Accoding to &quot;F&quot; Standard Extension for Single-Precision Floating-Point, Version 2.2,
/// the accured exception flags is defined as a bit vector of 5 bits.
/// The meaning of each binary bit is listed in the table below.
///
/// | Bit index | Mnemonic | Meaning |
/// |:--|:---|:-----------------|
/// | 4 | NV | Invalid Operation |
/// | 3 | DZ | Divide by Zero |
/// | 2 | OF | Overflow |
/// | 1 | UF | Underflow |
/// | 0 | NX | Inexact |
</span><span class="attribute">#[inline]
</span><span class="kw">pub fn </span>frflags() -&gt; u32 {
    <span class="kw">let </span>value: u32;
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;frflags {}&quot;</span>, out(reg) value, options(nomem, nostack)) };
    value
}

<span class="doccomment">/// Swaps the floating-point accrued exception flags register `fflags`
///
/// This function swaps the value in `fflags` by copying the original value to be returned,
/// and then writing a new value obtained from the five least-significant bits of
/// input variable `value` into `fflags`.
</span><span class="attribute">#[inline]
</span><span class="kw">pub fn </span>fsflags(value: u32) -&gt; u32 {
    <span class="kw">let </span>original: u32;
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;fsflags {}, {}&quot;</span>, out(reg) original, <span class="kw">in</span>(reg) value, options(nomem, nostack)) }
    original
}

<span class="doccomment">/// `P0` transformation function as is used in the SM3 hash algorithm
///
/// This function is included in `Zksh` extension. It&#39;s defined as:
///
/// ```text
/// P0(X) = X ⊕ (X ≪ 9) ⊕ (X ≪ 17)
/// ```
///
/// where `⊕` represents 32-bit xor, and `≪ k` represents rotate left by `k` bits.
///
/// In the SM3 algorithm, the `P0` transformation is used as `E ← P0(TT2)` when the
/// compression function `CF` uses the intermediate value `TT2` to calculate
/// the variable `E` in one iteration for subsequent processes.
///
/// According to RISC-V Cryptography Extensions, Volume I, the execution latency of
/// this instruction must always be independent from the data it operates on.
</span><span class="attribute">#[inline]
#[target_feature(enable = <span class="string">&quot;zksh&quot;</span>)]
</span><span class="kw">pub fn </span>sm3p0(x: u32) -&gt; u32 {
    <span class="kw">let </span>ans: u32;
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;sm3p0 {}, {}&quot;</span>, lateout(reg) ans, <span class="kw">in</span>(reg) x, options(pure, nomem, nostack)) };
    ans
}

<span class="doccomment">/// `P1` transformation function as is used in the SM3 hash algorithm
///
/// This function is included in `Zksh` extension. It&#39;s defined as:
///
/// ```text
/// P1(X) = X ⊕ (X ≪ 15) ⊕ (X ≪ 23)
/// ```
///
/// where `⊕` represents 32-bit xor, and `≪ k` represents rotate left by `k` bits.
///
/// In the SM3 algorithm, the `P1` transformation is used to expand message,
/// where expanded word `Wj` can be generated from the previous words.
/// The whole process can be described as the following pseudocode:
///
/// ```text
/// FOR j=16 TO 67
///     Wj ← P1(Wj−16 ⊕ Wj−9 ⊕ (Wj−3 ≪ 15)) ⊕ (Wj−13 ≪ 7) ⊕ Wj−6
/// ENDFOR
/// ```
///
/// According to RISC-V Cryptography Extensions, Volume I, the execution latency of
/// this instruction must always be independent from the data it operates on.
</span><span class="attribute">#[inline]
#[target_feature(enable = <span class="string">&quot;zksh&quot;</span>)]
</span><span class="kw">pub fn </span>sm3p1(x: u32) -&gt; u32 {
    <span class="kw">let </span>ans: u32;
    <span class="kw">unsafe </span>{ <span class="macro">asm!</span>(<span class="string">&quot;sm3p1 {}, {}&quot;</span>, lateout(reg) ans, <span class="kw">in</span>(reg) x, options(pure, nomem, nostack)) };
    ans
}

<span class="doccomment">/// Accelerates the round function `F` in the SM4 block cipher algorithm
///
/// This instruction is included in extension `Zksed`. It&#39;s defined as:
///
/// ```text
/// SM4ED(x, a, BS) = x ⊕ T(ai)
/// ... where
/// ai = a.bytes[BS]
/// T(ai) = L(τ(ai))
/// bi = τ(ai) = SM4-S-Box(ai)
/// ci = L(bi) = bi ⊕ (bi ≪ 2) ⊕ (bi ≪ 10) ⊕ (bi ≪ 18) ⊕ (bi ≪ 24)
/// SM4ED = (ci ≪ (BS * 8)) ⊕ x
/// ```
///
/// where `⊕` represents 32-bit xor, and `≪ k` represents rotate left by `k` bits.
/// As is defined above, `T` is a combined transformation of non linear S-Box transform `τ`
/// and linear layer transform `L`.
///
/// In the SM4 algorithm, the round function `F` is defined as:
///
/// ```text
/// F(x0, x1, x2, x3, rk) = x0 ⊕ T(x1 ⊕ x2 ⊕ x3 ⊕ rk)
/// ... where
/// T(A) = L(τ(A))
/// B = τ(A) = (SM4-S-Box(a0), SM4-S-Box(a1), SM4-S-Box(a2), SM4-S-Box(a3))
/// C = L(B) = B ⊕ (B ≪ 2) ⊕ (B ≪ 10) ⊕ (B ≪ 18) ⊕ (B ≪ 24)
/// ```
///
/// It can be implemented by `sm4ed` instruction like:
///
/// ```no_run
/// # #[cfg(any(target_arch = &quot;riscv32&quot;, target_arch = &quot;riscv64&quot;))]
/// # fn round_function(x0: u32, x1: u32, x2: u32, x3: u32, rk: u32) -&gt; u32 {
/// # #[cfg(target_arch = &quot;riscv32&quot;)] use core::arch::riscv32::sm4ed;
/// # #[cfg(target_arch = &quot;riscv64&quot;)] use core::arch::riscv64::sm4ed;
/// let a = x1 ^ x2 ^ x3 ^ rk;
/// let c0 = sm4ed::&lt;0&gt;(x0, a);
/// let c1 = sm4ed::&lt;1&gt;(c0, a); // c1 represents c[0..=1], etc.
/// let c2 = sm4ed::&lt;2&gt;(c1, a);
/// let c3 = sm4ed::&lt;3&gt;(c2, a);
/// return c3; // c3 represents c[0..=3]
/// # }
/// ```
///
/// According to RISC-V Cryptography Extensions, Volume I, the execution latency of
/// this instruction must always be independent from the data it operates on.
</span><span class="attribute">#[inline]
#[target_feature(enable = <span class="string">&quot;zksed&quot;</span>)]
</span><span class="kw">pub fn </span>sm4ed&lt;<span class="kw">const </span>BS: u8&gt;(x: u32, a: u32) -&gt; u32 {
    <span class="macro">static_assert!</span>(BS: u8 <span class="kw">where </span>BS &lt;= <span class="number">3</span>);
    <span class="kw">let </span>ans: u32;
    <span class="kw">unsafe </span>{
        <span class="macro">asm!</span>(<span class="string">&quot;sm4ed {}, {}, {}, {}&quot;</span>, lateout(reg) ans, <span class="kw">in</span>(reg) x, <span class="kw">in</span>(reg) a, <span class="kw">const </span>BS, options(pure, nomem, nostack))
    };
    ans
}

<span class="doccomment">/// Accelerates the key schedule operation in the SM4 block cipher algorithm
///
/// This instruction is included in extension `Zksed`. It&#39;s defined as:
///
/// ```text
/// SM4KS(x, k, BS) = x ⊕ T&#39;(ki)
/// ... where
/// ki = k.bytes[BS]
/// T&#39;(ki) = L&#39;(τ(ki))
/// bi = τ(ki) = SM4-S-Box(ki)
/// ci = L&#39;(bi) = bi ⊕ (bi ≪ 13) ⊕ (bi ≪ 23)
/// SM4KS = (ci ≪ (BS * 8)) ⊕ x
/// ```
///
/// where `⊕` represents 32-bit xor, and `≪ k` represents rotate left by `k` bits.
/// As is defined above, `T&#39;` is a combined transformation of non linear S-Box transform `τ`
/// and the replaced linear layer transform `L&#39;`.
///
/// In the SM4 algorithm, the key schedule is defined as:
///
/// ```text
/// rk[i] = K[i+4] = K[i] ⊕ T&#39;(K[i+1] ⊕ K[i+2] ⊕ K[i+3] ⊕ CK[i])
/// ... where
/// K[0..=3] = MK[0..=3] ⊕ FK[0..=3]
/// T&#39;(K) = L&#39;(τ(K))
/// B = τ(K) = (SM4-S-Box(k0), SM4-S-Box(k1), SM4-S-Box(k2), SM4-S-Box(k3))
/// C = L&#39;(B) = B ⊕ (B ≪ 13) ⊕ (B ≪ 23)
/// ```
///
/// where `MK` represents the input 128-bit encryption key,
/// constants `FK` and `CK` are fixed system configuration constant values defined by the SM4 algorithm.
/// Hence, the key schedule operation can be implemented by `sm4ks` instruction like:
///
/// ```no_run
/// # #[cfg(any(target_arch = &quot;riscv32&quot;, target_arch = &quot;riscv64&quot;))]
/// # fn key_schedule(k0: u32, k1: u32, k2: u32, k3: u32, ck_i: u32) -&gt; u32 {
/// # #[cfg(target_arch = &quot;riscv32&quot;)] use core::arch::riscv32::sm4ks;
/// # #[cfg(target_arch = &quot;riscv64&quot;)] use core::arch::riscv64::sm4ks;
/// let k = k1 ^ k2 ^ k3 ^ ck_i;
/// let c0 = sm4ks::&lt;0&gt;(k0, k);
/// let c1 = sm4ks::&lt;1&gt;(c0, k); // c1 represents c[0..=1], etc.
/// let c2 = sm4ks::&lt;2&gt;(c1, k);
/// let c3 = sm4ks::&lt;3&gt;(c2, k);
/// return c3; // c3 represents c[0..=3]
/// # }
/// ```
///
/// According to RISC-V Cryptography Extensions, Volume I, the execution latency of
/// this instruction must always be independent from the data it operates on.
</span><span class="attribute">#[inline]
#[target_feature(enable = <span class="string">&quot;zksed&quot;</span>)]
</span><span class="kw">pub fn </span>sm4ks&lt;<span class="kw">const </span>BS: u8&gt;(x: u32, k: u32) -&gt; u32 {
    <span class="macro">static_assert!</span>(BS: u8 <span class="kw">where </span>BS &lt;= <span class="number">3</span>);
    <span class="kw">let </span>ans: u32;
    <span class="kw">unsafe </span>{
        <span class="macro">asm!</span>(<span class="string">&quot;sm4ks {}, {}, {}, {}&quot;</span>, lateout(reg) ans, <span class="kw">in</span>(reg) x, <span class="kw">in</span>(reg) k, <span class="kw">const </span>BS, options(pure, nomem, nostack))
    };
    ans
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../../../../../../" data-current-crate="core" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0 (69f9c33d7 2022-12-12)" ></div><div style="position: fixed; bottom: 0; left: 0; background-color: #FFC2AA; width: 100%; color: black; padding: 3px; text-align: center; z-index: 999;">This documentation is an old archive. Please see <a style="color: #671b00; text-decoration-line: underline;" href="https://rust.docs.kernel.org">https://rust.docs.kernel.org</a> instead.</div></body></html>