Timing Analyzer report for VGA_Img
Thu Apr 20 17:14:35 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'vga_ctrl:u_vga_ctrl|clk_25M'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'vga_ctrl:u_vga_ctrl|clk_25M'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'vga_ctrl:u_vga_ctrl|clk_25M'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'vga_ctrl:u_vga_ctrl|clk_25M'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'vga_ctrl:u_vga_ctrl|clk_25M'
 35. Fast 1200mV 0C Model Hold: 'vga_ctrl:u_vga_ctrl|clk_25M'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; VGA_Img                                                 ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-8         ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; clk                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                         ;
; vga_ctrl:u_vga_ctrl|clk_25M ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:u_vga_ctrl|clk_25M } ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+-------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+-------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 207.56 MHz  ; 207.56 MHz      ; vga_ctrl:u_vga_ctrl|clk_25M ;                                                               ;
; 1223.99 MHz ; 250.0 MHz       ; clk                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -3.897 ; -22.919       ;
; vga_ctrl:u_vga_ctrl|clk_25M ; -3.818 ; -193.214      ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; clk                         ; 0.402 ; 0.000         ;
; vga_ctrl:u_vga_ctrl|clk_25M ; 0.405 ; 0.000         ;
+-----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -3.000 ; -11.995       ;
; vga_ctrl:u_vga_ctrl|clk_25M ; -1.285 ; -79.670       ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -3.897 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.867      ;
; -3.895 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.868      ;
; -3.793 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.766      ;
; -3.785 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.758      ;
; -3.778 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.748      ;
; -3.770 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.740      ;
; -3.753 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.726      ;
; -3.752 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.722      ;
; -3.751 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.724      ;
; -3.736 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.706      ;
; -3.683 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.653      ;
; -3.682 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.652      ;
; -3.674 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.644      ;
; -3.645 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.615      ;
; -3.643 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.616      ;
; -3.640 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.610      ;
; -3.613 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.583      ;
; -3.605 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.575      ;
; -3.588 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.561      ;
; -3.587 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.560      ;
; -3.581 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.551      ;
; -3.571 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.541      ;
; -3.551 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.521      ;
; -3.541 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.511      ;
; -3.539 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.509      ;
; -3.512 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.482      ;
; -3.508 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.479      ;
; -3.500 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.470      ;
; -3.486 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.459      ;
; -3.482 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.452      ;
; -3.471 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.441      ;
; -3.449 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.419      ;
; -3.447 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.417      ;
; -3.440 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.410      ;
; -3.432 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.402      ;
; -3.431 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.401      ;
; -3.423 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.394      ;
; -3.415 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.386      ;
; -3.408 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.381      ;
; -3.401 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.015     ; 3.374      ;
; -3.398 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.368      ;
; -3.397 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.367      ;
; -3.395 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.365      ;
; -3.394 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.364      ;
; -3.381 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.352      ;
; -3.380 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.350      ;
; -3.378 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.348      ;
; -3.375 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.345      ;
; -3.361 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.331      ;
; -3.341 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.311      ;
; -3.337 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.308      ;
; -3.307 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.278      ;
; -3.307 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.277      ;
; -3.306 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.276      ;
; -3.297 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.267      ;
; -3.295 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.265      ;
; -3.256 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.227      ;
; -3.241 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.211      ;
; -3.228 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.198      ;
; -3.205 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.176      ;
; -3.188 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.159      ;
; -3.165 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.135      ;
; -3.133 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.103      ;
; -3.124 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.018     ; 3.094      ;
; -3.116 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.087      ;
; -3.038 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -1.017     ; 3.009      ;
; -0.643 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.500        ; 2.889      ; 4.252      ;
; -0.083 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; 2.889      ; 4.192      ;
; 0.183  ; data_gen:u_data_gen|data_dis[6]  ; data_gen:u_data_gen|data_dis[6]  ; clk                         ; clk         ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; data_gen:u_data_gen|data_dis[0]  ; data_gen:u_data_gen|data_dis[0]  ; clk                         ; clk         ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; data_gen:u_data_gen|data_dis[14] ; data_gen:u_data_gen|data_dis[14] ; clk                         ; clk         ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; data_gen:u_data_gen|data_dis[10] ; data_gen:u_data_gen|data_dis[10] ; clk                         ; clk         ; 1.000        ; -0.081     ; 0.734      ;
; 0.183  ; data_gen:u_data_gen|data_dis[22] ; data_gen:u_data_gen|data_dis[22] ; clk                         ; clk         ; 1.000        ; -0.081     ; 0.734      ;
; 0.184  ; data_gen:u_data_gen|data_dis[16] ; data_gen:u_data_gen|data_dis[16] ; clk                         ; clk         ; 1.000        ; -0.080     ; 0.734      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_ctrl:u_vga_ctrl|clk_25M'                                                                                                                     ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.818 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.734      ;
; -3.815 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.731      ;
; -3.814 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.730      ;
; -3.814 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.730      ;
; -3.811 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.727      ;
; -3.811 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.727      ;
; -3.810 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.726      ;
; -3.807 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.723      ;
; -3.806 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.722      ;
; -3.802 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.718      ;
; -3.801 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.717      ;
; -3.798 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.714      ;
; -3.797 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.713      ;
; -3.794 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.710      ;
; -3.789 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.705      ;
; -3.774 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.689      ;
; -3.774 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.689      ;
; -3.772 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.687      ;
; -3.771 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.686      ;
; -3.771 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.686      ;
; -3.770 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.685      ;
; -3.770 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.685      ;
; -3.770 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.685      ;
; -3.768 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.683      ;
; -3.767 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.682      ;
; -3.767 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.682      ;
; -3.766 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.681      ;
; -3.757 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.672      ;
; -3.757 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.672      ;
; -3.755 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.670      ;
; -3.754 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.669      ;
; -3.754 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.669      ;
; -3.753 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.668      ;
; -3.687 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.066     ; 4.619      ;
; -3.685 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.066     ; 4.617      ;
; -3.684 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.066     ; 4.616      ;
; -3.682 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.066     ; 4.614      ;
; -3.677 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.066     ; 4.609      ;
; -3.638 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.554      ;
; -3.634 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.550      ;
; -3.621 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.537      ;
; -3.621 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.537      ;
; -3.618 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.534      ;
; -3.617 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.533      ;
; -3.614 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.530      ;
; -3.609 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.525      ;
; -3.604 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.520      ;
; -3.601 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.517      ;
; -3.600 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.516      ;
; -3.597 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.513      ;
; -3.592 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.508      ;
; -3.584 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.500      ;
; -3.581 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.497      ;
; -3.580 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.496      ;
; -3.577 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.492      ;
; -3.577 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.492      ;
; -3.577 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.493      ;
; -3.575 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.491      ;
; -3.575 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.490      ;
; -3.574 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.489      ;
; -3.574 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.489      ;
; -3.573 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.488      ;
; -3.572 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.488      ;
; -3.572 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.488      ;
; -3.571 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.487      ;
; -3.568 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.484      ;
; -3.563 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[6] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.479      ;
; -3.563 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.479      ;
; -3.561 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[7] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.477      ;
; -3.560 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.475      ;
; -3.560 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.475      ;
; -3.559 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[6] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.475      ;
; -3.558 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.473      ;
; -3.557 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.472      ;
; -3.557 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.472      ;
; -3.557 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[7] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.473      ;
; -3.556 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.474      ;
; -3.556 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.471      ;
; -3.554 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.472      ;
; -3.552 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.470      ;
; -3.552 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.470      ;
; -3.551 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.469      ;
; -3.550 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.468      ;
; -3.550 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.468      ;
; -3.548 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.466      ;
; -3.548 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.466      ;
; -3.547 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.465      ;
; -3.546 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[6] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.462      ;
; -3.546 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.464      ;
; -3.544 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[7] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.082     ; 4.460      ;
; -3.544 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.462      ;
; -3.540 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.455      ;
; -3.540 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.455      ;
; -3.539 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_r[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.457      ;
; -3.538 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.066     ; 4.470      ;
; -3.538 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.453      ;
; -3.537 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.452      ;
; -3.537 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.083     ; 4.452      ;
; -3.537 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_r[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.080     ; 4.455      ;
; -3.536 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.066     ; 4.468      ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.402 ; data_gen:u_data_gen|data_dis[6]  ; data_gen:u_data_gen|data_dis[6]  ; clk                         ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; data_gen:u_data_gen|data_dis[0]  ; data_gen:u_data_gen|data_dis[0]  ; clk                         ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; data_gen:u_data_gen|data_dis[14] ; data_gen:u_data_gen|data_dis[14] ; clk                         ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; data_gen:u_data_gen|data_dis[10] ; data_gen:u_data_gen|data_dis[10] ; clk                         ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; data_gen:u_data_gen|data_dis[22] ; data_gen:u_data_gen|data_dis[22] ; clk                         ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; data_gen:u_data_gen|data_dis[16] ; data_gen:u_data_gen|data_dis[16] ; clk                         ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.584 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; 3.000      ; 4.032      ;
; 1.142 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; -0.500       ; 3.000      ; 4.090      ;
; 2.159 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 1.643      ;
; 2.204 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 1.689      ;
; 2.288 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 1.772      ;
; 2.298 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 1.782      ;
; 2.333 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 1.818      ;
; 2.343 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 1.828      ;
; 2.422 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 1.906      ;
; 2.472 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 1.958      ;
; 2.502 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 1.986      ;
; 2.527 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.011      ;
; 2.541 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 2.026      ;
; 2.561 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.045      ;
; 2.601 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.087      ;
; 2.611 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.097      ;
; 2.680 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 2.165      ;
; 2.690 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.174      ;
; 2.697 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.181      ;
; 2.700 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.184      ;
; 2.731 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.215      ;
; 2.734 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.218      ;
; 2.735 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.219      ;
; 2.747 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.231      ;
; 2.756 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.240      ;
; 2.758 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.242      ;
; 2.763 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.247      ;
; 2.770 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.254      ;
; 2.789 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.275      ;
; 2.804 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.288      ;
; 2.808 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 2.293      ;
; 2.814 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.298      ;
; 2.815 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 2.300      ;
; 2.819 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.303      ;
; 2.821 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.305      ;
; 2.826 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.310      ;
; 2.838 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.322      ;
; 2.839 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.323      ;
; 2.839 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.323      ;
; 2.867 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.351      ;
; 2.900 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.386      ;
; 2.918 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.402      ;
; 2.921 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.405      ;
; 2.957 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.443      ;
; 2.972 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 2.457      ;
; 2.991 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 2.476      ;
; 2.992 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 2.477      ;
; 3.007 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.731     ; 2.492      ;
; 3.009 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.495      ;
; 3.012 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.496      ;
; 3.019 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.503      ;
; 3.025 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.511      ;
; 3.050 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.534      ;
; 3.066 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.550      ;
; 3.069 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.553      ;
; 3.070 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.554      ;
; 3.079 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.563      ;
; 3.089 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.573      ;
; 3.155 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.639      ;
; 3.159 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.643      ;
; 3.178 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.662      ;
; 3.179 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.663      ;
; 3.187 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.673      ;
; 3.210 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.694      ;
; 3.211 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.697      ;
; 3.212 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.730     ; 2.698      ;
; 3.229 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.713      ;
; 3.230 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.732     ; 2.714      ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_ctrl:u_vga_ctrl|clk_25M'                                                                                                                            ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.405 ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga_ctrl:u_vga_ctrl|hsync          ; vga_ctrl:u_vga_ctrl|hsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.669      ;
; 0.448 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.713      ;
; 0.530 ; data_gen:u_data_gen|data_dis[14]   ; vga_ctrl:u_vga_ctrl|vga_g[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.763      ;
; 0.532 ; data_gen:u_data_gen|data_dis[14]   ; vga_ctrl:u_vga_ctrl|vga_g[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.765      ;
; 0.585 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.818      ;
; 0.592 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.015      ; 1.823      ;
; 0.593 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.015      ; 1.824      ;
; 0.595 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.015      ; 1.826      ;
; 0.596 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.015      ; 1.827      ;
; 0.597 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.015      ; 1.828      ;
; 0.599 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.015      ; 1.830      ;
; 0.633 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.866      ;
; 0.638 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.871      ;
; 0.640 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.873      ;
; 0.641 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.874      ;
; 0.643 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.876      ;
; 0.650 ; data_gen:u_data_gen|data_dis[22]   ; vga_ctrl:u_vga_ctrl|vga_r[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.883      ;
; 0.650 ; data_gen:u_data_gen|data_dis[22]   ; vga_ctrl:u_vga_ctrl|vga_r[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.017      ; 1.883      ;
; 0.660 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; data_gen:u_data_gen|data_dis[6]    ; vga_ctrl:u_vga_ctrl|vga_b[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.018      ; 1.895      ;
; 0.664 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; data_gen:u_data_gen|data_dis[6]    ; vga_ctrl:u_vga_ctrl|vga_b[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.018      ; 1.898      ;
; 0.665 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.929      ;
; 0.666 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.930      ;
; 0.668 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.933      ;
; 0.672 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.936      ;
; 0.674 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.938      ;
; 0.680 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.944      ;
; 0.682 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.947      ;
; 0.686 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.951      ;
; 0.686 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.016      ; 1.918      ;
; 0.686 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.016      ; 1.918      ;
; 0.687 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.016      ; 1.919      ;
; 0.688 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.953      ;
; 0.688 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.016      ; 1.920      ;
; 0.689 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.016      ; 1.921      ;
; 0.689 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 1.016      ; 1.921      ;
; 0.690 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.955      ;
; 0.693 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.958      ;
; 0.694 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.959      ;
; 0.696 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 0.961      ;
; 0.717 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[0]  ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 0.981      ;
; 0.818 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.082      ;
; 0.831 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.095      ;
; 0.833 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.097      ;
; 0.836 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.100      ;
; 0.958 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|vga_blk        ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.076      ; 1.220      ;
; 0.977 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.242      ;
; 0.981 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.076      ; 1.243      ;
; 0.983 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.247      ;
; 0.984 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.248      ;
; 0.985 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.250      ;
; 0.985 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.250      ;
; 0.985 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.250      ;
; 0.991 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.255      ;
; 0.992 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.256      ;
; 0.994 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.259      ;
; 0.999 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.263      ;
; 0.999 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.264      ;
; 1.004 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.268      ;
; 1.007 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.271      ;
; 1.009 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.274      ;
; 1.012 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.276      ;
; 1.014 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.279      ;
; 1.014 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.279      ;
; 1.015 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.280      ;
; 1.017 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.282      ;
; 1.020 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.285      ;
; 1.021 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.286      ;
; 1.022 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.287      ;
; 1.025 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.290      ;
; 1.026 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.291      ;
; 1.098 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.363      ;
; 1.104 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.368      ;
; 1.105 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.369      ;
; 1.106 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.371      ;
; 1.106 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.371      ;
; 1.106 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.371      ;
; 1.109 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.373      ;
; 1.111 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.376      ;
; 1.111 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.376      ;
; 1.111 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.376      ;
; 1.113 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.377      ;
; 1.118 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.382      ;
; 1.119 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|vga_blk        ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.076      ; 1.381      ;
; 1.120 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.385      ;
; 1.125 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.389      ;
; 1.125 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.390      ;
; 1.133 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.397      ;
; 1.135 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.400      ;
; 1.135 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.400      ;
; 1.138 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.402      ;
; 1.140 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.405      ;
; 1.143 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.079      ; 1.408      ;
; 1.144 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|h_addr[0]      ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.077      ; 1.407      ;
; 1.145 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.078      ; 1.409      ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+-------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+-------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 227.07 MHz  ; 227.07 MHz      ; vga_ctrl:u_vga_ctrl|clk_25M ;                                                               ;
; 1366.12 MHz ; 250.0 MHz       ; clk                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -3.407 ; -20.085       ;
; vga_ctrl:u_vga_ctrl|clk_25M ; -3.404 ; -171.714      ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; clk                         ; 0.354 ; 0.000         ;
; vga_ctrl:u_vga_ctrl|clk_25M ; 0.354 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -3.000 ; -11.995       ;
; vga_ctrl:u_vga_ctrl|clk_25M ; -1.285 ; -79.670       ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -3.407 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.480      ;
; -3.389 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.465      ;
; -3.376 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.452      ;
; -3.370 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.446      ;
; -3.354 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.427      ;
; -3.348 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.421      ;
; -3.342 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.418      ;
; -3.320 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.393      ;
; -3.302 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.375      ;
; -3.271 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.347      ;
; -3.265 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.338      ;
; -3.259 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.332      ;
; -3.241 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.314      ;
; -3.231 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.304      ;
; -3.205 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.278      ;
; -3.199 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.272      ;
; -3.183 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.256      ;
; -3.182 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.258      ;
; -3.171 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.244      ;
; -3.165 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.241      ;
; -3.149 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.222      ;
; -3.128 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.204      ;
; -3.105 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.181      ;
; -3.102 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.175      ;
; -3.093 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 3.167      ;
; -3.089 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.162      ;
; -3.083 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.156      ;
; -3.083 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.156      ;
; -3.082 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.155      ;
; -3.078 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.151      ;
; -3.058 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.131      ;
; -3.052 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.125      ;
; -3.025 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.098      ;
; -3.024 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.097      ;
; -3.022 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.095      ;
; -3.019 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 3.093      ;
; -3.017 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.090      ;
; -3.013 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 3.087      ;
; -3.007 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.083      ;
; -3.000 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.913     ; 3.076      ;
; -2.994 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.067      ;
; -2.992 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.065      ;
; -2.990 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.063      ;
; -2.988 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.061      ;
; -2.985 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 3.059      ;
; -2.971 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.044      ;
; -2.964 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.037      ;
; -2.951 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.024      ;
; -2.934 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.007      ;
; -2.932 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.005      ;
; -2.927 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 3.000      ;
; -2.923 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 2.996      ;
; -2.905 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 2.979      ;
; -2.896 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 2.969      ;
; -2.890 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 2.963      ;
; -2.869 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 2.943      ;
; -2.866 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 2.940      ;
; -2.836 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 2.909      ;
; -2.829 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 2.902      ;
; -2.826 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 2.899      ;
; -2.816 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 2.890      ;
; -2.787 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 2.860      ;
; -2.779 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 2.853      ;
; -2.760 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.916     ; 2.833      ;
; -2.748 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 2.822      ;
; -2.650 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.915     ; 2.724      ;
; -0.570 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.500        ; 2.624      ; 3.896      ;
; -0.014 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; 2.624      ; 3.840      ;
; 0.268  ; data_gen:u_data_gen|data_dis[6]  ; data_gen:u_data_gen|data_dis[6]  ; clk                         ; clk         ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; data_gen:u_data_gen|data_dis[0]  ; data_gen:u_data_gen|data_dis[0]  ; clk                         ; clk         ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; data_gen:u_data_gen|data_dis[14] ; data_gen:u_data_gen|data_dis[14] ; clk                         ; clk         ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; data_gen:u_data_gen|data_dis[10] ; data_gen:u_data_gen|data_dis[10] ; clk                         ; clk         ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; data_gen:u_data_gen|data_dis[22] ; data_gen:u_data_gen|data_dis[22] ; clk                         ; clk         ; 1.000        ; -0.072     ; 0.659      ;
; 0.268  ; data_gen:u_data_gen|data_dis[16] ; data_gen:u_data_gen|data_dis[16] ; clk                         ; clk         ; 1.000        ; -0.072     ; 0.659      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_ctrl:u_vga_ctrl|clk_25M'                                                                                                                      ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.404 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.328      ;
; -3.403 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.327      ;
; -3.402 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.326      ;
; -3.401 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.325      ;
; -3.401 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.325      ;
; -3.400 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.324      ;
; -3.397 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.321      ;
; -3.396 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.320      ;
; -3.396 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.320      ;
; -3.394 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.318      ;
; -3.393 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.317      ;
; -3.392 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.316      ;
; -3.391 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.315      ;
; -3.389 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.313      ;
; -3.384 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.308      ;
; -3.378 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.300      ;
; -3.378 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.300      ;
; -3.377 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.299      ;
; -3.377 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.299      ;
; -3.377 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.299      ;
; -3.376 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.298      ;
; -3.376 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.298      ;
; -3.375 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.297      ;
; -3.375 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.297      ;
; -3.375 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.297      ;
; -3.374 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.296      ;
; -3.374 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.296      ;
; -3.370 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.292      ;
; -3.370 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.292      ;
; -3.369 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.291      ;
; -3.368 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.290      ;
; -3.367 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.289      ;
; -3.367 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.289      ;
; -3.317 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.259      ;
; -3.315 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.257      ;
; -3.315 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.257      ;
; -3.312 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.254      ;
; -3.307 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.249      ;
; -3.257 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.181      ;
; -3.256 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.180      ;
; -3.249 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.173      ;
; -3.203 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.127      ;
; -3.201 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.125      ;
; -3.200 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.124      ;
; -3.199 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.123      ;
; -3.197 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.121      ;
; -3.196 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.120      ;
; -3.196 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.120      ;
; -3.194 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[6] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.118      ;
; -3.194 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.118      ;
; -3.193 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[6] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.117      ;
; -3.192 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[7] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.116      ;
; -3.192 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.116      ;
; -3.192 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.116      ;
; -3.191 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.115      ;
; -3.191 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.115      ;
; -3.191 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.133      ;
; -3.191 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[7] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.115      ;
; -3.189 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.131      ;
; -3.189 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.131      ;
; -3.187 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.111      ;
; -3.187 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.111      ;
; -3.186 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.128      ;
; -3.186 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[6] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.110      ;
; -3.184 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[7] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.108      ;
; -3.182 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.106      ;
; -3.181 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.123      ;
; -3.181 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.059     ; 4.121      ;
; -3.181 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.059     ; 4.121      ;
; -3.180 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.059     ; 4.120      ;
; -3.178 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.059     ; 4.118      ;
; -3.178 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.059     ; 4.118      ;
; -3.177 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.099      ;
; -3.177 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.099      ;
; -3.177 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.059     ; 4.117      ;
; -3.176 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.098      ;
; -3.175 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.097      ;
; -3.174 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.096      ;
; -3.174 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.096      ;
; -3.173 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.057     ; 4.115      ;
; -3.173 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.097      ;
; -3.173 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.095      ;
; -3.173 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.095      ;
; -3.172 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.074     ; 4.097      ;
; -3.172 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.094      ;
; -3.171 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.095      ;
; -3.171 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.093      ;
; -3.171 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.074     ; 4.096      ;
; -3.170 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.075     ; 4.094      ;
; -3.170 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.092      ;
; -3.170 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.092      ;
; -3.169 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.074     ; 4.094      ;
; -3.168 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.074     ; 4.093      ;
; -3.168 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.090      ;
; -3.168 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.090      ;
; -3.168 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.074     ; 4.093      ;
; -3.167 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_r[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.074     ; 4.092      ;
; -3.167 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.089      ;
; -3.167 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_r[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.074     ; 4.092      ;
; -3.166 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.077     ; 4.088      ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.354 ; data_gen:u_data_gen|data_dis[6]  ; data_gen:u_data_gen|data_dis[6]  ; clk                         ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; data_gen:u_data_gen|data_dis[0]  ; data_gen:u_data_gen|data_dis[0]  ; clk                         ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; data_gen:u_data_gen|data_dis[14] ; data_gen:u_data_gen|data_dis[14] ; clk                         ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; data_gen:u_data_gen|data_dis[10] ; data_gen:u_data_gen|data_dis[10] ; clk                         ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; data_gen:u_data_gen|data_dis[22] ; data_gen:u_data_gen|data_dis[22] ; clk                         ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; data_gen:u_data_gen|data_dis[16] ; data_gen:u_data_gen|data_dis[16] ; clk                         ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.557 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; 2.723      ; 3.694      ;
; 1.111 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; -0.500       ; 2.723      ; 3.748      ;
; 1.944 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.487      ;
; 1.991 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 1.535      ;
; 2.058 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.601      ;
; 2.064 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.607      ;
; 2.105 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 1.649      ;
; 2.111 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 1.655      ;
; 2.183 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.726      ;
; 2.233 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 1.779      ;
; 2.252 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.795      ;
; 2.271 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.814      ;
; 2.303 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.846      ;
; 2.317 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 1.861      ;
; 2.347 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 1.893      ;
; 2.353 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 1.899      ;
; 2.399 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 1.943      ;
; 2.432 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.975      ;
; 2.434 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.977      ;
; 2.438 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.981      ;
; 2.450 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 1.993      ;
; 2.457 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.000      ;
; 2.474 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.017      ;
; 2.475 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.018      ;
; 2.476 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.019      ;
; 2.483 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.026      ;
; 2.485 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.028      ;
; 2.491 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.034      ;
; 2.530 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.073      ;
; 2.532 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 2.076      ;
; 2.537 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.080      ;
; 2.538 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 2.082      ;
; 2.540 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.083      ;
; 2.540 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.083      ;
; 2.542 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 2.088      ;
; 2.545 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.088      ;
; 2.550 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.093      ;
; 2.554 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.097      ;
; 2.556 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.099      ;
; 2.571 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.114      ;
; 2.597 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 2.143      ;
; 2.636 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.179      ;
; 2.643 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.186      ;
; 2.677 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 2.221      ;
; 2.685 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 2.231      ;
; 2.687 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 2.231      ;
; 2.687 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 2.231      ;
; 2.710 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.253      ;
; 2.714 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.657     ; 2.258      ;
; 2.726 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 2.272      ;
; 2.729 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 2.275      ;
; 2.735 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.278      ;
; 2.745 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.288      ;
; 2.745 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.288      ;
; 2.750 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.293      ;
; 2.773 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.316      ;
; 2.783 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.326      ;
; 2.798 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.341      ;
; 2.840 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.383      ;
; 2.849 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.392      ;
; 2.859 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.402      ;
; 2.859 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.402      ;
; 2.875 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 2.421      ;
; 2.885 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 2.431      ;
; 2.885 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.655     ; 2.431      ;
; 2.914 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.457      ;
; 2.924 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.467      ;
; 2.924 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.658     ; 2.467      ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_ctrl:u_vga_ctrl|clk_25M'                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.354 ; vga_ctrl:u_vga_ctrl|hsync          ; vga_ctrl:u_vga_ctrl|hsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.597      ;
; 0.404 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.647      ;
; 0.520 ; data_gen:u_data_gen|data_dis[14]   ; vga_ctrl:u_vga_ctrl|vga_g[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.635      ;
; 0.522 ; data_gen:u_data_gen|data_dis[14]   ; vga_ctrl:u_vga_ctrl|vga_g[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.637      ;
; 0.548 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.661      ;
; 0.550 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.663      ;
; 0.551 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.664      ;
; 0.552 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.665      ;
; 0.554 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.667      ;
; 0.556 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.669      ;
; 0.570 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.685      ;
; 0.574 ; data_gen:u_data_gen|data_dis[6]    ; vga_ctrl:u_vga_ctrl|vga_b[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.915      ; 1.690      ;
; 0.578 ; data_gen:u_data_gen|data_dis[6]    ; vga_ctrl:u_vga_ctrl|vga_b[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.915      ; 1.694      ;
; 0.602 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.846      ;
; 0.606 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.850      ;
; 0.610 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.853      ;
; 0.613 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.728      ;
; 0.614 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.856      ;
; 0.617 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.732      ;
; 0.619 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.861      ;
; 0.620 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.863      ;
; 0.620 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.735      ;
; 0.620 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.735      ;
; 0.622 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.737      ;
; 0.625 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.868      ;
; 0.625 ; data_gen:u_data_gen|data_dis[22]   ; vga_ctrl:u_vga_ctrl|vga_r[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.740      ;
; 0.625 ; data_gen:u_data_gen|data_dis[22]   ; vga_ctrl:u_vga_ctrl|vga_r[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.914      ; 1.740      ;
; 0.626 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.869      ;
; 0.627 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.870      ;
; 0.631 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.874      ;
; 0.631 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.874      ;
; 0.633 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 0.876      ;
; 0.647 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[0]  ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 0.889      ;
; 0.656 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.769      ;
; 0.657 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.770      ;
; 0.657 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.770      ;
; 0.659 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.772      ;
; 0.660 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.773      ;
; 0.660 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.912      ; 1.773      ;
; 0.758 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.000      ;
; 0.769 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.011      ;
; 0.771 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.013      ;
; 0.774 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.016      ;
; 0.881 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|vga_blk        ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.069      ; 1.121      ;
; 0.890 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.133      ;
; 0.893 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.136      ;
; 0.896 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.140      ;
; 0.897 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.140      ;
; 0.897 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.140      ;
; 0.899 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.069      ; 1.139      ;
; 0.900 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.143      ;
; 0.907 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.149      ;
; 0.907 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.150      ;
; 0.908 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.151      ;
; 0.912 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.154      ;
; 0.913 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.156      ;
; 0.914 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.157      ;
; 0.918 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.160      ;
; 0.919 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.162      ;
; 0.919 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.162      ;
; 0.919 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.162      ;
; 0.919 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.162      ;
; 0.925 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.168      ;
; 0.930 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.173      ;
; 0.930 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.173      ;
; 0.989 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.232      ;
; 0.992 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.234      ;
; 0.993 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.235      ;
; 0.996 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.239      ;
; 0.996 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.239      ;
; 0.996 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.239      ;
; 0.999 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.241      ;
; 1.003 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.245      ;
; 1.006 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.249      ;
; 1.007 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.250      ;
; 1.007 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.250      ;
; 1.007 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.250      ;
; 1.010 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.252      ;
; 1.011 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.253      ;
; 1.017 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.259      ;
; 1.017 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.260      ;
; 1.018 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.261      ;
; 1.018 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.261      ;
; 1.024 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.267      ;
; 1.025 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|vga_blk        ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.069      ; 1.265      ;
; 1.028 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.071      ; 1.270      ;
; 1.029 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.272      ;
; 1.029 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.272      ;
; 1.029 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.072      ; 1.272      ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -1.446 ; -7.947        ;
; vga_ctrl:u_vga_ctrl|clk_25M ; -1.296 ; -60.092       ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; vga_ctrl:u_vga_ctrl|clk_25M ; 0.149 ; 0.000         ;
; clk                         ; 0.181 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk                         ; -3.000 ; -10.392       ;
; vga_ctrl:u_vga_ctrl|clk_25M ; -1.000 ; -62.000       ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.446 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.902      ;
; -1.419 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.871      ;
; -1.372 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.828      ;
; -1.350 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.806      ;
; -1.350 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.806      ;
; -1.336 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.792      ;
; -1.320 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.772      ;
; -1.320 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.776      ;
; -1.320 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.772      ;
; -1.320 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.772      ;
; -1.306 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.758      ;
; -1.293 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.745      ;
; -1.292 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.748      ;
; -1.282 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.734      ;
; -1.276 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.728      ;
; -1.275 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.727      ;
; -1.258 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.710      ;
; -1.254 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.706      ;
; -1.254 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.706      ;
; -1.240 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.692      ;
; -1.238 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.694      ;
; -1.238 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.690      ;
; -1.237 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.689      ;
; -1.231 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.683      ;
; -1.222 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.674      ;
; -1.219 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.671      ;
; -1.216 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.668      ;
; -1.206 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.662      ;
; -1.202 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.654      ;
; -1.196 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.648      ;
; -1.194 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.646      ;
; -1.193 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.645      ;
; -1.193 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.645      ;
; -1.187 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.641      ;
; -1.183 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.635      ;
; -1.176 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.628      ;
; -1.169 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.621      ;
; -1.159 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.611      ;
; -1.159 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.611      ;
; -1.156 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.612      ;
; -1.156 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.608      ;
; -1.152 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.604      ;
; -1.150 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.521     ; 1.606      ;
; -1.148 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.600      ;
; -1.147 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.599      ;
; -1.145 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.597      ;
; -1.143 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.597      ;
; -1.142 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.596      ;
; -1.136 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.590      ;
; -1.132 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.584      ;
; -1.130 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.584      ;
; -1.113 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.565      ;
; -1.113 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.567      ;
; -1.110 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.562      ;
; -1.098 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.552      ;
; -1.095 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.547      ;
; -1.089 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.541      ;
; -1.073 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.525      ;
; -1.072 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.524      ;
; -1.065 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.519      ;
; -1.061 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.515      ;
; -1.054 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.506      ;
; -1.015 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.467      ;
; -0.997 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.525     ; 1.449      ;
; -0.982 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.436      ;
; -0.971 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; -0.523     ; 1.425      ;
; -0.035 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.500        ; 1.515      ; 2.132      ;
; 0.485  ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 1.000        ; 1.515      ; 2.112      ;
; 0.595  ; data_gen:u_data_gen|data_dis[6]  ; data_gen:u_data_gen|data_dis[6]  ; clk                         ; clk         ; 1.000        ; -0.042     ; 0.350      ;
; 0.595  ; data_gen:u_data_gen|data_dis[0]  ; data_gen:u_data_gen|data_dis[0]  ; clk                         ; clk         ; 1.000        ; -0.042     ; 0.350      ;
; 0.595  ; data_gen:u_data_gen|data_dis[14] ; data_gen:u_data_gen|data_dis[14] ; clk                         ; clk         ; 1.000        ; -0.042     ; 0.350      ;
; 0.595  ; data_gen:u_data_gen|data_dis[10] ; data_gen:u_data_gen|data_dis[10] ; clk                         ; clk         ; 1.000        ; -0.042     ; 0.350      ;
; 0.596  ; data_gen:u_data_gen|data_dis[22] ; data_gen:u_data_gen|data_dis[22] ; clk                         ; clk         ; 1.000        ; -0.041     ; 0.350      ;
; 0.596  ; data_gen:u_data_gen|data_dis[16] ; data_gen:u_data_gen|data_dis[16] ; clk                         ; clk         ; 1.000        ; -0.041     ; 0.350      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_ctrl:u_vga_ctrl|clk_25M'                                                                                                                      ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.296 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.255      ;
; -1.294 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.253      ;
; -1.293 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.252      ;
; -1.290 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.249      ;
; -1.287 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.229      ;
; -1.285 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.244      ;
; -1.285 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.227      ;
; -1.285 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.227      ;
; -1.284 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.226      ;
; -1.283 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.225      ;
; -1.282 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.224      ;
; -1.281 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.222      ;
; -1.281 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.222      ;
; -1.281 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.223      ;
; -1.280 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.221      ;
; -1.279 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.220      ;
; -1.279 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.220      ;
; -1.279 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.221      ;
; -1.278 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.219      ;
; -1.277 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.219      ;
; -1.276 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.218      ;
; -1.275 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.217      ;
; -1.274 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.216      ;
; -1.274 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.216      ;
; -1.272 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.214      ;
; -1.269 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.210      ;
; -1.269 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.210      ;
; -1.268 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.210      ;
; -1.268 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.209      ;
; -1.268 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.209      ;
; -1.268 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.209      ;
; -1.267 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.208      ;
; -1.267 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.208      ;
; -1.267 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.208      ;
; -1.266 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.207      ;
; -1.266 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.207      ;
; -1.266 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.207      ;
; -1.265 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.206      ;
; -1.261 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.220      ;
; -1.260 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.219      ;
; -1.259 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.218      ;
; -1.258 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.217      ;
; -1.258 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.217      ;
; -1.257 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.216      ;
; -1.255 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.214      ;
; -1.254 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.213      ;
; -1.253 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.212      ;
; -1.251 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.210      ;
; -1.250 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.209      ;
; -1.250 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.209      ;
; -1.249 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.208      ;
; -1.247 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.206      ;
; -1.242 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.201      ;
; -1.229 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.188      ;
; -1.227 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.186      ;
; -1.226 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.185      ;
; -1.223 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.182      ;
; -1.221 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.163      ;
; -1.219 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.161      ;
; -1.218 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.177      ;
; -1.218 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.160      ;
; -1.215 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.157      ;
; -1.214 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.172      ;
; -1.214 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.172      ;
; -1.213 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.171      ;
; -1.212 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.170      ;
; -1.211 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.169      ;
; -1.210 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.152      ;
; -1.210 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.168      ;
; -1.209 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.151      ;
; -1.207 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.149      ;
; -1.206 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.148      ;
; -1.203 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.145      ;
; -1.201 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.143      ;
; -1.199 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.141      ;
; -1.198 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.140      ;
; -1.198 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.140      ;
; -1.195 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.136      ;
; -1.195 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.136      ;
; -1.195 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.137      ;
; -1.194 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.135      ;
; -1.193 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.134      ;
; -1.193 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.134      ;
; -1.193 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.134      ;
; -1.193 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.134      ;
; -1.192 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.134      ;
; -1.192 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.133      ;
; -1.192 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.133      ;
; -1.191 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[1] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.132      ;
; -1.191 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[5] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.132      ;
; -1.190 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4] ; vga_ctrl:u_vga_ctrl|vga_g[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.132      ;
; -1.190 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8] ; vga_ctrl:u_vga_ctrl|vga_b[4] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.046     ; 2.131      ;
; -1.185 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.028     ; 2.144      ;
; -1.180 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.122      ;
; -1.179 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.137      ;
; -1.179 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.137      ;
; -1.179 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0] ; vga_ctrl:u_vga_ctrl|vga_g[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.045     ; 2.121      ;
; -1.178 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2] ; vga_ctrl:u_vga_ctrl|vga_b[0] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.136      ;
; -1.178 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[2] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.136      ;
; -1.178 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1] ; vga_ctrl:u_vga_ctrl|vga_b[3] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 1.000        ; -0.029     ; 2.136      ;
+--------+-----------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_ctrl:u_vga_ctrl|clk_25M'                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.149 ; data_gen:u_data_gen|data_dis[14]   ; vga_ctrl:u_vga_ctrl|vga_g[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.523      ; 0.786      ;
; 0.151 ; data_gen:u_data_gen|data_dis[14]   ; vga_ctrl:u_vga_ctrl|vga_g[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.523      ; 0.788      ;
; 0.169 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.523      ; 0.806      ;
; 0.182 ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_ctrl:u_vga_ctrl|hsync          ; vga_ctrl:u_vga_ctrl|hsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.307      ;
; 0.191 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.520      ; 0.825      ;
; 0.192 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.520      ; 0.826      ;
; 0.193 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.520      ; 0.827      ;
; 0.194 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.520      ; 0.828      ;
; 0.196 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.520      ; 0.830      ;
; 0.198 ; data_gen:u_data_gen|data_dis[16]   ; vga_ctrl:u_vga_ctrl|vga_r[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.520      ; 0.832      ;
; 0.202 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.523      ; 0.839      ;
; 0.206 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.523      ; 0.843      ;
; 0.209 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.523      ; 0.846      ;
; 0.209 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.523      ; 0.846      ;
; 0.211 ; data_gen:u_data_gen|data_dis[10]   ; vga_ctrl:u_vga_ctrl|vga_g[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.523      ; 0.848      ;
; 0.213 ; data_gen:u_data_gen|data_dis[22]   ; vga_ctrl:u_vga_ctrl|vga_r[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.522      ; 0.849      ;
; 0.214 ; data_gen:u_data_gen|data_dis[22]   ; vga_ctrl:u_vga_ctrl|vga_r[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.522      ; 0.850      ;
; 0.220 ; data_gen:u_data_gen|data_dis[6]    ; vga_ctrl:u_vga_ctrl|vga_b[6]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.524      ; 0.858      ;
; 0.223 ; data_gen:u_data_gen|data_dis[6]    ; vga_ctrl:u_vga_ctrl|vga_b[7]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.524      ; 0.861      ;
; 0.231 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[4]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.522      ; 0.867      ;
; 0.231 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[5]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.522      ; 0.867      ;
; 0.232 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[1]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.522      ; 0.868      ;
; 0.233 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[0]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.522      ; 0.869      ;
; 0.234 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[2]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.522      ; 0.870      ;
; 0.234 ; data_gen:u_data_gen|data_dis[0]    ; vga_ctrl:u_vga_ctrl|vga_b[3]       ; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.522      ; 0.870      ;
; 0.300 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.433      ;
; 0.312 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.438      ;
; 0.315 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.442      ;
; 0.318 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.443      ;
; 0.321 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.446      ;
; 0.331 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[0]  ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.456      ;
; 0.367 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.492      ;
; 0.372 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.497      ;
; 0.373 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.498      ;
; 0.375 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.500      ;
; 0.430 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|vga_blk        ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.039      ; 0.553      ;
; 0.451 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|vsync          ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.039      ; 0.575      ;
; 0.453 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.580      ;
; 0.457 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.582      ;
; 0.461 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.586      ;
; 0.464 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.590      ;
; 0.467 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.593      ;
; 0.470 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.595      ;
; 0.470 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.595      ;
; 0.471 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.598      ;
; 0.474 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.599      ;
; 0.474 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.600      ;
; 0.476 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.601      ;
; 0.476 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.601      ;
; 0.478 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[2]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.603      ;
; 0.479 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.604      ;
; 0.479 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.604      ;
; 0.507 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|vga_blk        ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.039      ; 0.630      ;
; 0.514 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.639      ;
; 0.516 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[9]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[9]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.648      ;
; 0.525 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[7]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|h_addr[0]      ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.039      ; 0.649      ;
; 0.528 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[6]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.653      ;
; 0.530 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[1]  ; vga_ctrl:u_vga_ctrl|h_addr[1]      ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.039      ; 0.653      ;
; 0.530 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.655      ;
; 0.531 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[8]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[11] ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.656      ;
; 0.533 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[3]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.658      ;
; 0.533 ; vga_ctrl:u_vga_ctrl|cnt_v_addr[4]  ; vga_ctrl:u_vga_ctrl|cnt_v_addr[5]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.658      ;
; 0.533 ; vga_ctrl:u_vga_ctrl|cnt_h_addr[0]  ; vga_ctrl:u_vga_ctrl|cnt_h_addr[4]  ; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 0.000        ; 0.041      ; 0.658      ;
+-------+------------------------------------+------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.181 ; data_gen:u_data_gen|data_dis[6]  ; data_gen:u_data_gen|data_dis[6]  ; clk                         ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; data_gen:u_data_gen|data_dis[0]  ; data_gen:u_data_gen|data_dis[0]  ; clk                         ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; data_gen:u_data_gen|data_dis[14] ; data_gen:u_data_gen|data_dis[14] ; clk                         ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; data_gen:u_data_gen|data_dis[10] ; data_gen:u_data_gen|data_dis[10] ; clk                         ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; data_gen:u_data_gen|data_dis[22] ; data_gen:u_data_gen|data_dis[22] ; clk                         ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; data_gen:u_data_gen|data_dis[16] ; data_gen:u_data_gen|data_dis[16] ; clk                         ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.237 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; 1.575      ; 2.031      ;
; 0.755 ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M      ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; -0.500       ; 1.575      ; 2.049      ;
; 1.054 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 0.796      ;
; 1.061 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 0.804      ;
; 1.123 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 0.865      ;
; 1.125 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 0.867      ;
; 1.130 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 0.873      ;
; 1.132 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 0.875      ;
; 1.177 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 0.919      ;
; 1.183 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 0.925      ;
; 1.195 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 0.938      ;
; 1.203 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 0.948      ;
; 1.206 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 0.948      ;
; 1.247 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 0.992      ;
; 1.250 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 0.992      ;
; 1.257 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.002      ;
; 1.271 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 1.014      ;
; 1.272 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.014      ;
; 1.273 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.015      ;
; 1.275 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.017      ;
; 1.283 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.025      ;
; 1.289 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.031      ;
; 1.298 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.040      ;
; 1.305 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.047      ;
; 1.306 ; vga_ctrl:u_vga_ctrl|h_addr[7]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.051      ;
; 1.308 ; vga_ctrl:u_vga_ctrl|h_addr[4]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.050      ;
; 1.308 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.050      ;
; 1.316 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.058      ;
; 1.326 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.068      ;
; 1.332 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.074      ;
; 1.333 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.075      ;
; 1.336 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 1.079      ;
; 1.343 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 1.086      ;
; 1.344 ; vga_ctrl:u_vga_ctrl|h_addr[8]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.086      ;
; 1.345 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.087      ;
; 1.348 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.090      ;
; 1.350 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.092      ;
; 1.356 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.098      ;
; 1.363 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.108      ;
; 1.363 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.105      ;
; 1.381 ; vga_ctrl:u_vga_ctrl|h_addr[6]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.123      ;
; 1.384 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.126      ;
; 1.397 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 1.140      ;
; 1.398 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.143      ;
; 1.401 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.143      ;
; 1.405 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.147      ;
; 1.406 ; vga_ctrl:u_vga_ctrl|h_addr[3]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.148      ;
; 1.410 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[14] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.152      ;
; 1.412 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 1.155      ;
; 1.415 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 1.158      ;
; 1.421 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[22] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.371     ; 1.164      ;
; 1.424 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.169      ;
; 1.434 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.176      ;
; 1.452 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.194      ;
; 1.452 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.194      ;
; 1.458 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.200      ;
; 1.460 ; vga_ctrl:u_vga_ctrl|h_addr[10]   ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.205      ;
; 1.462 ; vga_ctrl:u_vga_ctrl|h_addr[9]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.204      ;
; 1.486 ; vga_ctrl:u_vga_ctrl|h_addr[5]    ; data_gen:u_data_gen|data_dis[6]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.228      ;
; 1.489 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.234      ;
; 1.489 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.231      ;
; 1.507 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.252      ;
; 1.507 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.249      ;
; 1.513 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[16] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.369     ; 1.258      ;
; 1.513 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[10] ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.255      ;
; 1.530 ; vga_ctrl:u_vga_ctrl|h_addr[2]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.272      ;
; 1.545 ; vga_ctrl:u_vga_ctrl|h_addr[0]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.287      ;
; 1.545 ; vga_ctrl:u_vga_ctrl|h_addr[1]    ; data_gen:u_data_gen|data_dis[0]  ; vga_ctrl:u_vga_ctrl|clk_25M ; clk         ; 0.000        ; -0.372     ; 1.287      ;
+-------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+------------------------------+----------+-------+----------+---------+---------------------+
; Clock                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack             ; -3.897   ; 0.149 ; N/A      ; N/A     ; -3.000              ;
;  clk                         ; -3.897   ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  vga_ctrl:u_vga_ctrl|clk_25M ; -3.818   ; 0.149 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS              ; -216.133 ; 0.0   ; 0.0      ; 0.0     ; -91.665             ;
;  clk                         ; -22.919  ; 0.000 ; N/A      ; N/A     ; -11.995             ;
;  vga_ctrl:u_vga_ctrl|clk_25M ; -193.214 ; 0.000 ; N/A      ; N/A     ; -79.670             ;
+------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sync          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk                         ; clk                         ; 6        ; 0        ; 0        ; 0        ;
; vga_ctrl:u_vga_ctrl|clk_25M ; clk                         ; 561      ; 1        ; 0        ; 0        ;
; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 24       ; 0        ; 0        ; 0        ;
; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 2296     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk                         ; clk                         ; 6        ; 0        ; 0        ; 0        ;
; vga_ctrl:u_vga_ctrl|clk_25M ; clk                         ; 561      ; 1        ; 0        ; 0        ;
; clk                         ; vga_ctrl:u_vga_ctrl|clk_25M ; 24       ; 0        ; 0        ; 0        ;
; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; 2296     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 69    ; 69   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------+
; Clock Status Summary                                                           ;
+-----------------------------+-----------------------------+------+-------------+
; Target                      ; Clock                       ; Type ; Status      ;
+-----------------------------+-----------------------------+------+-------------+
; clk                         ; clk                         ; Base ; Constrained ;
; vga_ctrl:u_vga_ctrl|clk_25M ; vga_ctrl:u_vga_ctrl|clk_25M ; Base ; Constrained ;
+-----------------------------+-----------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 20 17:14:33 2023
Info: Command: quartus_sta VGA_Img -c VGA_Img
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_Img.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_ctrl:u_vga_ctrl|clk_25M vga_ctrl:u_vga_ctrl|clk_25M
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.897             -22.919 clk 
    Info (332119):    -3.818            -193.214 vga_ctrl:u_vga_ctrl|clk_25M 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clk 
    Info (332119):     0.405               0.000 vga_ctrl:u_vga_ctrl|clk_25M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.995 clk 
    Info (332119):    -1.285             -79.670 vga_ctrl:u_vga_ctrl|clk_25M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.407             -20.085 clk 
    Info (332119):    -3.404            -171.714 vga_ctrl:u_vga_ctrl|clk_25M 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clk 
    Info (332119):     0.354               0.000 vga_ctrl:u_vga_ctrl|clk_25M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.995 clk 
    Info (332119):    -1.285             -79.670 vga_ctrl:u_vga_ctrl|clk_25M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.446              -7.947 clk 
    Info (332119):    -1.296             -60.092 vga_ctrl:u_vga_ctrl|clk_25M 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 vga_ctrl:u_vga_ctrl|clk_25M 
    Info (332119):     0.181               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.392 clk 
    Info (332119):    -1.000             -62.000 vga_ctrl:u_vga_ctrl|clk_25M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Thu Apr 20 17:14:35 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


