-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity k2c_dense_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
    input_dim : IN STD_LOGIC_VECTOR (63 downto 0);
    input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
    kernel_dim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_14_output_arra_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    dense_14_output_arra_7_ce0 : OUT STD_LOGIC;
    dense_14_output_arra_7_we0 : OUT STD_LOGIC;
    dense_14_output_arra_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    dense_14_output_arra_6_ce0 : OUT STD_LOGIC;
    dense_14_output_arra_6_we0 : OUT STD_LOGIC;
    dense_14_output_arra_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    dense_14_output_arra_ce0 : OUT STD_LOGIC;
    dense_14_output_arra_we0 : OUT STD_LOGIC;
    dense_14_output_arra_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_7_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_6_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    dense_14_output_arra_5_ce0 : OUT STD_LOGIC;
    dense_14_output_arra_5_we0 : OUT STD_LOGIC;
    dense_14_output_arra_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    dense_14_output_arra_4_ce0 : OUT STD_LOGIC;
    dense_14_output_arra_4_we0 : OUT STD_LOGIC;
    dense_14_output_arra_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    dense_14_output_arra_3_ce0 : OUT STD_LOGIC;
    dense_14_output_arra_3_we0 : OUT STD_LOGIC;
    dense_14_output_arra_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    dense_14_output_arra_2_ce0 : OUT STD_LOGIC;
    dense_14_output_arra_2_we0 : OUT STD_LOGIC;
    dense_14_output_arra_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    dense_14_output_arra_1_ce0 : OUT STD_LOGIC;
    dense_14_output_arra_1_we0 : OUT STD_LOGIC;
    dense_14_output_arra_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_14_output_arra_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_5_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_4_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_3_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_2_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_1_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_output_arra_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    dense_13_output_arra_ce0 : OUT STD_LOGIC;
    dense_13_output_arra_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of k2c_dense_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv14_1000 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_const_lv14_20 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_14_bias_array_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_14_bias_array_ce0 : STD_LOGIC;
    signal dense_14_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000";
    signal dense_14_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";
    signal tmp_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_760 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_486_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_reg_764 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_774 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_s_reg_779 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_29_fu_533_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_29_reg_792 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_76_fu_539_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_76_reg_797 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond4_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_14_output_arra_24_reg_802 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_25_reg_807 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_26_reg_812 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_27_reg_817 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_28_reg_822 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_29_reg_827 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_30_reg_832 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_31_reg_837 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_568_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_reg_842 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal notlhs_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_reg_848 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal notrhs_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_reg_853 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_858 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_18_cast_cast_fu_628_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_18_cast_cast_reg_866 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_k2c_affine_matmul_1_fu_434_ap_idle : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_ap_ready : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_ap_done : STD_LOGIC;
    signal i_30_fu_644_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_30_reg_874 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal tmp_74_fu_650_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_reg_879 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond1_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_14_output_arra_8_reg_884 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_9_reg_889 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_10_reg_894 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_11_reg_899 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_12_reg_904 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_13_reg_909 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_14_reg_914 : STD_LOGIC_VECTOR (1 downto 0);
    signal dense_14_output_arra_15_reg_919 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_679_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal notlhs6_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs6_reg_930 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal notrhs7_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs7_reg_935 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_940 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_36_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_k2c_dot_1_fu_368_ap_start : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_ap_done : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_ap_idle : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_ap_ready : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array_we0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array1_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array1_we0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array2_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array2_we0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array3_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array3_we0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array4_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array4_we0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array5_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array5_we0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array6_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array6_we0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_dot_1_fu_368_C_array7_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array7_we0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_C_array7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_A_array8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array8_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_A_array9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array9_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_A_array10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array10_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_A_array11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array11_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_A_array12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array12_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_A_array13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array13_ce0 : STD_LOGIC;
    signal grp_k2c_dot_1_fu_368_A_array14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_dot_1_fu_368_A_array14_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_ap_start : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_C_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_C_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_C_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_C_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_C1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_C1_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_C1_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_C1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_C7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_C7_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_C7_we0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_C7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_A_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_A_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_A8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_A8_ce0 : STD_LOGIC;
    signal grp_k2c_affine_matmul_1_fu_434_d_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_affine_matmul_1_fu_434_d_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_ap_start : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_ap_done : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_ap_idle : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_ap_ready : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array1_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array1_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array2_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array2_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array3_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array3_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array4_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array4_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array5_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array5_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array6_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array6_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_k2c_bias_add_1_fu_451_A_array7_ce0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array7_we0 : STD_LOGIC;
    signal grp_k2c_bias_add_1_fu_451_A_array7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_reg_346 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_reg_357 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_k2c_dot_1_fu_368_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_k2c_affine_matmul_1_fu_434_ap_start_reg : STD_LOGIC := '0';
    signal grp_k2c_bias_add_1_fu_451_ap_start_reg : STD_LOGIC := '0';
    signal newIndex_cast_fu_553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex3_cast_fu_664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_41_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_475_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_498_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal newIndex_fu_543_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_37_fu_568_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_to_int4_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_593_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_603_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_39_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_cast_fu_635_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal newIndex3_fu_654_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_679_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_to_int_fu_701_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_704_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_714_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_34_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);

    component k2c_dot_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_array_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_array_ce0 : OUT STD_LOGIC;
        C_array_we0 : OUT STD_LOGIC;
        C_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_array1_ce0 : OUT STD_LOGIC;
        C_array1_we0 : OUT STD_LOGIC;
        C_array1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_array2_ce0 : OUT STD_LOGIC;
        C_array2_we0 : OUT STD_LOGIC;
        C_array2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_array3_ce0 : OUT STD_LOGIC;
        C_array3_we0 : OUT STD_LOGIC;
        C_array3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_array4_ce0 : OUT STD_LOGIC;
        C_array4_we0 : OUT STD_LOGIC;
        C_array4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_array5_ce0 : OUT STD_LOGIC;
        C_array5_we0 : OUT STD_LOGIC;
        C_array5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_array6_ce0 : OUT STD_LOGIC;
        C_array6_we0 : OUT STD_LOGIC;
        C_array6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_array7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_array7_ce0 : OUT STD_LOGIC;
        C_array7_we0 : OUT STD_LOGIC;
        C_array7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_array7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array_ce0 : OUT STD_LOGIC;
        A_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array8_ce0 : OUT STD_LOGIC;
        A_array8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array9_ce0 : OUT STD_LOGIC;
        A_array9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array10_ce0 : OUT STD_LOGIC;
        A_array10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array11_ce0 : OUT STD_LOGIC;
        A_array11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array12_ce0 : OUT STD_LOGIC;
        A_array12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array13_ce0 : OUT STD_LOGIC;
        A_array13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_array14_ce0 : OUT STD_LOGIC;
        A_array14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        A_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        B_dim : IN STD_LOGIC_VECTOR (63 downto 0);
        B_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component k2c_affine_matmul_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_we0 : OUT STD_LOGIC;
        C_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C1_ce0 : OUT STD_LOGIC;
        C1_we0 : OUT STD_LOGIC;
        C1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        C7_ce0 : OUT STD_LOGIC;
        C7_we0 : OUT STD_LOGIC;
        C7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A8_ce0 : OUT STD_LOGIC;
        A8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        d_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        d_ce0 : OUT STD_LOGIC;
        d_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        outrows : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component k2c_bias_add_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_array_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        A_array_ce0 : OUT STD_LOGIC;
        A_array_we0 : OUT STD_LOGIC;
        A_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        A_array1_ce0 : OUT STD_LOGIC;
        A_array1_we0 : OUT STD_LOGIC;
        A_array1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        A_array2_ce0 : OUT STD_LOGIC;
        A_array2_we0 : OUT STD_LOGIC;
        A_array2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        A_array3_ce0 : OUT STD_LOGIC;
        A_array3_we0 : OUT STD_LOGIC;
        A_array3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        A_array4_ce0 : OUT STD_LOGIC;
        A_array4_we0 : OUT STD_LOGIC;
        A_array4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        A_array5_ce0 : OUT STD_LOGIC;
        A_array5_we0 : OUT STD_LOGIC;
        A_array5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        A_array6_ce0 : OUT STD_LOGIC;
        A_array6_we0 : OUT STD_LOGIC;
        A_array6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_array7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        A_array7_ce0 : OUT STD_LOGIC;
        A_array7_we0 : OUT STD_LOGIC;
        A_array7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_array7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        b_numel_read : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sample_fcmp_32ns_yd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sample_mux_864_32rcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_2_denseQgW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    dense_14_bias_array_U : component k2c_dense_2_denseQgW
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_bias_array_address0,
        ce0 => dense_14_bias_array_ce0,
        q0 => dense_14_bias_array_q0);

    grp_k2c_dot_1_fu_368 : component k2c_dot_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dot_1_fu_368_ap_start,
        ap_done => grp_k2c_dot_1_fu_368_ap_done,
        ap_idle => grp_k2c_dot_1_fu_368_ap_idle,
        ap_ready => grp_k2c_dot_1_fu_368_ap_ready,
        C_array_address0 => grp_k2c_dot_1_fu_368_C_array_address0,
        C_array_ce0 => grp_k2c_dot_1_fu_368_C_array_ce0,
        C_array_we0 => grp_k2c_dot_1_fu_368_C_array_we0,
        C_array_d0 => grp_k2c_dot_1_fu_368_C_array_d0,
        C_array_q0 => dense_14_output_arra_7_q0,
        C_array1_address0 => grp_k2c_dot_1_fu_368_C_array1_address0,
        C_array1_ce0 => grp_k2c_dot_1_fu_368_C_array1_ce0,
        C_array1_we0 => grp_k2c_dot_1_fu_368_C_array1_we0,
        C_array1_d0 => grp_k2c_dot_1_fu_368_C_array1_d0,
        C_array1_q0 => dense_14_output_arra_6_q0,
        C_array2_address0 => grp_k2c_dot_1_fu_368_C_array2_address0,
        C_array2_ce0 => grp_k2c_dot_1_fu_368_C_array2_ce0,
        C_array2_we0 => grp_k2c_dot_1_fu_368_C_array2_we0,
        C_array2_d0 => grp_k2c_dot_1_fu_368_C_array2_d0,
        C_array2_q0 => dense_14_output_arra_5_q0,
        C_array3_address0 => grp_k2c_dot_1_fu_368_C_array3_address0,
        C_array3_ce0 => grp_k2c_dot_1_fu_368_C_array3_ce0,
        C_array3_we0 => grp_k2c_dot_1_fu_368_C_array3_we0,
        C_array3_d0 => grp_k2c_dot_1_fu_368_C_array3_d0,
        C_array3_q0 => dense_14_output_arra_4_q0,
        C_array4_address0 => grp_k2c_dot_1_fu_368_C_array4_address0,
        C_array4_ce0 => grp_k2c_dot_1_fu_368_C_array4_ce0,
        C_array4_we0 => grp_k2c_dot_1_fu_368_C_array4_we0,
        C_array4_d0 => grp_k2c_dot_1_fu_368_C_array4_d0,
        C_array4_q0 => dense_14_output_arra_3_q0,
        C_array5_address0 => grp_k2c_dot_1_fu_368_C_array5_address0,
        C_array5_ce0 => grp_k2c_dot_1_fu_368_C_array5_ce0,
        C_array5_we0 => grp_k2c_dot_1_fu_368_C_array5_we0,
        C_array5_d0 => grp_k2c_dot_1_fu_368_C_array5_d0,
        C_array5_q0 => dense_14_output_arra_2_q0,
        C_array6_address0 => grp_k2c_dot_1_fu_368_C_array6_address0,
        C_array6_ce0 => grp_k2c_dot_1_fu_368_C_array6_ce0,
        C_array6_we0 => grp_k2c_dot_1_fu_368_C_array6_we0,
        C_array6_d0 => grp_k2c_dot_1_fu_368_C_array6_d0,
        C_array6_q0 => dense_14_output_arra_1_q0,
        C_array7_address0 => grp_k2c_dot_1_fu_368_C_array7_address0,
        C_array7_ce0 => grp_k2c_dot_1_fu_368_C_array7_ce0,
        C_array7_we0 => grp_k2c_dot_1_fu_368_C_array7_we0,
        C_array7_d0 => grp_k2c_dot_1_fu_368_C_array7_d0,
        C_array7_q0 => dense_14_output_arra_q0,
        A_array_address0 => grp_k2c_dot_1_fu_368_A_array_address0,
        A_array_ce0 => grp_k2c_dot_1_fu_368_A_array_ce0,
        A_array_q0 => dense_13_output_arra_7_q0,
        A_array8_address0 => grp_k2c_dot_1_fu_368_A_array8_address0,
        A_array8_ce0 => grp_k2c_dot_1_fu_368_A_array8_ce0,
        A_array8_q0 => dense_13_output_arra_6_q0,
        A_array9_address0 => grp_k2c_dot_1_fu_368_A_array9_address0,
        A_array9_ce0 => grp_k2c_dot_1_fu_368_A_array9_ce0,
        A_array9_q0 => dense_13_output_arra_5_q0,
        A_array10_address0 => grp_k2c_dot_1_fu_368_A_array10_address0,
        A_array10_ce0 => grp_k2c_dot_1_fu_368_A_array10_ce0,
        A_array10_q0 => dense_13_output_arra_4_q0,
        A_array11_address0 => grp_k2c_dot_1_fu_368_A_array11_address0,
        A_array11_ce0 => grp_k2c_dot_1_fu_368_A_array11_ce0,
        A_array11_q0 => dense_13_output_arra_3_q0,
        A_array12_address0 => grp_k2c_dot_1_fu_368_A_array12_address0,
        A_array12_ce0 => grp_k2c_dot_1_fu_368_A_array12_ce0,
        A_array12_q0 => dense_13_output_arra_2_q0,
        A_array13_address0 => grp_k2c_dot_1_fu_368_A_array13_address0,
        A_array13_ce0 => grp_k2c_dot_1_fu_368_A_array13_ce0,
        A_array13_q0 => dense_13_output_arra_1_q0,
        A_array14_address0 => grp_k2c_dot_1_fu_368_A_array14_address0,
        A_array14_ce0 => grp_k2c_dot_1_fu_368_A_array14_ce0,
        A_array14_q0 => dense_13_output_arra_q0,
        A_dim => input_dim,
        A_numel_read => input_numel_read,
        B_dim => kernel_dim,
        B_numel_read => dense_14_kernel_nume,
        p_read2 => tmp_16_reg_764);

    grp_k2c_affine_matmul_1_fu_434 : component k2c_affine_matmul_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_affine_matmul_1_fu_434_ap_start,
        ap_done => grp_k2c_affine_matmul_1_fu_434_ap_done,
        ap_idle => grp_k2c_affine_matmul_1_fu_434_ap_idle,
        ap_ready => grp_k2c_affine_matmul_1_fu_434_ap_ready,
        C_address0 => grp_k2c_affine_matmul_1_fu_434_C_address0,
        C_ce0 => grp_k2c_affine_matmul_1_fu_434_C_ce0,
        C_we0 => grp_k2c_affine_matmul_1_fu_434_C_we0,
        C_d0 => grp_k2c_affine_matmul_1_fu_434_C_d0,
        C1_address0 => grp_k2c_affine_matmul_1_fu_434_C1_address0,
        C1_ce0 => grp_k2c_affine_matmul_1_fu_434_C1_ce0,
        C1_we0 => grp_k2c_affine_matmul_1_fu_434_C1_we0,
        C1_d0 => grp_k2c_affine_matmul_1_fu_434_C1_d0,
        C7_address0 => grp_k2c_affine_matmul_1_fu_434_C7_address0,
        C7_ce0 => grp_k2c_affine_matmul_1_fu_434_C7_ce0,
        C7_we0 => grp_k2c_affine_matmul_1_fu_434_C7_we0,
        C7_d0 => grp_k2c_affine_matmul_1_fu_434_C7_d0,
        A_address0 => grp_k2c_affine_matmul_1_fu_434_A_address0,
        A_ce0 => grp_k2c_affine_matmul_1_fu_434_A_ce0,
        A_q0 => dense_13_output_arra_7_q0,
        A8_address0 => grp_k2c_affine_matmul_1_fu_434_A8_address0,
        A8_ce0 => grp_k2c_affine_matmul_1_fu_434_A8_ce0,
        A8_q0 => dense_13_output_arra_6_q0,
        d_address0 => grp_k2c_affine_matmul_1_fu_434_d_address0,
        d_ce0 => grp_k2c_affine_matmul_1_fu_434_d_ce0,
        d_q0 => dense_14_bias_array_q0,
        outrows => p_s_reg_779);

    grp_k2c_bias_add_1_fu_451 : component k2c_bias_add_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_bias_add_1_fu_451_ap_start,
        ap_done => grp_k2c_bias_add_1_fu_451_ap_done,
        ap_idle => grp_k2c_bias_add_1_fu_451_ap_idle,
        ap_ready => grp_k2c_bias_add_1_fu_451_ap_ready,
        A_array_address0 => grp_k2c_bias_add_1_fu_451_A_array_address0,
        A_array_ce0 => grp_k2c_bias_add_1_fu_451_A_array_ce0,
        A_array_we0 => grp_k2c_bias_add_1_fu_451_A_array_we0,
        A_array_d0 => grp_k2c_bias_add_1_fu_451_A_array_d0,
        A_array_q0 => dense_14_output_arra_7_q0,
        A_array1_address0 => grp_k2c_bias_add_1_fu_451_A_array1_address0,
        A_array1_ce0 => grp_k2c_bias_add_1_fu_451_A_array1_ce0,
        A_array1_we0 => grp_k2c_bias_add_1_fu_451_A_array1_we0,
        A_array1_d0 => grp_k2c_bias_add_1_fu_451_A_array1_d0,
        A_array1_q0 => dense_14_output_arra_6_q0,
        A_array2_address0 => grp_k2c_bias_add_1_fu_451_A_array2_address0,
        A_array2_ce0 => grp_k2c_bias_add_1_fu_451_A_array2_ce0,
        A_array2_we0 => grp_k2c_bias_add_1_fu_451_A_array2_we0,
        A_array2_d0 => grp_k2c_bias_add_1_fu_451_A_array2_d0,
        A_array2_q0 => dense_14_output_arra_5_q0,
        A_array3_address0 => grp_k2c_bias_add_1_fu_451_A_array3_address0,
        A_array3_ce0 => grp_k2c_bias_add_1_fu_451_A_array3_ce0,
        A_array3_we0 => grp_k2c_bias_add_1_fu_451_A_array3_we0,
        A_array3_d0 => grp_k2c_bias_add_1_fu_451_A_array3_d0,
        A_array3_q0 => dense_14_output_arra_4_q0,
        A_array4_address0 => grp_k2c_bias_add_1_fu_451_A_array4_address0,
        A_array4_ce0 => grp_k2c_bias_add_1_fu_451_A_array4_ce0,
        A_array4_we0 => grp_k2c_bias_add_1_fu_451_A_array4_we0,
        A_array4_d0 => grp_k2c_bias_add_1_fu_451_A_array4_d0,
        A_array4_q0 => dense_14_output_arra_3_q0,
        A_array5_address0 => grp_k2c_bias_add_1_fu_451_A_array5_address0,
        A_array5_ce0 => grp_k2c_bias_add_1_fu_451_A_array5_ce0,
        A_array5_we0 => grp_k2c_bias_add_1_fu_451_A_array5_we0,
        A_array5_d0 => grp_k2c_bias_add_1_fu_451_A_array5_d0,
        A_array5_q0 => dense_14_output_arra_2_q0,
        A_array6_address0 => grp_k2c_bias_add_1_fu_451_A_array6_address0,
        A_array6_ce0 => grp_k2c_bias_add_1_fu_451_A_array6_ce0,
        A_array6_we0 => grp_k2c_bias_add_1_fu_451_A_array6_we0,
        A_array6_d0 => grp_k2c_bias_add_1_fu_451_A_array6_d0,
        A_array6_q0 => dense_14_output_arra_1_q0,
        A_array7_address0 => grp_k2c_bias_add_1_fu_451_A_array7_address0,
        A_array7_ce0 => grp_k2c_bias_add_1_fu_451_A_array7_ce0,
        A_array7_we0 => grp_k2c_bias_add_1_fu_451_A_array7_we0,
        A_array7_d0 => grp_k2c_bias_add_1_fu_451_A_array7_d0,
        A_array7_q0 => dense_14_output_arra_q0,
        A_numel_read => output_numel_read,
        b_numel_read => dense_14_bias_numel);

    sample_fcmp_32ns_yd2_U198 : component sample_fcmp_32ns_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_475_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_5,
        dout => grp_fu_475_p2);

    sample_mux_864_32rcU_U199 : component sample_mux_864_32rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => dense_14_output_arra_7_q0,
        din1 => dense_14_output_arra_6_q0,
        din2 => dense_14_output_arra_5_q0,
        din3 => dense_14_output_arra_4_q0,
        din4 => dense_14_output_arra_3_q0,
        din5 => dense_14_output_arra_2_q0,
        din6 => dense_14_output_arra_1_q0,
        din7 => dense_14_output_arra_q0,
        din8 => tmp_37_fu_568_p9,
        dout => tmp_37_fu_568_p10);

    sample_mux_864_32rcU_U200 : component sample_mux_864_32rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => dense_14_output_arra_7_q0,
        din1 => dense_14_output_arra_6_q0,
        din2 => dense_14_output_arra_5_q0,
        din3 => dense_14_output_arra_4_q0,
        din4 => dense_14_output_arra_3_q0,
        din5 => dense_14_output_arra_2_q0,
        din6 => dense_14_output_arra_1_q0,
        din7 => dense_14_output_arra_q0,
        din8 => tmp_s_fu_679_p9,
        dout => tmp_s_fu_679_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_k2c_affine_matmul_1_fu_434_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_affine_matmul_1_fu_434_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_480_p2 = ap_const_lv1_1))) then 
                    grp_k2c_affine_matmul_1_fu_434_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_affine_matmul_1_fu_434_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_affine_matmul_1_fu_434_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_bias_add_1_fu_451_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_bias_add_1_fu_451_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_k2c_bias_add_1_fu_451_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_bias_add_1_fu_451_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_bias_add_1_fu_451_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dot_1_fu_368_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dot_1_fu_368_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_480_p2 = ap_const_lv1_0))) then 
                    grp_k2c_dot_1_fu_368_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dot_1_fu_368_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dot_1_fu_368_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    dense_14_bias_numel_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    dense_14_kernel_nume_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    i_2_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_k2c_bias_add_1_fu_451_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_2_reg_346 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_2_reg_346 <= i_29_reg_792;
            end if; 
        end if;
    end process;

    i_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_k2c_affine_matmul_1_fu_434_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                i_reg_357 <= ap_const_lv13_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                i_reg_357 <= i_30_reg_874;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (exitcond1_fu_639_p2 = ap_const_lv1_0))) then
                dense_14_output_arra_10_reg_894 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
                dense_14_output_arra_11_reg_899 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
                dense_14_output_arra_12_reg_904 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
                dense_14_output_arra_13_reg_909 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
                dense_14_output_arra_14_reg_914 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
                dense_14_output_arra_15_reg_919 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
                dense_14_output_arra_8_reg_884 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
                dense_14_output_arra_9_reg_889 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
                tmp_74_reg_879 <= tmp_74_fu_650_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (exitcond4_fu_528_p2 = ap_const_lv1_0) and (tmp_reg_760 = ap_const_lv1_0))) then
                dense_14_output_arra_24_reg_802 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
                dense_14_output_arra_25_reg_807 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
                dense_14_output_arra_26_reg_812 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
                dense_14_output_arra_27_reg_817 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
                dense_14_output_arra_28_reg_822 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
                dense_14_output_arra_29_reg_827 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
                dense_14_output_arra_30_reg_832 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
                dense_14_output_arra_31_reg_837 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
                tmp_76_reg_797 <= tmp_76_fu_539_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (tmp_reg_760 = ap_const_lv1_0))) then
                i_29_reg_792 <= i_29_fu_533_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                i_30_reg_874 <= i_30_fu_644_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_480_p2 = ap_const_lv1_1))) then
                icmp_reg_774 <= icmp_fu_508_p2;
                    p_s_reg_779(0) <= p_s_fu_514_p3(0);    p_s_reg_779(7) <= p_s_fu_514_p3(7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                notlhs6_reg_930 <= notlhs6_fu_718_p2;
                notrhs7_reg_935 <= notrhs7_fu_724_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                notlhs_reg_848 <= notlhs_fu_607_p2;
                notrhs_reg_853 <= notrhs_fu_613_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_480_p2 = ap_const_lv1_0))) then
                tmp_16_reg_764 <= tmp_16_fu_486_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_k2c_affine_matmul_1_fu_434_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    tmp_18_cast_cast_reg_866(5) <= tmp_18_cast_cast_fu_628_p3(5);    tmp_18_cast_cast_reg_866(12) <= tmp_18_cast_cast_fu_628_p3(12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                tmp_35_reg_940 <= grp_fu_475_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_37_reg_842 <= tmp_37_fu_568_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp_40_reg_858 <= grp_fu_475_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_reg_760 <= tmp_fu_480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                tmp_s_reg_924 <= tmp_s_fu_679_p10;
            end if;
        end if;
    end process;
    p_s_reg_779(6 downto 1) <= "000000";
    tmp_18_cast_cast_reg_866(4 downto 0) <= "00000";
    tmp_18_cast_cast_reg_866(11 downto 6) <= "000000";
    tmp_18_cast_cast_reg_866(13) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_fu_480_p2, tmp_reg_760, ap_CS_fsm_state5, exitcond4_fu_528_p2, ap_CS_fsm_state10, grp_k2c_affine_matmul_1_fu_434_ap_done, ap_CS_fsm_state11, exitcond1_fu_639_p2, grp_k2c_dot_1_fu_368_ap_done, grp_k2c_bias_add_1_fu_451_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_480_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_fu_480_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_k2c_dot_1_fu_368_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_k2c_bias_add_1_fu_451_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((exitcond4_fu_528_p2 = ap_const_lv1_1) or (tmp_reg_760 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state10 => 
                if (((grp_k2c_affine_matmul_1_fu_434_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (exitcond1_fu_639_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_reg_760, ap_CS_fsm_state5, exitcond4_fu_528_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and ((exitcond4_fu_528_p2 = ap_const_lv1_1) or (tmp_reg_760 = ap_const_lv1_1))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(tmp_reg_760, ap_CS_fsm_state5, exitcond4_fu_528_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((exitcond4_fu_528_p2 = ap_const_lv1_1) or (tmp_reg_760 = ap_const_lv1_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    dense_13_output_arra_1_address0 <= grp_k2c_dot_1_fu_368_A_array13_address0;
    dense_13_output_arra_1_ce0 <= grp_k2c_dot_1_fu_368_A_array13_ce0;
    dense_13_output_arra_2_address0 <= grp_k2c_dot_1_fu_368_A_array12_address0;
    dense_13_output_arra_2_ce0 <= grp_k2c_dot_1_fu_368_A_array12_ce0;
    dense_13_output_arra_3_address0 <= grp_k2c_dot_1_fu_368_A_array11_address0;
    dense_13_output_arra_3_ce0 <= grp_k2c_dot_1_fu_368_A_array11_ce0;
    dense_13_output_arra_4_address0 <= grp_k2c_dot_1_fu_368_A_array10_address0;
    dense_13_output_arra_4_ce0 <= grp_k2c_dot_1_fu_368_A_array10_ce0;
    dense_13_output_arra_5_address0 <= grp_k2c_dot_1_fu_368_A_array9_address0;
    dense_13_output_arra_5_ce0 <= grp_k2c_dot_1_fu_368_A_array9_ce0;

    dense_13_output_arra_6_address0_assign_proc : process(ap_CS_fsm_state10, grp_k2c_dot_1_fu_368_A_array8_address0, grp_k2c_affine_matmul_1_fu_434_A8_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_13_output_arra_6_address0 <= grp_k2c_affine_matmul_1_fu_434_A8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_6_address0 <= grp_k2c_dot_1_fu_368_A_array8_address0;
        else 
            dense_13_output_arra_6_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_6_ce0_assign_proc : process(ap_CS_fsm_state10, grp_k2c_dot_1_fu_368_A_array8_ce0, grp_k2c_affine_matmul_1_fu_434_A8_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_13_output_arra_6_ce0 <= grp_k2c_affine_matmul_1_fu_434_A8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_6_ce0 <= grp_k2c_dot_1_fu_368_A_array8_ce0;
        else 
            dense_13_output_arra_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_7_address0_assign_proc : process(ap_CS_fsm_state10, grp_k2c_dot_1_fu_368_A_array_address0, grp_k2c_affine_matmul_1_fu_434_A_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_13_output_arra_7_address0 <= grp_k2c_affine_matmul_1_fu_434_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_7_address0 <= grp_k2c_dot_1_fu_368_A_array_address0;
        else 
            dense_13_output_arra_7_address0 <= "XXXX";
        end if; 
    end process;


    dense_13_output_arra_7_ce0_assign_proc : process(ap_CS_fsm_state10, grp_k2c_dot_1_fu_368_A_array_ce0, grp_k2c_affine_matmul_1_fu_434_A_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_13_output_arra_7_ce0 <= grp_k2c_affine_matmul_1_fu_434_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_7_ce0 <= grp_k2c_dot_1_fu_368_A_array_ce0;
        else 
            dense_13_output_arra_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_13_output_arra_address0 <= grp_k2c_dot_1_fu_368_A_array14_address0;
    dense_13_output_arra_ce0 <= grp_k2c_dot_1_fu_368_A_array14_ce0;

    dense_14_bias_array_address0_assign_proc : process(ap_CS_fsm_state10, grp_k2c_affine_matmul_1_fu_434_d_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_bias_array_address0 <= ap_const_lv5_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_bias_array_address0 <= grp_k2c_affine_matmul_1_fu_434_d_address0;
        else 
            dense_14_bias_array_address0 <= "XXXXX";
        end if; 
    end process;


    dense_14_bias_array_ce0_assign_proc : process(ap_CS_fsm_state10, grp_k2c_affine_matmul_1_fu_434_d_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_bias_array_ce0 <= ap_const_logic_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_bias_array_ce0 <= grp_k2c_affine_matmul_1_fu_434_d_ce0;
        else 
            dense_14_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_1_address0_assign_proc : process(ap_CS_fsm_state5, dense_14_output_arra_30_reg_832, ap_CS_fsm_state11, dense_14_output_arra_14_reg_914, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array6_address0, grp_k2c_bias_add_1_fu_451_A_array6_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_553_p1, newIndex3_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_arra_1_address0 <= dense_14_output_arra_14_reg_914;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_14_output_arra_1_address0 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_14_output_arra_1_address0 <= dense_14_output_arra_30_reg_832;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_1_address0 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_1_address0 <= grp_k2c_bias_add_1_fu_451_A_array6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_1_address0 <= grp_k2c_dot_1_fu_368_C_array6_address0;
        else 
            dense_14_output_arra_1_address0 <= "XX";
        end if; 
    end process;


    dense_14_output_arra_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array6_ce0, grp_k2c_bias_add_1_fu_451_A_array6_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_14_output_arra_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_1_ce0 <= grp_k2c_bias_add_1_fu_451_A_array6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_1_ce0 <= grp_k2c_dot_1_fu_368_C_array6_ce0;
        else 
            dense_14_output_arra_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_1_d0_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array6_d0, grp_k2c_bias_add_1_fu_451_A_array6_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_arra_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_1_d0 <= grp_k2c_bias_add_1_fu_451_A_array6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_1_d0 <= grp_k2c_dot_1_fu_368_C_array6_d0;
        else 
            dense_14_output_arra_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_1_we0_assign_proc : process(tmp_76_reg_797, tmp_74_reg_879, tmp_36_fu_734_p2, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array6_we0, grp_k2c_bias_add_1_fu_451_A_array6_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_41_fu_623_p2)
    begin
        if ((((tmp_76_reg_797 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_41_fu_623_p2 = ap_const_lv1_1)) or ((tmp_74_reg_879 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_36_fu_734_p2 = ap_const_lv1_1)))) then 
            dense_14_output_arra_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_1_we0 <= grp_k2c_bias_add_1_fu_451_A_array6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_1_we0 <= grp_k2c_dot_1_fu_368_C_array6_we0;
        else 
            dense_14_output_arra_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_2_address0_assign_proc : process(ap_CS_fsm_state5, dense_14_output_arra_29_reg_827, ap_CS_fsm_state11, dense_14_output_arra_13_reg_909, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array5_address0, grp_k2c_bias_add_1_fu_451_A_array5_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_553_p1, newIndex3_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_arra_2_address0 <= dense_14_output_arra_13_reg_909;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_14_output_arra_2_address0 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_14_output_arra_2_address0 <= dense_14_output_arra_29_reg_827;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_2_address0 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_2_address0 <= grp_k2c_bias_add_1_fu_451_A_array5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_2_address0 <= grp_k2c_dot_1_fu_368_C_array5_address0;
        else 
            dense_14_output_arra_2_address0 <= "XX";
        end if; 
    end process;


    dense_14_output_arra_2_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array5_ce0, grp_k2c_bias_add_1_fu_451_A_array5_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_14_output_arra_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_2_ce0 <= grp_k2c_bias_add_1_fu_451_A_array5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_2_ce0 <= grp_k2c_dot_1_fu_368_C_array5_ce0;
        else 
            dense_14_output_arra_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_2_d0_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array5_d0, grp_k2c_bias_add_1_fu_451_A_array5_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_arra_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_2_d0 <= grp_k2c_bias_add_1_fu_451_A_array5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_2_d0 <= grp_k2c_dot_1_fu_368_C_array5_d0;
        else 
            dense_14_output_arra_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_2_we0_assign_proc : process(tmp_76_reg_797, tmp_74_reg_879, tmp_36_fu_734_p2, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array5_we0, grp_k2c_bias_add_1_fu_451_A_array5_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_41_fu_623_p2)
    begin
        if ((((tmp_76_reg_797 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_41_fu_623_p2 = ap_const_lv1_1)) or ((tmp_74_reg_879 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_36_fu_734_p2 = ap_const_lv1_1)))) then 
            dense_14_output_arra_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_2_we0 <= grp_k2c_bias_add_1_fu_451_A_array5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_2_we0 <= grp_k2c_dot_1_fu_368_C_array5_we0;
        else 
            dense_14_output_arra_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_3_address0_assign_proc : process(ap_CS_fsm_state5, dense_14_output_arra_28_reg_822, ap_CS_fsm_state11, dense_14_output_arra_12_reg_904, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array4_address0, grp_k2c_bias_add_1_fu_451_A_array4_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_553_p1, newIndex3_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_arra_3_address0 <= dense_14_output_arra_12_reg_904;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_14_output_arra_3_address0 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_14_output_arra_3_address0 <= dense_14_output_arra_28_reg_822;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_3_address0 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_3_address0 <= grp_k2c_bias_add_1_fu_451_A_array4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_3_address0 <= grp_k2c_dot_1_fu_368_C_array4_address0;
        else 
            dense_14_output_arra_3_address0 <= "XX";
        end if; 
    end process;


    dense_14_output_arra_3_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array4_ce0, grp_k2c_bias_add_1_fu_451_A_array4_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_14_output_arra_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_3_ce0 <= grp_k2c_bias_add_1_fu_451_A_array4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_3_ce0 <= grp_k2c_dot_1_fu_368_C_array4_ce0;
        else 
            dense_14_output_arra_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_3_d0_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array4_d0, grp_k2c_bias_add_1_fu_451_A_array4_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_arra_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_3_d0 <= grp_k2c_bias_add_1_fu_451_A_array4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_3_d0 <= grp_k2c_dot_1_fu_368_C_array4_d0;
        else 
            dense_14_output_arra_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_3_we0_assign_proc : process(tmp_76_reg_797, tmp_74_reg_879, tmp_36_fu_734_p2, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array4_we0, grp_k2c_bias_add_1_fu_451_A_array4_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_41_fu_623_p2)
    begin
        if ((((tmp_76_reg_797 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_41_fu_623_p2 = ap_const_lv1_1)) or ((tmp_74_reg_879 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_36_fu_734_p2 = ap_const_lv1_1)))) then 
            dense_14_output_arra_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_3_we0 <= grp_k2c_bias_add_1_fu_451_A_array4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_3_we0 <= grp_k2c_dot_1_fu_368_C_array4_we0;
        else 
            dense_14_output_arra_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_4_address0_assign_proc : process(ap_CS_fsm_state5, dense_14_output_arra_27_reg_817, ap_CS_fsm_state11, dense_14_output_arra_11_reg_899, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array3_address0, grp_k2c_bias_add_1_fu_451_A_array3_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_553_p1, newIndex3_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_arra_4_address0 <= dense_14_output_arra_11_reg_899;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_14_output_arra_4_address0 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_14_output_arra_4_address0 <= dense_14_output_arra_27_reg_817;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_4_address0 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_4_address0 <= grp_k2c_bias_add_1_fu_451_A_array3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_4_address0 <= grp_k2c_dot_1_fu_368_C_array3_address0;
        else 
            dense_14_output_arra_4_address0 <= "XX";
        end if; 
    end process;


    dense_14_output_arra_4_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array3_ce0, grp_k2c_bias_add_1_fu_451_A_array3_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_14_output_arra_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_4_ce0 <= grp_k2c_bias_add_1_fu_451_A_array3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_4_ce0 <= grp_k2c_dot_1_fu_368_C_array3_ce0;
        else 
            dense_14_output_arra_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_4_d0_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array3_d0, grp_k2c_bias_add_1_fu_451_A_array3_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_arra_4_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_4_d0 <= grp_k2c_bias_add_1_fu_451_A_array3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_4_d0 <= grp_k2c_dot_1_fu_368_C_array3_d0;
        else 
            dense_14_output_arra_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_4_we0_assign_proc : process(tmp_76_reg_797, tmp_74_reg_879, tmp_36_fu_734_p2, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array3_we0, grp_k2c_bias_add_1_fu_451_A_array3_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_41_fu_623_p2)
    begin
        if ((((tmp_76_reg_797 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_41_fu_623_p2 = ap_const_lv1_1)) or ((tmp_74_reg_879 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_36_fu_734_p2 = ap_const_lv1_1)))) then 
            dense_14_output_arra_4_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_4_we0 <= grp_k2c_bias_add_1_fu_451_A_array3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_4_we0 <= grp_k2c_dot_1_fu_368_C_array3_we0;
        else 
            dense_14_output_arra_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_5_address0_assign_proc : process(ap_CS_fsm_state5, dense_14_output_arra_26_reg_812, ap_CS_fsm_state11, dense_14_output_arra_10_reg_894, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array2_address0, grp_k2c_bias_add_1_fu_451_A_array2_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_553_p1, newIndex3_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_arra_5_address0 <= dense_14_output_arra_10_reg_894;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_14_output_arra_5_address0 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_14_output_arra_5_address0 <= dense_14_output_arra_26_reg_812;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_5_address0 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_5_address0 <= grp_k2c_bias_add_1_fu_451_A_array2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_5_address0 <= grp_k2c_dot_1_fu_368_C_array2_address0;
        else 
            dense_14_output_arra_5_address0 <= "XX";
        end if; 
    end process;


    dense_14_output_arra_5_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array2_ce0, grp_k2c_bias_add_1_fu_451_A_array2_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_14_output_arra_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_5_ce0 <= grp_k2c_bias_add_1_fu_451_A_array2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_5_ce0 <= grp_k2c_dot_1_fu_368_C_array2_ce0;
        else 
            dense_14_output_arra_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_5_d0_assign_proc : process(ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array2_d0, grp_k2c_bias_add_1_fu_451_A_array2_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_arra_5_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_5_d0 <= grp_k2c_bias_add_1_fu_451_A_array2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_5_d0 <= grp_k2c_dot_1_fu_368_C_array2_d0;
        else 
            dense_14_output_arra_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_5_we0_assign_proc : process(tmp_76_reg_797, tmp_74_reg_879, tmp_36_fu_734_p2, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array2_we0, grp_k2c_bias_add_1_fu_451_A_array2_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_41_fu_623_p2)
    begin
        if ((((tmp_76_reg_797 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_41_fu_623_p2 = ap_const_lv1_1)) or ((tmp_74_reg_879 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_36_fu_734_p2 = ap_const_lv1_1)))) then 
            dense_14_output_arra_5_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_5_we0 <= grp_k2c_bias_add_1_fu_451_A_array2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_5_we0 <= grp_k2c_dot_1_fu_368_C_array2_we0;
        else 
            dense_14_output_arra_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_6_address0_assign_proc : process(ap_CS_fsm_state5, dense_14_output_arra_25_reg_807, ap_CS_fsm_state10, ap_CS_fsm_state11, dense_14_output_arra_9_reg_889, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array1_address0, grp_k2c_affine_matmul_1_fu_434_C1_address0, grp_k2c_bias_add_1_fu_451_A_array1_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_553_p1, newIndex3_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_arra_6_address0 <= dense_14_output_arra_9_reg_889;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_14_output_arra_6_address0 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_14_output_arra_6_address0 <= dense_14_output_arra_25_reg_807;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_6_address0 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_6_address0 <= grp_k2c_bias_add_1_fu_451_A_array1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_6_address0 <= grp_k2c_affine_matmul_1_fu_434_C1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_6_address0 <= grp_k2c_dot_1_fu_368_C_array1_address0;
        else 
            dense_14_output_arra_6_address0 <= "XX";
        end if; 
    end process;


    dense_14_output_arra_6_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array1_ce0, grp_k2c_affine_matmul_1_fu_434_C1_ce0, grp_k2c_bias_add_1_fu_451_A_array1_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_14_output_arra_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_6_ce0 <= grp_k2c_bias_add_1_fu_451_A_array1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_6_ce0 <= grp_k2c_affine_matmul_1_fu_434_C1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_6_ce0 <= grp_k2c_dot_1_fu_368_C_array1_ce0;
        else 
            dense_14_output_arra_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_6_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array1_d0, grp_k2c_affine_matmul_1_fu_434_C1_d0, grp_k2c_bias_add_1_fu_451_A_array1_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_arra_6_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_6_d0 <= grp_k2c_bias_add_1_fu_451_A_array1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_6_d0 <= grp_k2c_affine_matmul_1_fu_434_C1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_6_d0 <= grp_k2c_dot_1_fu_368_C_array1_d0;
        else 
            dense_14_output_arra_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_6_we0_assign_proc : process(tmp_76_reg_797, ap_CS_fsm_state10, tmp_74_reg_879, tmp_36_fu_734_p2, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array1_we0, grp_k2c_affine_matmul_1_fu_434_C1_we0, grp_k2c_bias_add_1_fu_451_A_array1_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_41_fu_623_p2)
    begin
        if ((((tmp_76_reg_797 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_41_fu_623_p2 = ap_const_lv1_1)) or ((tmp_74_reg_879 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_36_fu_734_p2 = ap_const_lv1_1)))) then 
            dense_14_output_arra_6_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_6_we0 <= grp_k2c_bias_add_1_fu_451_A_array1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_6_we0 <= grp_k2c_affine_matmul_1_fu_434_C1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_6_we0 <= grp_k2c_dot_1_fu_368_C_array1_we0;
        else 
            dense_14_output_arra_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_7_address0_assign_proc : process(ap_CS_fsm_state5, dense_14_output_arra_24_reg_802, ap_CS_fsm_state10, ap_CS_fsm_state11, dense_14_output_arra_8_reg_884, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array_address0, grp_k2c_affine_matmul_1_fu_434_C_address0, grp_k2c_bias_add_1_fu_451_A_array_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_553_p1, newIndex3_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_arra_7_address0 <= dense_14_output_arra_8_reg_884;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_14_output_arra_7_address0 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_14_output_arra_7_address0 <= dense_14_output_arra_24_reg_802;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_7_address0 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_7_address0 <= grp_k2c_bias_add_1_fu_451_A_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_7_address0 <= grp_k2c_affine_matmul_1_fu_434_C_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_7_address0 <= grp_k2c_dot_1_fu_368_C_array_address0;
        else 
            dense_14_output_arra_7_address0 <= "XX";
        end if; 
    end process;


    dense_14_output_arra_7_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array_ce0, grp_k2c_affine_matmul_1_fu_434_C_ce0, grp_k2c_bias_add_1_fu_451_A_array_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_14_output_arra_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_7_ce0 <= grp_k2c_bias_add_1_fu_451_A_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_7_ce0 <= grp_k2c_affine_matmul_1_fu_434_C_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_7_ce0 <= grp_k2c_dot_1_fu_368_C_array_ce0;
        else 
            dense_14_output_arra_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_7_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array_d0, grp_k2c_affine_matmul_1_fu_434_C_d0, grp_k2c_bias_add_1_fu_451_A_array_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_arra_7_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_7_d0 <= grp_k2c_bias_add_1_fu_451_A_array_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_7_d0 <= grp_k2c_affine_matmul_1_fu_434_C_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_7_d0 <= grp_k2c_dot_1_fu_368_C_array_d0;
        else 
            dense_14_output_arra_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_7_we0_assign_proc : process(tmp_76_reg_797, ap_CS_fsm_state10, tmp_74_reg_879, tmp_36_fu_734_p2, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array_we0, grp_k2c_affine_matmul_1_fu_434_C_we0, grp_k2c_bias_add_1_fu_451_A_array_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_41_fu_623_p2)
    begin
        if ((((tmp_76_reg_797 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_41_fu_623_p2 = ap_const_lv1_1)) or ((tmp_74_reg_879 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_36_fu_734_p2 = ap_const_lv1_1)))) then 
            dense_14_output_arra_7_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_7_we0 <= grp_k2c_bias_add_1_fu_451_A_array_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_7_we0 <= grp_k2c_affine_matmul_1_fu_434_C_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_7_we0 <= grp_k2c_dot_1_fu_368_C_array_we0;
        else 
            dense_14_output_arra_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_address0_assign_proc : process(ap_CS_fsm_state5, dense_14_output_arra_31_reg_837, ap_CS_fsm_state10, ap_CS_fsm_state11, dense_14_output_arra_15_reg_919, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array7_address0, grp_k2c_affine_matmul_1_fu_434_C7_address0, grp_k2c_bias_add_1_fu_451_A_array7_address0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, newIndex_cast_fu_553_p1, newIndex3_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_arra_address0 <= dense_14_output_arra_15_reg_919;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            dense_14_output_arra_address0 <= newIndex3_cast_fu_664_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_14_output_arra_address0 <= dense_14_output_arra_31_reg_837;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_14_output_arra_address0 <= newIndex_cast_fu_553_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_address0 <= grp_k2c_bias_add_1_fu_451_A_array7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_address0 <= grp_k2c_affine_matmul_1_fu_434_C7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_address0 <= grp_k2c_dot_1_fu_368_C_array7_address0;
        else 
            dense_14_output_arra_address0 <= "XX";
        end if; 
    end process;


    dense_14_output_arra_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array7_ce0, grp_k2c_affine_matmul_1_fu_434_C7_ce0, grp_k2c_bias_add_1_fu_451_A_array7_ce0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dense_14_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_ce0 <= grp_k2c_bias_add_1_fu_451_A_array7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_ce0 <= grp_k2c_affine_matmul_1_fu_434_C7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_ce0 <= grp_k2c_dot_1_fu_368_C_array7_ce0;
        else 
            dense_14_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array7_d0, grp_k2c_affine_matmul_1_fu_434_C7_d0, grp_k2c_bias_add_1_fu_451_A_array7_d0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_d0 <= grp_k2c_bias_add_1_fu_451_A_array7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_d0 <= grp_k2c_affine_matmul_1_fu_434_C7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_d0 <= grp_k2c_dot_1_fu_368_C_array7_d0;
        else 
            dense_14_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_we0_assign_proc : process(tmp_76_reg_797, ap_CS_fsm_state10, tmp_74_reg_879, tmp_36_fu_734_p2, ap_CS_fsm_state15, grp_k2c_dot_1_fu_368_C_array7_we0, grp_k2c_affine_matmul_1_fu_434_C7_we0, grp_k2c_bias_add_1_fu_451_A_array7_we0, ap_CS_fsm_state9, ap_CS_fsm_state4, ap_CS_fsm_state2, tmp_41_fu_623_p2)
    begin
        if ((((tmp_76_reg_797 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_41_fu_623_p2 = ap_const_lv1_1)) or ((tmp_74_reg_879 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_36_fu_734_p2 = ap_const_lv1_1)))) then 
            dense_14_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_14_output_arra_we0 <= grp_k2c_bias_add_1_fu_451_A_array7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_14_output_arra_we0 <= grp_k2c_affine_matmul_1_fu_434_C7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_14_output_arra_we0 <= grp_k2c_dot_1_fu_368_C_array7_we0;
        else 
            dense_14_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_639_p2 <= "1" when (i_cast_fu_635_p1 = tmp_18_cast_cast_reg_866) else "0";
    exitcond4_fu_528_p2 <= "1" when (i_2_reg_346 = output_numel_read) else "0";

    grp_fu_475_p0_assign_proc : process(tmp_37_reg_842, ap_CS_fsm_state7, tmp_s_reg_924, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_475_p0 <= tmp_s_reg_924;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_475_p0 <= tmp_37_reg_842;
        else 
            grp_fu_475_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_k2c_affine_matmul_1_fu_434_ap_start <= grp_k2c_affine_matmul_1_fu_434_ap_start_reg;
    grp_k2c_bias_add_1_fu_451_ap_start <= grp_k2c_bias_add_1_fu_451_ap_start_reg;
    grp_k2c_dot_1_fu_368_ap_start <= grp_k2c_dot_1_fu_368_ap_start_reg;
    i_29_fu_533_p2 <= std_logic_vector(unsigned(i_2_reg_346) + unsigned(ap_const_lv64_1));
    i_30_fu_644_p2 <= std_logic_vector(unsigned(i_reg_357) + unsigned(ap_const_lv13_1));
    i_cast_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_357),14));
    icmp_fu_508_p2 <= "0" when (tmp_73_fu_498_p4 = ap_const_lv63_0) else "1";
    newIndex3_cast_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex3_fu_654_p4),64));
    newIndex3_fu_654_p4 <= i_reg_357(6 downto 3);
    newIndex_cast_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex_fu_543_p4),64));
    newIndex_fu_543_p4 <= i_2_reg_346(6 downto 3);
    notlhs6_fu_718_p2 <= "0" when (tmp_33_fu_704_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_607_p2 <= "0" when (tmp_38_fu_593_p4 = ap_const_lv8_FF) else "1";
    notrhs7_fu_724_p2 <= "1" when (tmp_75_fu_714_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_613_p2 <= "1" when (tmp_77_fu_603_p1 = ap_const_lv23_0) else "0";
    p_s_fu_514_p3 <= 
        ap_const_lv8_80 when (icmp_fu_508_p2(0) = '1') else 
        ap_const_lv8_1;
    p_to_int4_fu_590_p1 <= tmp_37_reg_842;
    p_to_int_fu_701_p1 <= tmp_s_reg_924;
    tmp_16_fu_486_p2 <= std_logic_vector(unsigned(input_dim) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF));
    tmp_18_cast_cast_fu_628_p3 <= 
        ap_const_lv14_1000 when (icmp_reg_774(0) = '1') else 
        ap_const_lv14_20;
    tmp_33_fu_704_p4 <= p_to_int_fu_701_p1(30 downto 23);
    tmp_34_fu_730_p2 <= (notrhs7_reg_935 or notlhs6_reg_930);
    tmp_36_fu_734_p2 <= (tmp_35_reg_940 and tmp_34_fu_730_p2);
    tmp_37_fu_568_p9 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_reg_797),64));
    tmp_38_fu_593_p4 <= p_to_int4_fu_590_p1(30 downto 23);
    tmp_39_fu_619_p2 <= (notrhs_reg_853 or notlhs_reg_848);
    tmp_41_fu_623_p2 <= (tmp_40_reg_858 and tmp_39_fu_619_p2);
    tmp_73_fu_498_p4 <= input_dim(63 downto 1);
    tmp_74_fu_650_p1 <= i_reg_357(3 - 1 downto 0);
    tmp_75_fu_714_p1 <= p_to_int_fu_701_p1(23 - 1 downto 0);
    tmp_76_fu_539_p1 <= i_2_reg_346(3 - 1 downto 0);
    tmp_77_fu_603_p1 <= p_to_int4_fu_590_p1(23 - 1 downto 0);
    tmp_fu_480_p2 <= "1" when (unsigned(input_dim) < unsigned(ap_const_lv64_3)) else "0";
    tmp_s_fu_679_p9 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_reg_879),64));
end behav;
