Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Wed Feb 18 14:16:13 2026
| Host              : RMP-RESEARCH4 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Redesign_wrapper_timing_summary_routed.rpt -pb Redesign_wrapper_timing_summary_routed.pb -rpx Redesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Redesign_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0               569494        0.010        0.000                      0               569494        1.500        0.000                       0                182521  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.067        0.000                      0               569494        0.010        0.000                      0               569494        1.500        0.000                       0                182521  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_59_U/ram_reg_0_15_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 2.489ns (47.578%)  route 2.742ns (52.422%))
  Logic Levels:           8  (LUT4=1 RAMB36E2=7)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 7.760 - 6.000 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.404ns, distribution 1.783ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.363ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.187     2.350    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ap_clk
    RAMB36_X12Y60        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y60        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.063     3.413 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.434    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0_n_65
    RAMB36_X12Y61        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.644 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.665    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_1_n_65
    RAMB36_X12Y62        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.875 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.896    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_2_n_65
    RAMB36_X12Y63        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.106 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.127    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_3_n_65
    RAMB36_X12Y64        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.337 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.358    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_4_n_65
    RAMB36_X12Y65        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.568 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.589    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_5_n_65
    RAMB36_X12Y66        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     4.799 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.021     4.820    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_6_n_65
    RAMB36_X12Y67        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_DOUTBDOUT[4])
                                                      0.117     4.937 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_7/DOUTBDOUT[4]
                         net (fo=16, routed)          2.049     6.987    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/q1_reg[31]_8[4]
    SLICE_X33Y291        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     7.036 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ram_reg_0_15_4_4_i_1__84/O
                         net (fo=2, routed)           0.546     7.582    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_59_U/ram_reg_0_15_4_4/D
    SLICE_X31Y268        RAMD32                                       r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_59_U/ram_reg_0_15_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.630     7.760    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_59_U/ram_reg_0_15_4_4/WCLK
    SLICE_X31Y268        RAMD32                                       r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_59_U/ram_reg_0_15_4_4/DP/CLK
                         clock pessimism              0.082     7.842    
                         clock uncertainty           -0.115     7.727    
    SLICE_X31Y268        RAMD32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079     7.648    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_59_U/ram_reg_0_15_4_4/DP
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.590ns (48.828%)  route 2.714ns (51.172%))
  Logic Levels:           8  (LUT4=1 RAMB36E2=7)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 7.836 - 6.000 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.404ns, distribution 1.783ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.363ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.187     2.350    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ap_clk
    RAMB36_X12Y60        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y60        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[5])
                                                      1.065     3.415 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.440    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0_n_64
    RAMB36_X12Y61        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     3.650 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_1/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.675    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_1_n_64
    RAMB36_X12Y62        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     3.885 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_2/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.910    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_2_n_64
    RAMB36_X12Y63        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     4.120 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_3/CASDOUTB[5]
                         net (fo=1, routed)           0.025     4.145    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_3_n_64
    RAMB36_X12Y64        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     4.355 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_4/CASDOUTB[5]
                         net (fo=1, routed)           0.025     4.380    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_4_n_64
    RAMB36_X12Y65        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     4.590 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_5/CASDOUTB[5]
                         net (fo=1, routed)           0.025     4.615    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_5_n_64
    RAMB36_X12Y66        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     4.825 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_6/CASDOUTB[5]
                         net (fo=1, routed)           0.025     4.850    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_6_n_64
    RAMB36_X12Y67        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_DOUTBDOUT[5])
                                                      0.117     4.967 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_7/DOUTBDOUT[5]
                         net (fo=16, routed)          2.004     6.971    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/q1_reg[31]_8[5]
    SLICE_X31Y291        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     7.119 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ram_reg_0_15_5_5_i_1__58/O
                         net (fo=2, routed)           0.535     7.655    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/D
    SLICE_X22Y273        RAMD32                                       r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.706     7.836    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/WCLK
    SLICE_X22Y273        RAMD32                                       r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/SP/CLK
                         clock pessimism              0.082     7.918    
                         clock uncertainty           -0.115     7.803    
    SLICE_X22Y273        RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.080     7.723    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 2.590ns (48.865%)  route 2.710ns (51.135%))
  Logic Levels:           8  (LUT4=1 RAMB36E2=7)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 7.836 - 6.000 ) 
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.404ns, distribution 1.783ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.363ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.187     2.350    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ap_clk
    RAMB36_X12Y60        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y60        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[5])
                                                      1.065     3.415 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.440    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_0_n_64
    RAMB36_X12Y61        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     3.650 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_1/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.675    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_1_n_64
    RAMB36_X12Y62        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     3.885 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_2/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.910    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_2_n_64
    RAMB36_X12Y63        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     4.120 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_3/CASDOUTB[5]
                         net (fo=1, routed)           0.025     4.145    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_3_n_64
    RAMB36_X12Y64        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     4.355 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_4/CASDOUTB[5]
                         net (fo=1, routed)           0.025     4.380    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_4_n_64
    RAMB36_X12Y65        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     4.590 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_5/CASDOUTB[5]
                         net (fo=1, routed)           0.025     4.615    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_5_n_64
    RAMB36_X12Y66        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     4.825 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_6/CASDOUTB[5]
                         net (fo=1, routed)           0.025     4.850    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_6_n_64
    RAMB36_X12Y67        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_DOUTBDOUT[5])
                                                      0.117     4.967 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/psum_buf_11_U/ram_reg_bram_7/DOUTBDOUT[5]
                         net (fo=16, routed)          2.004     6.971    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/q1_reg[31]_8[5]
    SLICE_X31Y291        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     7.119 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ram_reg_0_15_5_5_i_1__58/O
                         net (fo=2, routed)           0.531     7.651    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/D
    SLICE_X22Y273        RAMD32                                       r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.706     7.836    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/WCLK
    SLICE_X22Y273        RAMD32                                       r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/DP/CLK
                         clock pessimism              0.082     7.918    
                         clock uncertainty           -0.115     7.803    
    SLICE_X22Y273        RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.080     7.723    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/acc_buf_27_U/ram_reg_0_15_5_5/DP
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.767ns (52.455%)  route 2.508ns (47.545%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 RAMB36E2=2)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 7.715 - 6.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.404ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.363ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.168     2.331    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ap_clk
    RAMB36_X12Y48        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[15])
                                                      1.035     3.366 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.395    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0_n_54
    RAMB36_X12Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_CASDOUTB[15])
                                                      0.210     3.605 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.634    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1_n_54
    RAMB36_X12Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_DOUTBDOUT[15])
                                                      0.117     3.751 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_2/DOUTBDOUT[15]
                         net (fo=240, routed)         2.450     6.201    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/A[19]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     6.393 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     6.393    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     6.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     6.469    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505     6.974 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     6.974    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     7.021 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     7.021    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     7.606 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     7.606    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.585     7.715    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.074     7.789    
                         clock uncertainty           -0.115     7.674    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                      0.015     7.689    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.767ns (52.455%)  route 2.508ns (47.545%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 RAMB36E2=2)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 7.715 - 6.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.404ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.363ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.168     2.331    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ap_clk
    RAMB36_X12Y48        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[15])
                                                      1.035     3.366 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.395    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0_n_54
    RAMB36_X12Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_CASDOUTB[15])
                                                      0.210     3.605 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.634    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1_n_54
    RAMB36_X12Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_DOUTBDOUT[15])
                                                      0.117     3.751 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_2/DOUTBDOUT[15]
                         net (fo=240, routed)         2.450     6.201    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/A[19]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     6.393 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     6.393    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     6.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     6.469    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[21])
                                                      0.505     6.974 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     6.974    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     7.021 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     7.021    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     7.606 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     7.606    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU.ALU_OUT<21>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.585     7.715    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.074     7.789    
                         clock uncertainty           -0.115     7.674    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                      0.015     7.689    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.767ns (52.455%)  route 2.508ns (47.545%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 RAMB36E2=2)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 7.715 - 6.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.404ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.363ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.168     2.331    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ap_clk
    RAMB36_X12Y48        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[15])
                                                      1.035     3.366 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.395    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0_n_54
    RAMB36_X12Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_CASDOUTB[15])
                                                      0.210     3.605 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.634    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1_n_54
    RAMB36_X12Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_DOUTBDOUT[15])
                                                      0.117     3.751 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_2/DOUTBDOUT[15]
                         net (fo=240, routed)         2.450     6.201    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/A[19]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     6.393 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     6.393    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     6.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     6.469    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[22])
                                                      0.505     6.974 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     6.974    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     7.021 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     7.021    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     7.606 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     7.606    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.585     7.715    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.074     7.789    
                         clock uncertainty           -0.115     7.674    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                      0.015     7.689    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.767ns (52.455%)  route 2.508ns (47.545%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 RAMB36E2=2)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 7.715 - 6.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.404ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.363ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.168     2.331    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ap_clk
    RAMB36_X12Y48        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[15])
                                                      1.035     3.366 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.395    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0_n_54
    RAMB36_X12Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_CASDOUTB[15])
                                                      0.210     3.605 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.634    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1_n_54
    RAMB36_X12Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_DOUTBDOUT[15])
                                                      0.117     3.751 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_2/DOUTBDOUT[15]
                         net (fo=240, routed)         2.450     6.201    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/A[19]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     6.393 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     6.393    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     6.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     6.469    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[23])
                                                      0.505     6.974 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     6.974    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     7.021 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     7.021    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     7.606 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     7.606    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.585     7.715    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.074     7.789    
                         clock uncertainty           -0.115     7.674    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                      0.015     7.689    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.767ns (52.455%)  route 2.508ns (47.545%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 RAMB36E2=2)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 7.715 - 6.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.404ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.363ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.168     2.331    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ap_clk
    RAMB36_X12Y48        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[15])
                                                      1.035     3.366 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.395    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0_n_54
    RAMB36_X12Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_CASDOUTB[15])
                                                      0.210     3.605 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.634    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1_n_54
    RAMB36_X12Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_DOUTBDOUT[15])
                                                      0.117     3.751 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_2/DOUTBDOUT[15]
                         net (fo=240, routed)         2.450     6.201    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/A[19]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     6.393 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     6.393    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     6.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     6.469    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[24])
                                                      0.505     6.974 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     6.974    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER.U<24>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     7.021 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     7.021    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA.U_DATA<24>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     7.606 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     7.606    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU.ALU_OUT<24>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.585     7.715    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.074     7.789    
                         clock uncertainty           -0.115     7.674    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                      0.015     7.689    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.767ns (52.455%)  route 2.508ns (47.545%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 RAMB36E2=2)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 7.715 - 6.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.404ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.363ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.168     2.331    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ap_clk
    RAMB36_X12Y48        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[15])
                                                      1.035     3.366 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.395    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0_n_54
    RAMB36_X12Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_CASDOUTB[15])
                                                      0.210     3.605 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.634    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1_n_54
    RAMB36_X12Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_DOUTBDOUT[15])
                                                      0.117     3.751 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_2/DOUTBDOUT[15]
                         net (fo=240, routed)         2.450     6.201    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/A[19]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     6.393 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     6.393    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     6.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     6.469    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[25])
                                                      0.505     6.974 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     6.974    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER.U<25>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.047     7.021 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     7.021    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA.U_DATA<25>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.585     7.606 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     7.606    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU.ALU_OUT<25>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.585     7.715    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.074     7.789    
                         clock uncertainty           -0.115     7.674    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                      0.015     7.689    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[26]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_pl_0 rise@6.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.767ns (52.455%)  route 2.508ns (47.545%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 RAMB36E2=2)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 7.715 - 6.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.404ns, distribution 1.764ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.363ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.168     2.331    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ap_clk
    RAMB36_X12Y48        RAMB36E2                                     r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[15])
                                                      1.035     3.366 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.395    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_0_n_54
    RAMB36_X12Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_CASDOUTB[15])
                                                      0.210     3.605 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1/CASDOUTB[15]
                         net (fo=1, routed)           0.029     3.634    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_1_n_54
    RAMB36_X12Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[15]_DOUTBDOUT[15])
                                                      0.117     3.751 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/input_lcl_U/ram_reg_bram_2/DOUTBDOUT[15]
                         net (fo=240, routed)         2.450     6.201    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/A[19]
    DSP48E2_X9Y76        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     6.393 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     6.393    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y76        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     6.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     6.469    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y76        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[26])
                                                      0.505     6.974 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     6.974    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_MULTIPLIER.U<26>
    DSP48E2_X9Y76        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.047     7.021 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     7.021    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_M_DATA.U_DATA<26>
    DSP48E2_X9Y76        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[26])
                                                      0.585     7.606 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     7.606    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_ALU.ALU_OUT<26>
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/ALU_OUT[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.000     6.000 r  
    PS8_X0Y0             PS8                          0.000     6.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     6.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     6.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.585     7.715    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/CLK
    DSP48E2_X9Y76        DSP_OUTPUT                                   r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.074     7.789    
                         clock uncertainty           -0.115     7.674    
    DSP48E2_X9Y76        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[26])
                                                      0.015     7.689    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/mul_16s_16s_32_1_1_U1543/tmp_product/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  0.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.059ns (35.119%)  route 0.109ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.583ns (routing 0.363ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.404ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.583     1.713    <hidden>
    SLICE_X45Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.772 r  <hidden>
                         net (fo=1, routed)           0.109     1.881    <hidden>
    SLICE_X46Y30         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.816     1.979    <hidden>
    SLICE_X46Y30         RAMD32                                       r  <hidden>
                         clock pessimism             -0.168     1.811    
    SLICE_X46Y30         RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.060     1.871    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter6_acc_buf_189_load_267_reg_12390_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter7_acc_buf_189_load_267_reg_12390_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.059ns (19.472%)  route 0.244ns (80.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.751ns (routing 0.363ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.023ns (routing 0.404ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.751     1.881    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X84Y225        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter6_acc_buf_189_load_267_reg_12390_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y225        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.940 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter6_acc_buf_189_load_267_reg_12390_reg[13]/Q
                         net (fo=1, routed)           0.244     2.184    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter6_acc_buf_189_load_267_reg_12390[13]
    SLICE_X83Y243        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter7_acc_buf_189_load_267_reg_12390_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.023     2.186    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X83Y243        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter7_acc_buf_189_load_267_reg_12390_reg[13]/C
                         clock pessimism             -0.074     2.112    
    SLICE_X83Y243        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.174    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter7_acc_buf_189_load_267_reg_12390_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_111_load_2145_reg_11688_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter5_acc_buf_111_load_2145_reg_11688_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.061ns (20.539%)  route 0.236ns (79.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.576ns (routing 0.363ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.404ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.576     1.706    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X53Y233        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_111_load_2145_reg_11688_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y233        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.767 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_111_load_2145_reg_11688_reg[11]/Q
                         net (fo=1, routed)           0.236     2.003    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_111_load_2145_reg_11688[11]
    SLICE_X51Y249        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter5_acc_buf_111_load_2145_reg_11688_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.844     2.007    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X51Y249        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter5_acc_buf_111_load_2145_reg_11688_reg[11]/C
                         clock pessimism             -0.074     1.933    
    SLICE_X51Y249        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.993    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter5_acc_buf_111_load_2145_reg_11688_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_28_load_2228_reg_10941_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_28_load_2228_reg_10941_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.712ns (routing 0.363ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.404ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.712     1.842    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X19Y255        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_28_load_2228_reg_10941_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y255        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.900 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_28_load_2228_reg_10941_reg[16]/Q
                         net (fo=1, routed)           0.116     2.016    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_28_load_2228_reg_10941_reg_n_2_[16]
    SLICE_X18Y256        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_28_load_2228_reg_10941_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.944     2.107    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X18Y256        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_28_load_2228_reg_10941_reg[16]/C
                         clock pessimism             -0.161     1.946    
    SLICE_X18Y256        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.006    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_28_load_2228_reg_10941_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_81_load_2175_reg_11418_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_81_load_2175_reg_11418_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.761ns (routing 0.363ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.404ns, distribution 1.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.761     1.891    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X16Y404        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_81_load_2175_reg_11418_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y404        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.949 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_81_load_2175_reg_11418_reg[8]/Q
                         net (fo=1, routed)           0.115     2.064    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_81_load_2175_reg_11418[8]
    SLICE_X14Y404        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_81_load_2175_reg_11418_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.003     2.166    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X14Y404        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_81_load_2175_reg_11418_reg[8]/C
                         clock pessimism             -0.172     1.994    
    SLICE_X14Y404        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.054    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_81_load_2175_reg_11418_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_208_load_248_reg_12561_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter5_acc_buf_208_load_248_reg_12561_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.845ns (routing 0.363ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.404ns, distribution 1.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.845     1.975    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X88Y353        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_208_load_248_reg_12561_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y353        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.033 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_208_load_248_reg_12561_reg[1]/Q
                         net (fo=1, routed)           0.091     2.124    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_208_load_248_reg_12561[1]
    SLICE_X87Y353        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter5_acc_buf_208_load_248_reg_12561_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      2.062     2.225    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X87Y353        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter5_acc_buf_208_load_248_reg_12561_reg[1]/C
                         clock pessimism             -0.173     2.052    
    SLICE_X87Y353        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.114    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter5_acc_buf_208_load_248_reg_12561_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_107_load_2149_reg_11652_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_107_load_2149_reg_11652_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.061ns (20.539%)  route 0.236ns (79.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.662ns (routing 0.363ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.404ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.662     1.792    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X64Y239        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_107_load_2149_reg_11652_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y239        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.853 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_107_load_2149_reg_11652_reg[9]/Q
                         net (fo=1, routed)           0.236     2.089    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter3_acc_buf_107_load_2149_reg_11652_reg_n_2_[9]
    SLICE_X62Y240        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_107_load_2149_reg_11652_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.928     2.091    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X62Y240        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_107_load_2149_reg_11652_reg[9]/C
                         clock pessimism             -0.074     2.017    
    SLICE_X62Y240        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.079    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter4_acc_buf_107_load_2149_reg_11652_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter7_acc_buf_12_load_2244_reg_10797_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter8_acc_buf_12_load_2244_reg_10797_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.059ns (22.519%)  route 0.203ns (77.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.613ns (routing 0.363ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.404ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.613     1.743    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X47Y288        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter7_acc_buf_12_load_2244_reg_10797_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y288        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.802 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter7_acc_buf_12_load_2244_reg_10797_reg[4]/Q
                         net (fo=1, routed)           0.203     2.005    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter7_acc_buf_12_load_2244_reg_10797[4]
    SLICE_X47Y300        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter8_acc_buf_12_load_2244_reg_10797_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.852     2.015    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_clk
    SLICE_X47Y300        FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter8_acc_buf_12_load_2244_reg_10797_reg[4]/C
                         clock pessimism             -0.082     1.933    
    SLICE_X47Y300        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.995    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_phi_reg_pp0_iter8_acc_buf_12_load_2244_reg_10797_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/control_s_axi_U/int_bn_params_dram_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/bn_params_dram_read_reg_360_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.059ns (32.415%)  route 0.123ns (67.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.577ns (routing 0.363ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.404ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.577     1.707    Redesign_i/conv_engine_1/inst/control_s_axi_U/ap_clk
    SLICE_X43Y80         FDRE                                         r  Redesign_i/conv_engine_1/inst/control_s_axi_U/int_bn_params_dram_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.766 r  Redesign_i/conv_engine_1/inst/control_s_axi_U/int_bn_params_dram_reg[61]/Q
                         net (fo=3, routed)           0.123     1.889    Redesign_i/conv_engine_1/inst/bn_params_dram[61]
    SLICE_X42Y80         FDRE                                         r  Redesign_i/conv_engine_1/inst/bn_params_dram_read_reg_360_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.818     1.981    Redesign_i/conv_engine_1/inst/ap_clk
    SLICE_X42Y80         FDRE                                         r  Redesign_i/conv_engine_1/inst/bn_params_dram_read_reg_360_reg[61]/C
                         clock pessimism             -0.162     1.819    
    SLICE_X42Y80         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.879    Redesign_i/conv_engine_1/inst/bn_params_dram_read_reg_360_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tr_3_reg_3605_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tr_fu_192_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.669ns (routing 0.363ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.404ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.669     1.799    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X65Y63         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tr_3_reg_3605_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.858 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tr_3_reg_3605_reg[4]/Q
                         net (fo=1, routed)           0.118     1.976    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tr_3_reg_3605[4]
    SLICE_X63Y61         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tr_fu_192_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.911     2.074    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X63Y61         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tr_fu_192_reg[4]/C
                         clock pessimism             -0.168     1.906    
    SLICE_X63Y61         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.966    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tr_fu_192_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         6.000       3.000      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.000       4.431      RAMB36_X6Y4  Redesign_i/conv_engine_1/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         3.000       1.500      PS8_X0Y0     Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.804ns  (logic 0.124ns (15.423%)  route 0.680ns (84.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.658ns (routing 0.363ns, distribution 1.295ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.442     0.442    Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X25Y183        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.566 r  Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.238     0.804    Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y183        FDRE                                         r  Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.658     1.788    Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y183        FDRE                                         r  Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.049ns (12.861%)  route 0.332ns (87.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.155ns (routing 0.250ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.235     0.235    Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X25Y183        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.049     0.284 r  Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.097     0.381    Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y183        FDRE                                         r  Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.155     1.271    Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y183        FDRE                                         r  Redesign_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Redesign_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Redesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 0.169ns (7.801%)  route 1.997ns (92.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.404ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.363ns, distribution 1.237ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.766     1.929    Redesign_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X36Y167        FDRE                                         r  Redesign_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y167        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.008 f  Redesign_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=5, routed)           0.792     2.800    Redesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X40Y128        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.890 r  Redesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.205     4.095    Redesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X42Y10         FDRE                                         r  Redesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.600     1.730    Redesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X42Y10         FDRE                                         r  Redesign_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.079ns (5.225%)  route 1.433ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.363ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.433     3.448    <hidden>
    SLICE_X45Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.579     1.709    <hidden>
    SLICE_X45Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.079ns (5.225%)  route 1.433ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.363ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.433     3.448    <hidden>
    SLICE_X45Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.579     1.709    <hidden>
    SLICE_X45Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.079ns (5.225%)  route 1.433ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.363ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.433     3.448    <hidden>
    SLICE_X45Y83         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.579     1.709    <hidden>
    SLICE_X45Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 0.079ns (6.013%)  route 1.235ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.363ns, distribution 1.204ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.235     3.250    <hidden>
    SLICE_X39Y82         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.567     1.697    <hidden>
    SLICE_X39Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 0.079ns (6.013%)  route 1.235ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.363ns, distribution 1.204ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.235     3.250    <hidden>
    SLICE_X39Y82         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.567     1.697    <hidden>
    SLICE_X39Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 0.079ns (6.013%)  route 1.235ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.363ns, distribution 1.204ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.235     3.250    <hidden>
    SLICE_X39Y82         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.567     1.697    <hidden>
    SLICE_X39Y82         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.079ns (6.100%)  route 1.216ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.363ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.216     3.231    <hidden>
    SLICE_X45Y84         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.579     1.709    <hidden>
    SLICE_X45Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.079ns (6.100%)  route 1.216ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.363ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.216     3.231    <hidden>
    SLICE_X45Y84         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.579     1.709    <hidden>
    SLICE_X45Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.079ns (6.100%)  route 1.216ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.404ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.363ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.773     1.936    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.015 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.216     3.231    <hidden>
    SLICE_X45Y84         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.579     1.709    <hidden>
    SLICE_X45Y84         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.567%)  route 0.126ns (76.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.222ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.250ns, distribution 0.848ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.976     1.069    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.108 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.126     1.234    <hidden>
    SLICE_X39Y125        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.098     1.214    <hidden>
    SLICE_X39Y125        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.567%)  route 0.126ns (76.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.222ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.250ns, distribution 0.848ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.976     1.069    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.108 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.126     1.234    <hidden>
    SLICE_X39Y125        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.098     1.214    <hidden>
    SLICE_X39Y125        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.567%)  route 0.126ns (76.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.222ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.250ns, distribution 0.848ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.976     1.069    Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y129        FDRE                                         r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.108 r  Redesign_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.126     1.234    <hidden>
    SLICE_X39Y125        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.098     1.214    <hidden>
    SLICE_X39Y125        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.879%)  route 0.131ns (77.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.222ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.250ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.978     1.071    Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y126        FDRE                                         r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.131     1.241    <hidden>
    SLICE_X40Y129        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.101     1.217    <hidden>
    SLICE_X40Y129        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.879%)  route 0.131ns (77.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.222ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.250ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.978     1.071    Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y126        FDRE                                         r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.131     1.241    <hidden>
    SLICE_X40Y129        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.101     1.217    <hidden>
    SLICE_X40Y129        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.879%)  route 0.131ns (77.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.222ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.250ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.978     1.071    Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y126        FDRE                                         r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.131     1.241    <hidden>
    SLICE_X40Y129        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.101     1.217    <hidden>
    SLICE_X40Y129        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.552%)  route 0.160ns (80.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.222ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.250ns, distribution 0.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.978     1.071    Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y126        FDRE                                         r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.160     1.270    <hidden>
    SLICE_X41Y128        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.104     1.220    <hidden>
    SLICE_X41Y128        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.552%)  route 0.160ns (80.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.222ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.250ns, distribution 0.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.978     1.071    Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y126        FDRE                                         r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.160     1.270    <hidden>
    SLICE_X41Y128        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.104     1.220    <hidden>
    SLICE_X41Y128        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.552%)  route 0.160ns (80.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.222ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.250ns, distribution 0.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.978     1.071    Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y126        FDRE                                         r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.160     1.270    <hidden>
    SLICE_X41Y128        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.104     1.220    <hidden>
    SLICE_X41Y128        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.039ns (19.337%)  route 0.163ns (80.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.222ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.250ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      0.978     1.071    Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X40Y126        FDRE                                         r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  Redesign_i/smartconnect_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.163     1.272    <hidden>
    SLICE_X43Y127        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.101     1.217    <hidden>
    SLICE_X43Y127        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.745ns  (logic 2.376ns (86.550%)  route 0.369ns (13.450%))
  Logic Levels:           10  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.363ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.289     2.293    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[20]
    SLICE_X62Y70         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.441 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5/O
                         net (fo=1, routed)           0.014     2.455    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.611 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.637    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1_n_2
    SLICE_X62Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     2.719 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.026     2.745    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[27]
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.678     1.808    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[27]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 2.370ns (86.552%)  route 0.368ns (13.448%))
  Logic Levels:           10  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.363ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.289     2.293    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[20]
    SLICE_X62Y70         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.441 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5/O
                         net (fo=1, routed)           0.014     2.455    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.611 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.637    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1_n_2
    SLICE_X62Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.713 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.025     2.738    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[25]
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.678     1.808    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[25]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.730ns  (logic 2.361ns (86.476%)  route 0.369ns (13.524%))
  Logic Levels:           10  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.363ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.289     2.293    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[20]
    SLICE_X62Y70         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.441 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5/O
                         net (fo=1, routed)           0.014     2.455    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.611 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.637    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1_n_2
    SLICE_X62Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.704 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.026     2.730    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[26]
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.678     1.808    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[26]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.718ns  (logic 2.350ns (86.454%)  route 0.368ns (13.546%))
  Logic Levels:           10  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.363ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.289     2.293    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[20]
    SLICE_X62Y70         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.441 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5/O
                         net (fo=1, routed)           0.014     2.455    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.611 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.637    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1_n_2
    SLICE_X62Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.693 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.025     2.718    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[24]
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.678     1.808    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[24]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.619ns  (logic 2.229ns (85.111%)  route 0.390ns (14.889%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.363ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.329     2.333    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[18]
    SLICE_X62Y70         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.370 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7/O
                         net (fo=1, routed)           0.021     2.391    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.202     2.593 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     2.619    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[23]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.678     1.808    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[23]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 2.227ns (85.133%)  route 0.389ns (14.867%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.363ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.329     2.333    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[18]
    SLICE_X62Y70         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.370 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7/O
                         net (fo=1, routed)           0.021     2.391    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     2.591 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.616    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[21]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.678     1.808    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[21]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.610ns  (logic 2.267ns (86.851%)  route 0.343ns (13.149%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.363ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.289     2.293    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[20]
    SLICE_X62Y70         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.441 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5/O
                         net (fo=1, routed)           0.014     2.455    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_5_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.129     2.584 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.610    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[22]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.678     1.808    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[22]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.583ns  (logic 2.194ns (84.943%)  route 0.389ns (15.057%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.363ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.329     2.333    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[18]
    SLICE_X62Y70         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.370 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7/O
                         net (fo=1, routed)           0.021     2.391    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     2.558 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[4]
                         net (fo=1, routed)           0.025     2.583    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[20]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.678     1.808    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[20]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.503ns  (logic 2.113ns (84.421%)  route 0.390ns (15.579%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.679ns (routing 0.363ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.329     2.333    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[18]
    SLICE_X62Y70         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.370 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7/O
                         net (fo=1, routed)           0.021     2.391    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.086     2.477 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.026     2.503    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[19]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.679     1.809    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[19]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 2.085ns (84.245%)  route 0.390ns (15.755%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.679ns (routing 0.363ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.076 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.076    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.505     0.581 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.581    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.047     0.628 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.628    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.585     1.213 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.213    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.335 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.349    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     1.895 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     1.895    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.004 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.329     2.333    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[18]
    SLICE_X62Y70         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.370 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7/O
                         net (fo=1, routed)           0.021     2.391    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_7_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.058     2.449 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.026     2.475    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[18]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.679     1.809    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.322ns (64.400%)  route 0.178ns (35.600%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.184ns (routing 0.250ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X13Y28       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X13Y28       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.020     0.020 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.020    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X13Y28       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.079     0.099 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.099    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_MULTIPLIER.V<10>
    DSP48E2_X13Y28       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.012     0.111 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     0.111    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_M_DATA.V_DATA<10>
    DSP48E2_X13Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.111     0.222 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.222    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X13Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.030     0.252 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.155     0.407    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product_n_97
    SLICE_X62Y71         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     0.457 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[27]_i_3/O
                         net (fo=1, routed)           0.016     0.473    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[27]_i_3_n_2
    SLICE_X62Y71         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.493 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.007     0.500    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[27]
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.184     1.300    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[27]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[24]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.499ns (77.583%)  route 0.144ns (22.417%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.184ns (routing 0.250ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<24>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[24]_A2A1[24])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<24>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[24]_U[25])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<25>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_PCOUT[25])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[25]
                         net (fo=1, routed)           0.002     0.247    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[25]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[25]_ALU_OUT[8])
                                                      0.192     0.439 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.439    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<8>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.123     0.592    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[25]
    SLICE_X62Y71         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     0.606 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[27]_i_5/O
                         net (fo=1, routed)           0.012     0.618    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[27]_i_5_n_2
    SLICE_X62Y71         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.636 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.007     0.643    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[25]
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.184     1.300    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[25]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[24]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.498ns (76.949%)  route 0.149ns (23.051%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.184ns (routing 0.250ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<24>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[24]_A2A1[24])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<24>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[24]_U[25])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<25>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_PCOUT[25])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[25]
                         net (fo=1, routed)           0.002     0.247    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[25]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[25]_ALU_OUT[8])
                                                      0.192     0.439 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.439    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<8>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.140     0.609    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[25]
    SLICE_X62Y71         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.031     0.640 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.007     0.647    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[26]
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.184     1.300    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y71         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[26]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.499ns (77.035%)  route 0.149ns (22.965%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.184ns (routing 0.250ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.007     0.252    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.192     0.444 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.444    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.030     0.474 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.123     0.597    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[17]
    SLICE_X62Y70         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     0.611 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_8/O
                         net (fo=1, routed)           0.012     0.623    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_8_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.641 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.648    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[17]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.184     1.300    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[17]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.498ns (76.409%)  route 0.154ns (23.591%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.184ns (routing 0.250ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.007     0.252    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[47]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.192     0.444 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.444    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.030     0.474 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.140     0.614    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[17]
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.031     0.645 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.652    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[18]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.184     1.300    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[18]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[20]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.500ns (76.624%)  route 0.153ns (23.376%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.250ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<21>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<21>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<21>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_PCOUT[21])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[21]
                         net (fo=1, routed)           0.002     0.247    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[21]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[21]_ALU_OUT[4])
                                                      0.192     0.439 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.439    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<4>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.030     0.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.144     0.613    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[21]
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.033     0.646 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.653    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[22]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.183     1.299    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[22]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[17]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.509ns (77.520%)  route 0.148ns (22.480%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.184ns (routing 0.250ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<18>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<18>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_PCOUT[18])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[18]
                         net (fo=1, routed)           0.002     0.247    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[18]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[18]_ALU_OUT[2])
                                                      0.192     0.439 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.439    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.123     0.592    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[19]
    SLICE_X62Y70         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     0.614 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_6/O
                         net (fo=1, routed)           0.016     0.630    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_6_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.650 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.657    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[19]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.184     1.300    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[19]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[20]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.513ns (77.081%)  route 0.153ns (22.919%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.250ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<21>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<21>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<21>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_PCOUT[21])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[21]
                         net (fo=1, routed)           0.002     0.247    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[21]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[21]_ALU_OUT[4])
                                                      0.192     0.439 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.439    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<4>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.030     0.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.144     0.613    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[21]
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.046     0.659 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.666    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[23]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.183     1.299    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[23]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[19]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.499ns (74.197%)  route 0.174ns (25.803%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.250ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<20>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<20>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<20>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_PCOUT[20])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[20]
                         net (fo=1, routed)           0.002     0.247    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[20]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[20]_ALU_OUT[3])
                                                      0.192     0.439 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     0.439    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.030     0.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.165     0.634    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[20]
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[5])
                                                      0.032     0.666 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.673    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[21]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.183     1.299    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[21]/C

Slack:                    inf
  Source:                 Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[17]
                            (internal pin)
  Destination:            Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.534ns (78.344%)  route 0.148ns (21.656%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.250ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y26       DSP_A_B_DATA                 0.000     0.000 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X12Y26       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.019     0.019 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.019    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X12Y26       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.066     0.085 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.085    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_MULTIPLIER.U<18>
    DSP48E2_X12Y26       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.012     0.097 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.097    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_M_DATA.U_DATA<18>
    DSP48E2_X12Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.113     0.210 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.210    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X12Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_PCOUT[18])
                                                      0.035     0.245 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__0/DSP_OUTPUT_INST/PCOUT[18]
                         net (fo=1, routed)           0.002     0.247    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/PCIN[18]
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[18]_ALU_OUT[2])
                                                      0.192     0.439 f  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.439    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_ALU.ALU_OUT<2>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.469 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/tmp_product__1/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.123     0.592    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/p_1_in[19]
    SLICE_X62Y70         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     0.614 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_6/O
                         net (fo=1, routed)           0.016     0.630    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176[23]_i_6_n_2
    SLICE_X62Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.045     0.675 r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/mul_27ns_28s_28_1_1_U638/reg_2176_reg[23]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.682    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/tmp_product[20]
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=184066, routed)      1.183     1.299    Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_clk
    SLICE_X62Y70         FDRE                                         r  Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/reg_2176_reg[20]/C





