

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Fri Jan 14 01:37:28 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  447|  447|  444|  444| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+-----+-----+-----+-----+---------+
        |              |           |  Latency  |  Interval | Pipeline|
        |   Instance   |   Module  | min | max | min | max |   Type  |
        +--------------+-----------+-----+-----+-----+-----+---------+
        |pool_2D_U0    |pool_2D    |  244|  244|  244|  244|   none  |
        |pool_1D54_U0  |pool_1D54  |  443|  443|  443|  443|   none  |
        |hs2axis_U0    |hs2axis    |  206|  206|  206|  206|   none  |
        +--------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        8|      -|     180|    580|    -|
|Instance         |        4|     18|   13390|  11426|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|     18|   13570|  12010|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|      8|      12|     22|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+---------------------+---------+-------+------+------+-----+
    |        Instance       |        Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------+---------------------+---------+-------+------+------+-----+
    |hs2axis_U0             |hs2axis              |        0|      6|   502|   362|    0|
    |pool_1D54_U0           |pool_1D54            |        0|      6|  6691|  5404|    0|
    |pool_2D_U0             |pool_2D              |        4|      6|  5895|  5172|    0|
    |pool_AXILiteS_s_axi_U  |pool_AXILiteS_s_axi  |        0|      0|   302|   488|    0|
    +-----------------------+---------------------+---------+-------+------+------+-----+
    |Total                  |                     |        4|     18| 13390| 11426|    0|
    +-----------------------+---------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+-----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |Ky_c_U            |        0|    5|   0|    -|     2|   32|       64|
    |ch_div_K_c7_U     |        0|    5|   0|    -|     2|   32|       64|
    |ch_div_K_c_U      |        0|    5|   0|    -|     2|   32|       64|
    |height_in_c_U     |        0|    5|   0|    -|     2|   32|       64|
    |height_out_c_U    |        0|    5|   0|    -|     3|   32|       96|
    |stream_tp2_V_V_U  |        0|    5|   0|    -|     2|  128|      256|
    |stream_tp_V_V_U   |        8|  140|   0|    -|     8|  128|     1024|
    |width_out_c8_U    |        0|    5|   0|    -|     2|   32|       64|
    |width_out_c_U     |        0|    5|   0|    -|     2|   32|       64|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |Total             |        8|  180|   0|    0|    25|  480|     1760|
    +------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                    |    and   |      0|  0|   2|           1|           1|
    |pool_1D54_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           2|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     pool     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     pool     | return value |
|in_V_V_TDATA            |  in |  128|    axis    |    in_V_V    |    pointer   |
|in_V_V_TVALID           |  in |    1|    axis    |    in_V_V    |    pointer   |
|in_V_V_TREADY           | out |    1|    axis    |    in_V_V    |    pointer   |
|out_r_TDATA             | out |  128|    axis    | out_V_data_V |    pointer   |
|out_r_TLAST             | out |    1|    axis    |  out_V_last  |    pointer   |
|out_r_TVALID            | out |    1|    axis    |  out_V_last  |    pointer   |
|out_r_TREADY            |  in |    1|    axis    |  out_V_last  |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

