
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 337.680 ; gain = 100.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:104]
INFO: [Synth 8-6157] synthesizing module 'elevator' [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:22]
	Parameter IDLE bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter UP bound to: 2'b10 
	Parameter FL0 bound to: 3'b000 
	Parameter FL1 bound to: 3'b001 
	Parameter FL2 bound to: 3'b010 
	Parameter FL3 bound to: 3'b011 
	Parameter FL4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'elevator' (1#1) [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:22]
WARNING: [Synth 8-3848] Net a_out in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-3848] Net b_out in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-3848] Net c_out in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-3848] Net d_out in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-3848] Net e_out in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-3848] Net f_out in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-3848] Net g_out in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-3848] Net p_out in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:139]
WARNING: [Synth 8-3848] Net an in module/entity top_module does not have driver. [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:140]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (2#1) [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/main.v:104]
WARNING: [Synth 8-3331] design top_module has unconnected port a_out
WARNING: [Synth 8-3331] design top_module has unconnected port b_out
WARNING: [Synth 8-3331] design top_module has unconnected port c_out
WARNING: [Synth 8-3331] design top_module has unconnected port d_out
WARNING: [Synth 8-3331] design top_module has unconnected port e_out
WARNING: [Synth 8-3331] design top_module has unconnected port f_out
WARNING: [Synth 8-3331] design top_module has unconnected port g_out
WARNING: [Synth 8-3331] design top_module has unconnected port p_out
WARNING: [Synth 8-3331] design top_module has unconnected port an[7]
WARNING: [Synth 8-3331] design top_module has unconnected port an[6]
WARNING: [Synth 8-3331] design top_module has unconnected port an[5]
WARNING: [Synth 8-3331] design top_module has unconnected port an[4]
WARNING: [Synth 8-3331] design top_module has unconnected port an[3]
WARNING: [Synth 8-3331] design top_module has unconnected port an[2]
WARNING: [Synth 8-3331] design top_module has unconnected port an[1]
WARNING: [Synth 8-3331] design top_module has unconnected port an[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 391.707 ; gain = 154.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 391.707 ; gain = 154.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 391.707 ; gain = 154.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/koezgen/Desktop/CS303 Term Project/term_project_constraints.xdc]
Finished Parsing XDC File [C:/Users/koezgen/Desktop/CS303 Term Project/term_project_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/koezgen/Desktop/CS303 Term Project/term_project_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 749.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 749.902 ; gain = 512.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 749.902 ; gain = 512.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 749.902 ; gain = 512.535
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "led_outside_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "floor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_109_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_71_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_outside_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "floor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_109_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_71_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "elev_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_35_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 749.902 ; gain = 512.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module elevator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element elev/a_reg was removed.  [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:74]
WARNING: [Synth 8-6014] Unused sequential element elev/b_reg was removed.  [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:74]
WARNING: [Synth 8-6014] Unused sequential element elev/c_reg was removed.  [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:74]
WARNING: [Synth 8-6014] Unused sequential element elev/d_reg was removed.  [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:74]
WARNING: [Synth 8-6014] Unused sequential element elev/e_reg was removed.  [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:74]
WARNING: [Synth 8-6014] Unused sequential element elev/f_reg was removed.  [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:74]
WARNING: [Synth 8-6014] Unused sequential element elev/g_reg was removed.  [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:74]
WARNING: [Synth 8-6014] Unused sequential element elev/p_reg was removed.  [C:/Repositories/CS303/Term_Project/Term_Project.srcs/sources_1/new/elevator_module.v:74]
INFO: [Synth 8-5546] ROM "elev/floor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "elev/led_busy" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top_module has unconnected port a_out
WARNING: [Synth 8-3331] design top_module has unconnected port b_out
WARNING: [Synth 8-3331] design top_module has unconnected port c_out
WARNING: [Synth 8-3331] design top_module has unconnected port d_out
WARNING: [Synth 8-3331] design top_module has unconnected port e_out
WARNING: [Synth 8-3331] design top_module has unconnected port f_out
WARNING: [Synth 8-3331] design top_module has unconnected port g_out
WARNING: [Synth 8-3331] design top_module has unconnected port p_out
WARNING: [Synth 8-3331] design top_module has unconnected port an[7]
WARNING: [Synth 8-3331] design top_module has unconnected port an[6]
WARNING: [Synth 8-3331] design top_module has unconnected port an[5]
WARNING: [Synth 8-3331] design top_module has unconnected port an[4]
WARNING: [Synth 8-3331] design top_module has unconnected port an[3]
WARNING: [Synth 8-3331] design top_module has unconnected port an[2]
WARNING: [Synth 8-3331] design top_module has unconnected port an[1]
WARNING: [Synth 8-3331] design top_module has unconnected port an[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 749.902 ; gain = 512.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 749.902 ; gain = 512.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 766.340 ; gain = 528.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 768.633 ; gain = 531.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 768.633 ; gain = 531.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 768.633 ; gain = 531.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 768.633 ; gain = 531.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 768.633 ; gain = 531.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 768.633 ; gain = 531.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 768.633 ; gain = 531.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |    17|
|5     |LUT3   |    11|
|6     |LUT4   |    24|
|7     |LUT5   |    22|
|8     |LUT6   |    75|
|9     |FDCE   |    33|
|10    |IBUF   |    15|
|11    |OBUF   |    11|
|12    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   229|
|2     |  elev   |elevator |   186|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 768.633 ; gain = 531.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 768.633 ; gain = 173.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 768.633 ; gain = 531.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 768.633 ; gain = 544.402
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Repositories/CS303/Term_Project/Term_Project.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 768.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 18 19:54:03 2023...
