// Seed: 973223190
module module_0;
  tri1 id_2;
  always $display(-1, 1'b0, id_2, -1, id_2 - id_2);
  always begin : LABEL_0
    @(posedge id_2 or id_2 or -1 - id_2) id_1 <= 1'd0 - id_2;
    id_1 <= "";
  end
  wor id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_8, id_9, id_10;
  module_0 modCall_1 ();
  assign id_9 = 1;
  and primCall (id_2, id_4, id_6, id_8, id_9);
  assign id_6 = -1;
  wire id_11, id_12;
endmodule
