
                                 PrimeTime (R)

               Version U-2022.12-SP5 for linux64 - Jul 14, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#################################################
# Primetime 
# Script for static timing analysis
# MS 7/2015
#################################################
#################################################
# Units are defined in the .lib file
# time: ns
#################################################
## Global
set sh_enable_page_mode true
false
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
## Setting files/paths
set verilog_files {../../dc/fir/alu.nl.v}
../../dc/fir/alu.nl.v
set my_toplevel lfsr1
lfsr1
set search_path ". /courses/ee6321/share/ibm13rflpvt/synopsys/"
. /courses/ee6321/share/ibm13rflpvt/synopsys/
set link_path "* scx3_cmos8rf_lpvt_tt_1p2v_25c.db" 
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db
## Read design
read_db "scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
1
read_verilog $verilog_files
1
link_design $my_toplevel
Loading verilog file '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/dc/fir/alu.nl.v'
Error: Cannot find design 'lfsr1'. (DES-004)
0
## Timing Constraints
source ./timing.tcl
Linking design alu...
Information: 495 (93.93%) library cells are unused in library scx3_cmos8rf_lpvt_tt_1p2v_25c..... (LNK-045)
Information: total 495 library cells are unused (LNK-046)
Warning: No port objects matched 'clk' (SEL-004)
Error: Nothing matched for ports (SEL-005)
Error: can't read "clk_name": no such variable
	Use error_info for more info. (CMD-013)
Information: script './timing.tcl'
	stopped at line 26 due to error. (CMD-081)
Extended error info:
can't read "clk_name": no such variable
    while executing
"get_clocks $clk_name"
    invoked from within
"set_clock_uncertainty $clk_uncertainty [get_clocks $clk_name]"
    (file "./timing.tcl" line 26)
 -- End Extended Error Info
Information: script 'alu.tcl'
	stopped at line 28 due to error. (CMD-081)
Extended error info:
can't read "clk_name": no such variable
    while executing
"get_clocks $clk_name"
    invoked from within
"set_clock_uncertainty $clk_uncertainty [get_clocks $clk_name]"
    (file "./timing.tcl" line 26)
    invoked from within
"snps_cci_builtin_source  ./timing.tcl"
    invoked from within
"source ./timing.tcl"
    (file "alu.tcl" line 28)
 -- End Extended Error Info
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'my_toplevel'. (CMD-041)
Information: Defining new variable 'typical_wire_load'. (CMD-041)
Information: Defining new variable 'typical_output_delay'. (CMD-041)
Information: Defining new variable 'verilog_files'. (CMD-041)
Information: Defining new variable 'typical_input_delay'. (CMD-041)
Information: Defining new variable 'clk_transition'. (CMD-041)
pt_shell> 