Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct 23 16:10:53 2019
| Host         : DESKTOP-7QV9DJC running 64-bit major release  (build 9200)
| Command      : report_methodology -file OperadorPrincipal_methodology_drc_routed.rpt -pb OperadorPrincipal_methodology_drc_routed.pb -rpx OperadorPrincipal_methodology_drc_routed.rpx
| Design       : OperadorPrincipal
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 32         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch alu1/regResult_reg[0] cannot be properly analyzed as its control pin alu1/regResult_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch alu1/regResult_reg[1] cannot be properly analyzed as its control pin alu1/regResult_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch alu1/regResult_reg[2] cannot be properly analyzed as its control pin alu1/regResult_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch alu1/regResult_reg[3] cannot be properly analyzed as its control pin alu1/regResult_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch alu1/regResult_reg[4] cannot be properly analyzed as its control pin alu1/regResult_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch alu1/regResult_reg[5] cannot be properly analyzed as its control pin alu1/regResult_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch alu1/regResult_reg[6] cannot be properly analyzed as its control pin alu1/regResult_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch alu1/regResult_reg[7] cannot be properly analyzed as its control pin alu1/regResult_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch mux1/regCod_reg[0] cannot be properly analyzed as its control pin mux1/regCod_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch mux1/regCod_reg[1] cannot be properly analyzed as its control pin mux1/regCod_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch mux1/regCod_reg[2] cannot be properly analyzed as its control pin mux1/regCod_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch mux1/regCod_reg[3] cannot be properly analyzed as its control pin mux1/regCod_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch mux1/regCod_reg[4] cannot be properly analyzed as its control pin mux1/regCod_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch mux1/regCod_reg[5] cannot be properly analyzed as its control pin mux1/regCod_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch mux1/regCod_reg[6] cannot be properly analyzed as its control pin mux1/regCod_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch mux1/regCod_reg[7] cannot be properly analyzed as its control pin mux1/regCod_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch mux1/regOpA_reg[0] cannot be properly analyzed as its control pin mux1/regOpA_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch mux1/regOpA_reg[1] cannot be properly analyzed as its control pin mux1/regOpA_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch mux1/regOpA_reg[2] cannot be properly analyzed as its control pin mux1/regOpA_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch mux1/regOpA_reg[3] cannot be properly analyzed as its control pin mux1/regOpA_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch mux1/regOpA_reg[4] cannot be properly analyzed as its control pin mux1/regOpA_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch mux1/regOpA_reg[5] cannot be properly analyzed as its control pin mux1/regOpA_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch mux1/regOpA_reg[6] cannot be properly analyzed as its control pin mux1/regOpA_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch mux1/regOpA_reg[7] cannot be properly analyzed as its control pin mux1/regOpA_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch mux1/regOpB_reg[0] cannot be properly analyzed as its control pin mux1/regOpB_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch mux1/regOpB_reg[1] cannot be properly analyzed as its control pin mux1/regOpB_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch mux1/regOpB_reg[2] cannot be properly analyzed as its control pin mux1/regOpB_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch mux1/regOpB_reg[3] cannot be properly analyzed as its control pin mux1/regOpB_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch mux1/regOpB_reg[4] cannot be properly analyzed as its control pin mux1/regOpB_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch mux1/regOpB_reg[5] cannot be properly analyzed as its control pin mux1/regOpB_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch mux1/regOpB_reg[6] cannot be properly analyzed as its control pin mux1/regOpB_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch mux1/regOpB_reg[7] cannot be properly analyzed as its control pin mux1/regOpB_reg[7]/G is not reached by a timing clock
Related violations: <none>


