// Seed: 1058723231
module module_0 ();
  supply1 id_1 = 1 / id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output logic id_2,
    input tri id_3,
    output wire id_4,
    input uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    input tri1 id_11
);
  wand id_13 = id_3;
  module_0();
  always @(id_11) begin
    disable id_14;
    if (id_3) begin
      id_10 = 1;
      id_2  = #id_15 id_15 - 1;
    end else assert (id_3);
  end
  wire id_16;
endmodule
