{
    "NameTable": {
        "shift_mux_array_0003": [
            "shift_mux_array_0003",
            "w253U",
            "module"
        ],
        "shift_mux_array_0000": [
            "shift_mux_array_0000",
            "qaeRY",
            "module"
        ],
        "shift_mux_array_0002": [
            "shift_mux_array_0002",
            "WjFVn",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "testbench_CORDIC_Arch3": [
            "testbench_CORDIC_Arch3",
            "hPhaI",
            "module"
        ],
        "shift_mux_array_0001": [
            "shift_mux_array_0001",
            "Dnpmq",
            "module"
        ],
        "LUT_CASE_32bits": [
            "LUT_CASE_32bits",
            "APd0b",
            "module"
        ],
        "Simple_Subt": [
            "Simple_Subt",
            "dcfj1",
            "module"
        ],
        "shift_mux_array_0004": [
            "shift_mux_array_0004",
            "G4Syt",
            "module"
        ],
        "CORDIC_Arch2": [
            "CORDIC_Arch2",
            "Qb7ID",
            "module"
        ],
        "Multiplexer_AC_0001": [
            "Multiplexer_AC_0001",
            "UDPPh",
            "module"
        ],
        "Mux_2x1": [
            "Mux_2x1",
            "Zxgtm",
            "module"
        ],
        "Rotate_Mux_Array_0000": [
            "Rotate_Mux_Array_0000",
            "GBFFm",
            "module"
        ],
        "Mux_3x1_b": [
            "Mux_3x1_b",
            "ncGYg",
            "module"
        ],
        "Mux_2x1_0000": [
            "Mux_2x1_0000",
            "RKILn",
            "module"
        ],
        "sign_inverter": [
            "sign_inverter",
            "yjNM0",
            "module"
        ],
        "Priority_Codec_32": [
            "Priority_Codec_32",
            "Y4GEV",
            "module"
        ],
        "Op_Select": [
            "Op_Select",
            "MMLH0",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 94763
    },
    "stat": {
        "Frontend(%)": 54.572663285839809,
        "mop/quad": 2.5254769230769232,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.36394399999999999,
            "ru_stime_sec": 0.047992,
            "ru_majflt": 0,
            "ru_maxrss_kb": 59824,
            "ru_minflt": 17025,
            "ru_nvcsw": 51,
            "ru_nivcsw": 42
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_majflt": 0,
            "ru_maxrss_kb": 20180,
            "ru_minflt": 462,
            "ru_nvcsw": 2,
            "ru_nivcsw": 2
        },
        "nMops": 41039,
        "totalObjSize": 708652,
        "mopSpeed": 135462.80953544102,
        "nQuads": 16250,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_majflt": 0,
            "ru_maxrss_kb": 20180,
            "ru_minflt": 462,
            "ru_nvcsw": 2,
            "ru_nivcsw": 2
        },
        "outputSizePerQuad": 43.0,
        "ru_self_end": {
            "ru_utime_sec": 0.66689799999999999,
            "ru_stime_sec": 0.075988,
            "ru_majflt": 0,
            "ru_maxrss_kb": 67924,
            "ru_minflt": 20372,
            "ru_nvcsw": 52,
            "ru_nivcsw": 86
        },
        "quadSpeed": 53638.50617585508,
        "CodeGen(%)": 45.427336714160191
    },
    "PEModules": [],
    "Misc": {
        "daidir": "simv.daidir",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE",
        "archive_dir": "archive.0",
        "csrc": "csrc",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE/csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE/simv.daidir",
        "default_output_dir": "csrc"
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "shift_mux_array_0000",
        "shift_mux_array_0001",
        "shift_mux_array_0002",
        "shift_mux_array_0003",
        "shift_mux_array_0004",
        "Multiplexer_AC_0001",
        "CORDIC_Arch2",
        "LUT_CASE_32bits",
        "Mux_2x1",
        "Mux_2x1_0000",
        "sign_inverter",
        "Simple_Subt",
        "Mux_3x1_b",
        "Rotate_Mux_Array_0000",
        "Priority_Codec_32",
        "Op_Select",
        "testbench_CORDIC_Arch3"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.32670.json"
    ]
}