{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z010clg400-1",
      "name": "RV32I_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "RV32I_single_0": "",
      "registers_0": "",
      "Descrambler_1": "",
      "pre_memory_logic_0": "",
      "post_memory_logic_0": "",
      "ALU_0": "",
      "memory_0": ""
    },
    "components": {
      "RV32I_single_0": {
        "vlnv": "xilinx.com:module_ref:RV32I_single:1.0",
        "xci_name": "RV32I_1_RV32I_single_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RV32I_single",
          "boundary_crc": "0x0"
        },
        "ports": {
          "error": {
            "direction": "O"
          },
          "instr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mux_reg_write": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "mux_output": {
            "direction": "O"
          },
          "mux_reg_descr_alu": {
            "direction": "O"
          },
          "mux_reg_pc_alu": {
            "direction": "O"
          },
          "control_mem_writeenable": {
            "direction": "O"
          },
          "control_alu": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_reg_writeenable": {
            "direction": "O"
          },
          "control_branch": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_mem_logic": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "registers_0": {
        "vlnv": "xilinx.com:module_ref:registers:1.0",
        "xci_name": "RV32I_1_registers_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "registers",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "instr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_write_input": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_1_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reg_2_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wen": {
            "direction": "I"
          },
          "debug_leds": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Descrambler_1": {
        "vlnv": "xilinx.com:module_ref:Descrambler:1.0",
        "xci_name": "RV32I_1_Descrambler_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Descrambler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "scr_imm": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "descr_imm": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "pre_memory_logic_0": {
        "vlnv": "xilinx.com:module_ref:pre_memory_logic:1.0",
        "xci_name": "RV32I_1_pre_memory_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pre_memory_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mem": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "addr1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "byte_enable": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "post_memory_logic_0": {
        "vlnv": "xilinx.com:module_ref:post_memory_logic:1.0",
        "xci_name": "RV32I_1_post_memory_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "post_memory_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mem": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "addr1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "out1_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "out1_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "RV32I_1_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "control_alu": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sum": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "zero": {
            "direction": "O"
          },
          "sign": {
            "direction": "O"
          },
          "overflow": {
            "direction": "O"
          }
        }
      },
      "memory_0": {
        "vlnv": "xilinx.com:module_ref:memory:1.0",
        "xci_name": "RV32I_1_memory_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "memory",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "pc": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "write_bit": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "wen": {
            "direction": "I"
          },
          "instr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "memory_0_instr": {
        "ports": [
          "memory_0/instr",
          "RV32I_single_0/instr",
          "registers_0/instr",
          "Descrambler_1/scr_imm"
        ]
      },
      "pre_memory_logic_0_byte_enable": {
        "ports": [
          "pre_memory_logic_0/byte_enable",
          "memory_0/write_bit"
        ]
      },
      "memory_0_out1": {
        "ports": [
          "memory_0/out1",
          "post_memory_logic_0/out1_in"
        ]
      },
      "Net": {
        "ports": [
          "pre_memory_logic_0/addr1",
          "post_memory_logic_0/addr1",
          "memory_0/addr1"
        ]
      },
      "RV32I_single_0_control_mem_logic": {
        "ports": [
          "RV32I_single_0/control_mem_logic",
          "pre_memory_logic_0/control_mem",
          "post_memory_logic_0/control_mem"
        ]
      },
      "RV32I_single_0_control_mem_writeenable": {
        "ports": [
          "RV32I_single_0/control_mem_writeenable",
          "ALU_0/control_alu"
        ]
      }
    }
  }
}