List of timing arcs mismatched in logic libraries (LIBCHK-331)
Cell name,pin/related_pin,when,timing_type,Group/Attribute,lib#1,line_num1,line_num2,
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/scan_mode,,combinational,ocv_sigma_fall_transition,missing,         7816
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/scan_mode,,combinational,ocv_sigma_rise_transition,missing,         7816
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/scan_mode,,combinational,ocv_sigma_fall_transition,missing,         7746
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/scan_mode,,combinational,ocv_sigma_rise_transition,missing,         7746
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxClkcheckpin1,,rising_edge,ocv_sigma_fall_transition,missing,         7677
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxClkcheckpin1,,rising_edge,ocv_sigma_rise_transition,missing,         7677
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxClkcheckpin1,,falling_edge,ocv_sigma_fall_transition,missing,         7608
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxClkcheckpin1,,falling_edge,ocv_sigma_rise_transition,missing,         7608
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEInt,,combinational,ocv_sigma_fall_transition,missing,         7538
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEInt,,combinational,ocv_sigma_rise_transition,missing,         7538
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEInt,,combinational,ocv_sigma_fall_transition,missing,         7468
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEInt,,combinational,ocv_sigma_rise_transition,missing,         7468
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEExt,,combinational,ocv_sigma_fall_transition,missing,         7398
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEExt,,combinational,ocv_sigma_rise_transition,missing,         7398
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEExt,,combinational,ocv_sigma_fall_transition,missing,         7328
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEExt,,combinational,ocv_sigma_rise_transition,missing,         7328
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeInt,,combinational,ocv_sigma_fall_transition,missing,         7258
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeInt,,combinational,ocv_sigma_rise_transition,missing,         7258
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeInt,,combinational,ocv_sigma_fall_transition,missing,         7188
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeInt,,combinational,ocv_sigma_rise_transition,missing,         7188
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeExt,,combinational,ocv_sigma_fall_transition,missing,         7118
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeExt,,combinational,ocv_sigma_rise_transition,missing,         7118
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeExt,,combinational,ocv_sigma_fall_transition,missing,         7048
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeExt,,combinational,ocv_sigma_rise_transition,missing,         7048
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassDataInt,,combinational,ocv_sigma_fall_transition,missing,         6978
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassDataInt,,combinational,ocv_sigma_rise_transition,missing,         6978
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassDataExt,,combinational,ocv_sigma_fall_transition,missing,         6908
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassDataExt,,combinational,ocv_sigma_rise_transition,missing,         6908
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/OdtEn,,combinational,ocv_sigma_fall_transition,missing,         6838
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/OdtEn,,combinational,ocv_sigma_rise_transition,missing,         6838
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/OdtEn,,combinational,ocv_sigma_fall_transition,missing,         6768
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/OdtEn,,combinational,ocv_sigma_rise_transition,missing,         6768
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/scan_mode,,combinational,ocv_sigma_fall_transition,missing,         6699
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/scan_mode,,combinational,ocv_sigma_rise_transition,missing,         6699
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/scan_mode,,combinational,ocv_sigma_fall_transition,missing,         6630
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/scan_mode,,combinational,ocv_sigma_rise_transition,missing,         6630
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxClkcheckpin1,,rising_edge,ocv_sigma_fall_transition,missing,         6562
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxClkcheckpin1,,rising_edge,ocv_sigma_rise_transition,missing,         6562
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxClkcheckpin1,,falling_edge,ocv_sigma_fall_transition,missing,         6494
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxClkcheckpin1,,falling_edge,ocv_sigma_rise_transition,missing,         6494
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEInt,,combinational,ocv_sigma_fall_transition,missing,         6425
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEInt,,combinational,ocv_sigma_rise_transition,missing,         6425
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEInt,,combinational,ocv_sigma_fall_transition,missing,         6356
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEInt,,combinational,ocv_sigma_rise_transition,missing,         6356
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEExt,,combinational,ocv_sigma_fall_transition,missing,         6287
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEExt,,combinational,ocv_sigma_rise_transition,missing,         6287
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEExt,,combinational,ocv_sigma_fall_transition,missing,         6218
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassOEExt,,combinational,ocv_sigma_rise_transition,missing,         6218
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeInt,,combinational,ocv_sigma_fall_transition,missing,         6149
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeInt,,combinational,ocv_sigma_rise_transition,missing,         6149
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeInt,,combinational,ocv_sigma_fall_transition,missing,         6080
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeInt,,combinational,ocv_sigma_rise_transition,missing,         6080
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeExt,,combinational,ocv_sigma_fall_transition,missing,         6011
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeExt,,combinational,ocv_sigma_rise_transition,missing,         6011
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeExt,,combinational,ocv_sigma_fall_transition,missing,         5942
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassModeExt,,combinational,ocv_sigma_rise_transition,missing,         5942
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassDataInt,,combinational,ocv_sigma_fall_transition,missing,         5873
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassDataInt,,combinational,ocv_sigma_rise_transition,missing,         5873
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassDataExt,,combinational,ocv_sigma_fall_transition,missing,         5804
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/TxBypassDataExt,,combinational,ocv_sigma_rise_transition,missing,         5804
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/OdtEn,,combinational,ocv_sigma_fall_transition,missing,         5735
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/OdtEn,,combinational,ocv_sigma_rise_transition,missing,         5735
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/OdtEn,,combinational,ocv_sigma_fall_transition,missing,         5666
dwc_lpddr5xphy_txrxac_ew,VIO_PAD/OdtEn,,combinational,ocv_sigma_rise_transition,missing,         5666
dwc_lpddr5xphy_txrxac_ew,TxFwdClk/TxClk,,combinational_rise,ocv_sigma_rise_transition,missing,         5434
dwc_lpddr5xphy_txrxac_ew,TxFwdClk/TxClk,,combinational_fall,ocv_sigma_fall_transition,missing,         5396
dwc_lpddr5xphy_txrxac_ew,TxFwdClk/TxClk,,combinational_rise,ocv_sigma_rise_transition,missing,         5359
dwc_lpddr5xphy_txrxac_ew,TxFwdClk/TxClk,,combinational_fall,ocv_sigma_fall_transition,missing,         5322
dwc_lpddr5xphy_txrxac_ew,TxClkDcdSampleClk/TxClkDcdSampleClk,,min_pulse_width,ocv_sigma_rise_constraint,missing,         5115
dwc_lpddr5xphy_txrxac_ew,TxClkDcdSampleClk/TxClkDcdSampleClk,,min_pulse_width,ocv_sigma_fall_constraint,missing,         5101
dwc_lpddr5xphy_txrxac_ew,TxClkDcdOut/TxClkDcdSampleClk,,rising_edge,ocv_sigma_fall_transition,missing,         5022
dwc_lpddr5xphy_txrxac_ew,TxClkDcdOut/TxClkDcdSampleClk,,rising_edge,ocv_sigma_rise_transition,missing,         5022
dwc_lpddr5xphy_txrxac_ew,TxClkDcdOut/TxClkDcdSampleClk,,rising_edge,ocv_sigma_fall_transition,missing,         4954
dwc_lpddr5xphy_txrxac_ew,TxClkDcdOut/TxClkDcdSampleClk,,rising_edge,ocv_sigma_rise_transition,missing,         4954
dwc_lpddr5xphy_txrxac_ew,RxFwdClkT/RxClk,,combinational_rise,ocv_sigma_rise_transition,missing,         4694
dwc_lpddr5xphy_txrxac_ew,RxFwdClkT/RxClk,,combinational_fall,ocv_sigma_fall_transition,missing,         4656
dwc_lpddr5xphy_txrxac_ew,RxFwdClkT/RxClk,,combinational_rise,ocv_sigma_rise_transition,missing,         4619
dwc_lpddr5xphy_txrxac_ew,RxFwdClkT/RxClk,,combinational_fall,ocv_sigma_fall_transition,missing,         4582
dwc_lpddr5xphy_txrxac_ew,RxDataOdd/RxClkcheckpin1,,rising_edge,ocv_sigma_fall_transition,missing,         4502
dwc_lpddr5xphy_txrxac_ew,RxDataOdd/RxClkcheckpin1,,rising_edge,ocv_sigma_rise_transition,missing,         4502
dwc_lpddr5xphy_txrxac_ew,RxDataOdd/RxClkcheckpin1,,rising_edge,ocv_sigma_fall_transition,missing,         4434
dwc_lpddr5xphy_txrxac_ew,RxDataOdd/RxClkcheckpin1,,rising_edge,ocv_sigma_rise_transition,missing,         4434
dwc_lpddr5xphy_txrxac_ew,RxDataEven/RxClkcheckpin1,,rising_edge,ocv_sigma_fall_transition,missing,         4355
dwc_lpddr5xphy_txrxac_ew,RxDataEven/RxClkcheckpin1,,rising_edge,ocv_sigma_rise_transition,missing,         4355
dwc_lpddr5xphy_txrxac_ew,RxDataEven/RxClkcheckpin1,,rising_edge,ocv_sigma_fall_transition,missing,         4287
dwc_lpddr5xphy_txrxac_ew,RxDataEven/RxClkcheckpin1,,rising_edge,ocv_sigma_rise_transition,missing,         4287
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/scan_mode,,combinational,ocv_sigma_fall_transition,missing,         4151
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/scan_mode,,combinational,ocv_sigma_rise_transition,missing,         4151
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/scan_mode,,combinational,ocv_sigma_fall_transition,missing,         4081
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/scan_mode,,combinational,ocv_sigma_rise_transition,missing,         4081
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/VIO_PAD,,combinational,ocv_sigma_fall_transition,missing,         4011
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/VIO_PAD,,combinational,ocv_sigma_rise_transition,missing,         4011
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEInt,,combinational,ocv_sigma_fall_transition,missing,         3941
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEInt,,combinational,ocv_sigma_rise_transition,missing,         3941
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEInt,,combinational,ocv_sigma_fall_transition,missing,         3871
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEInt,,combinational,ocv_sigma_rise_transition,missing,         3871
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEExt,,combinational,ocv_sigma_fall_transition,missing,         3801
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEExt,,combinational,ocv_sigma_rise_transition,missing,         3801
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEExt,,combinational,ocv_sigma_fall_transition,missing,         3731
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEExt,,combinational,ocv_sigma_rise_transition,missing,         3731
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeInt,,combinational,ocv_sigma_fall_transition,missing,         3661
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeInt,,combinational,ocv_sigma_rise_transition,missing,         3661
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeInt,,combinational,ocv_sigma_fall_transition,missing,         3591
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeInt,,combinational,ocv_sigma_rise_transition,missing,         3591
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeExt,,combinational,ocv_sigma_fall_transition,missing,         3521
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeExt,,combinational,ocv_sigma_rise_transition,missing,         3521
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeExt,,combinational,ocv_sigma_fall_transition,missing,         3451
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeExt,,combinational,ocv_sigma_rise_transition,missing,         3451
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassDataInt,,combinational,ocv_sigma_fall_transition,missing,         3381
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassDataInt,,combinational,ocv_sigma_rise_transition,missing,         3381
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassDataExt,,combinational,ocv_sigma_fall_transition,missing,         3311
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassDataExt,,combinational,ocv_sigma_rise_transition,missing,         3311
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/RxBypassPadEn,,combinational,ocv_sigma_fall_transition,missing,         3241
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/RxBypassPadEn,,combinational,ocv_sigma_rise_transition,missing,         3241
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/scan_mode,,combinational,ocv_sigma_fall_transition,missing,         3172
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/scan_mode,,combinational,ocv_sigma_rise_transition,missing,         3172
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/scan_mode,,combinational,ocv_sigma_fall_transition,missing,         3103
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/scan_mode,,combinational,ocv_sigma_rise_transition,missing,         3103
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/VIO_PAD,,combinational,ocv_sigma_fall_transition,missing,         3034
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/VIO_PAD,,combinational,ocv_sigma_rise_transition,missing,         3034
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEInt,,combinational,ocv_sigma_fall_transition,missing,         2965
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEInt,,combinational,ocv_sigma_rise_transition,missing,         2965
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEInt,,combinational,ocv_sigma_fall_transition,missing,         2896
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEInt,,combinational,ocv_sigma_rise_transition,missing,         2896
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEExt,,combinational,ocv_sigma_fall_transition,missing,         2827
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEExt,,combinational,ocv_sigma_rise_transition,missing,         2827
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEExt,,combinational,ocv_sigma_fall_transition,missing,         2758
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassOEExt,,combinational,ocv_sigma_rise_transition,missing,         2758
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeInt,,combinational,ocv_sigma_fall_transition,missing,         2689
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeInt,,combinational,ocv_sigma_rise_transition,missing,         2689
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeInt,,combinational,ocv_sigma_fall_transition,missing,         2620
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeInt,,combinational,ocv_sigma_rise_transition,missing,         2620
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeExt,,combinational,ocv_sigma_fall_transition,missing,         2551
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeExt,,combinational,ocv_sigma_rise_transition,missing,         2551
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeExt,,combinational,ocv_sigma_fall_transition,missing,         2482
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassModeExt,,combinational,ocv_sigma_rise_transition,missing,         2482
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassDataInt,,combinational,ocv_sigma_fall_transition,missing,         2413
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassDataInt,,combinational,ocv_sigma_rise_transition,missing,         2413
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassDataExt,,combinational,ocv_sigma_fall_transition,missing,         2344
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/TxBypassDataExt,,combinational,ocv_sigma_rise_transition,missing,         2344
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/RxBypassPadEn,,combinational,ocv_sigma_fall_transition,missing,         2275
dwc_lpddr5xphy_txrxac_ew,RxBypassDataPad/RxBypassPadEn,,combinational,ocv_sigma_rise_transition,missing,         2275
dwc_lpddr5xphy_txrxac_ew,RxBypassData[0]/RxClkcheckpin1,,falling_edge,ocv_sigma_fall_transition,missing,         640
dwc_lpddr5xphy_txrxac_ew,RxBypassData[0]/RxClkcheckpin1,,falling_edge,ocv_sigma_rise_transition,missing,         640
dwc_lpddr5xphy_txrxac_ew,RxBypassData[0]/RxBypassRcvEn,,combinational,ocv_sigma_fall_transition,missing,         570
dwc_lpddr5xphy_txrxac_ew,RxBypassData[0]/RxBypassRcvEn,,combinational,ocv_sigma_rise_transition,missing,         570
dwc_lpddr5xphy_txrxac_ew,RxBypassData[0]/RxClkcheckpin1,,falling_edge,ocv_sigma_fall_transition,missing,         502
dwc_lpddr5xphy_txrxac_ew,RxBypassData[0]/RxClkcheckpin1,,falling_edge,ocv_sigma_rise_transition,missing,         502
dwc_lpddr5xphy_txrxac_ew,RxBypassData[0]/RxBypassRcvEn,,combinational,ocv_sigma_fall_transition,missing,         433
dwc_lpddr5xphy_txrxac_ew,RxBypassData[0]/RxBypassRcvEn,,combinational,ocv_sigma_rise_transition,missing,         433
dwc_lpddr5xphy_txrxac_ew,RxBypassData[1]/RxClkcheckpin1,,rising_edge,ocv_sigma_fall_transition,missing,         354
dwc_lpddr5xphy_txrxac_ew,RxBypassData[1]/RxClkcheckpin1,,rising_edge,ocv_sigma_rise_transition,missing,         354
dwc_lpddr5xphy_txrxac_ew,RxBypassData[1]/RxBypassRcvEn,,combinational,ocv_sigma_fall_transition,missing,         284
dwc_lpddr5xphy_txrxac_ew,RxBypassData[1]/RxBypassRcvEn,,combinational,ocv_sigma_rise_transition,missing,         284
dwc_lpddr5xphy_txrxac_ew,RxBypassData[1]/RxClkcheckpin1,,rising_edge,ocv_sigma_fall_transition,missing,         216
dwc_lpddr5xphy_txrxac_ew,RxBypassData[1]/RxClkcheckpin1,,rising_edge,ocv_sigma_rise_transition,missing,         216
dwc_lpddr5xphy_txrxac_ew,RxBypassData[1]/RxBypassRcvEn,,combinational,ocv_sigma_fall_transition,missing,         147
dwc_lpddr5xphy_txrxac_ew,RxBypassData[1]/RxBypassRcvEn,,combinational,ocv_sigma_rise_transition,missing,         147
