#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct 14 15:44:37 2024
# Process ID: 19196
# Current directory: /home/madsr2d2/DTU/dds/as2
# Command line: vivado
# Log file: /home/madsr2d2/DTU/dds/as2/vivado.log
# Journal file: /home/madsr2d2/DTU/dds/as2/vivado.jou
# Running On        :madsr2d2
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-1360P
# CPU Frequency     :4846.611 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :33254 MB
# Swap memory       :2147 MB
# Total Virtual     :35401 MB
# Available Virtual :33092 MB
#-----------------------------------------------------------
start_gui
create_project as2_task_0 /home/madsr2d2/DTU/dds/as2/as2_task_0 -part xc7vx485tffg1157-1
set_property target_language VHDL [current_project]
add_files {/home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/acc2.vhd /home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/types.vhd /home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/test2.vhd /home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/memory2.vhd /home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/clock.vhd}
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
launch_simulation
source testbench.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new
close [ open /home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer.vhd w ]
add_files /home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer.vhd] -no_script -reset -force -quiet
remove_files  /home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/new/line_buffer.vhd
close [ open /home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/line_buffer.vhd w ]
add_files /home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/line_buffer.vhd
update_compile_order -fileset sources_1
add_files -norecurse /home/madsr2d2/DTU/dds/as2/02203_A2_code/task2/types.vhd
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {/home/madsr2d2/DTU/dds/as2/as2_task_0/as2_task_0.srcs/sources_1/bd/design_1/design_1.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top line_buffer [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top clock [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
