
*** Running vivado
    with args -log top_level_smartconnect_0_0.vds -m64 -tempDir /tmp -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_smartconnect_0_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_level_smartconnect_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top top_level_smartconnect_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28942
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.527 ; gain = 0.000 ; free physical = 34327 ; free virtual = 41998
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_smartconnect_0_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/synth/top_level_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_13EMVZ8' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1156]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_one_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_f519_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_one_0' (2#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_f519_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_f519_psr_aclk_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_f519_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_f519_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_f519_psr_aclk_0' (9#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_f519_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_f519_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1197]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_f519_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1197]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_f519_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1197]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_f519_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1197]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_f519_psr_aclk_0' has 10 connections declared, but only 6 given [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1197]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_13EMVZ8' (10#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1156]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_WX9TJ3' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1502]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m00e_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_f519_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (11#1) [/tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m00e_0' (18#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_f519_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_WX9TJ3' (19#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1502]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_APO783' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1803]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m00arn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_f519_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m00arn_0' (29#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_f519_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m00awn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_f519_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m00awn_0' (30#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_f519_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m00bn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_f519_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m00bn_0' (31#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_f519_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m00rn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_f519_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m00rn_0' (32#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_f519_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m00wn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_f519_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m00wn_0' (33#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_f519_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_APO783' (34#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1803]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m00s2a_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_f519_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m00s2a_0' (36#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_f519_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_R1YB9B' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:2099]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m01e_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_f519_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m01e_0' (37#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_f519_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_R1YB9B' (38#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:2099]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1G1NKYT' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:2400]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m01arn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_f519_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m01arn_0' (39#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_f519_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m01awn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_f519_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m01awn_0' (40#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_f519_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m01bn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_f519_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m01bn_0' (41#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_f519_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m01rn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_f519_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m01rn_0' (42#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_f519_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m01wn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_f519_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m01wn_0' (43#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_f519_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1G1NKYT' (44#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:2400]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_m01s2a_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_f519_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_m01s2a_0' (45#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_f519_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_s00a2s_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_f519_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_s00a2s_0' (47#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_f519_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1W49JGC' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:2696]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_s00mmu_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_f519_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_s00mmu_0' (52#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_f519_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_s00sic_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_f519_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_s00sic_0' (55#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_f519_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_s00tr_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_f519_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_s00tr_0' (58#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_f519_s00tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_f519_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:3154]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_f519_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:3154]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_f519_s00tr_0' has 82 connections declared, but only 80 given [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:3154]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1W49JGC' (59#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:2696]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1Q7PX9I' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:3237]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_sarn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_f519_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_sarn_0' (60#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_f519_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_sawn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_f519_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_sawn_0' (61#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_f519_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_sbn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_f519_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_sbn_0' (62#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_f519_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_srn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_f519_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_srn_0' (63#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_f519_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_swn_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_f519_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_swn_0' (64#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_f519_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1Q7PX9I' (65#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:3237]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_12SH38Y' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:3533]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_arinsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_f519_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_arinsw_0' (68#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_f519_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_aroutsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_f519_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_aroutsw_0' (69#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_f519_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_awinsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_f519_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_awinsw_0' (70#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_f519_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_awoutsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_f519_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_awoutsw_0' (71#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_f519_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_binsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_f519_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_binsw_0' (72#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_f519_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_boutsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_f519_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_boutsw_0' (73#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_f519_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_M66U8A' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1206]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_arni_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_f519_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_arni_0' (78#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_f519_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_awni_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_f519_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_awni_0' (79#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_f519_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_bni_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_f519_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_bni_0' (82#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_f519_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_rni_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_f519_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_rni_0' (83#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_f519_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_wni_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_f519_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_wni_0' (84#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_f519_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_M66U8A' (85#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:1206]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_rinsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_f519_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_rinsw_0' (86#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_f519_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_routsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_f519_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_routsw_0' (87#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_f519_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_winsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_f519_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_winsw_0' (88#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_f519_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_f519_woutsw_0' [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_f519_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519_woutsw_0' (89#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_f519_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_12SH38Y' (90#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:3533]
INFO: [Synth 8-6155] done synthesizing module 'bd_f519' (91#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/synth/bd_f519.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_level_smartconnect_0_0' (92#1) [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/synth/top_level_smartconnect_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2599.527 ; gain = 0.000 ; free physical = 35576 ; free virtual = 43274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2599.527 ; gain = 0.000 ; free physical = 35568 ; free virtual = 43294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2599.527 ; gain = 0.000 ; free physical = 35568 ; free virtual = 43294
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.527 ; gain = 0.000 ; free physical = 34809 ; free virtual = 42537
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_1/bd_f519_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_1/bd_f519_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_1/bd_f519_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.gen/sources_1/bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_1/bd_f519_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.runs/top_level_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/Documents/Nexys/nexys_template/project.runs/top_level_smartconnect_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.738 ; gain = 0.000 ; free physical = 35406 ; free virtual = 43133
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2930.676 ; gain = 5.938 ; free physical = 35391 ; free virtual = 43118
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 36126 ; free virtual = 43838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 36125 ; free virtual = 43837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/user/Documents/Nexys/nexys_template/project.runs/top_level_smartconnect_0_0_synth_1/dont_touch.xdc, line 204).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 36153 ; free virtual = 43860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 36117 ; free virtual = 43850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
+---Registers : 
	             2178 Bit    Registers := 2     
	              192 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 48    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 258   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  173 Bit        Muxes := 6     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 12    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 37    
	   2 Input    1 Bit        Muxes := 96    
	   5 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41137 ; free virtual = 48893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /tmp/.Xil_user/Vivado-28491-simtool5-3/realtime/top_level_smartconnect_0_0_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41771 ; free virtual = 49528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41765 ; free virtual = 49521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41767 ; free virtual = 49524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41755 ; free virtual = 49512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41755 ; free virtual = 49512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41755 ; free virtual = 49512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41755 ; free virtual = 49512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41755 ; free virtual = 49512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41755 ; free virtual = 49512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |   124|
|2     |LUT2  |    66|
|3     |LUT3  |   104|
|4     |LUT4  |    68|
|5     |LUT5  |    62|
|6     |LUT6  |    67|
|7     |SRL16 |     1|
|8     |FDCE  |   135|
|9     |FDR   |     4|
|10    |FDRE  |   260|
|11    |FDSE  |    29|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41755 ; free virtual = 49512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2930.676 ; gain = 0.000 ; free physical = 41810 ; free virtual = 49567
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2930.676 ; gain = 331.148 ; free physical = 41810 ; free virtual = 49567
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2930.676 ; gain = 0.000 ; free physical = 41897 ; free virtual = 49654
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.676 ; gain = 0.000 ; free physical = 41828 ; free virtual = 49584
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 5fd30db1
INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:55 . Memory (MB): peak = 2930.676 ; gain = 331.250 ; free physical = 41985 ; free virtual = 49741
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/Nexys/nexys_template/project.runs/top_level_smartconnect_0_0_synth_1/top_level_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_level_smartconnect_0_0, cache-ID = 470021695663df51
INFO: [Coretcl 2-1174] Renamed 193 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/Nexys/nexys_template/project.runs/top_level_smartconnect_0_0_synth_1/top_level_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_smartconnect_0_0_utilization_synth.rpt -pb top_level_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 13:08:13 2024...
