
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 10)  (251 539)  (251 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3
 (6 10)  (252 539)  (252 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_35 lc_trk_g1_3
 (8 10)  (254 539)  (254 539)  routing T_5_33.span4_vert_35 <X> T_5_33.lc_trk_g1_3


IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (6 8)  (360 536)  (360 536)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (362 536)  (362 536)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g1_1
 (8 9)  (362 537)  (362 537)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g1_1
 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (6 0)  (414 528)  (414 528)  routing T_8_33.span12_vert_9 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 4)  (834 532)  (834 532)  routing T_16_33.span12_vert_13 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 12)  (891 540)  (891 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (6 12)  (892 540)  (892 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (7 12)  (893 540)  (893 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
 (8 12)  (894 540)  (894 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (8 13)  (894 541)  (894 541)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0

 (13 13)  (963 541)  (963 541)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_r_3
 (14 13)  (964 541)  (964 541)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_r_3


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (5 9)  (999 537)  (999 537)  routing T_19_33.span4_vert_16 <X> T_19_33.lc_trk_g1_0
 (6 9)  (1000 537)  (1000 537)  routing T_19_33.span4_vert_16 <X> T_19_33.lc_trk_g1_0
 (7 9)  (1001 537)  (1001 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_0 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span12_vert_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span4_vert_0 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_0 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0

 (14 13)  (1180 541)  (1180 541)  routing T_22_33.span4_horz_l_15 <X> T_22_33.span4_horz_r_3


IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_37 <X> T_25_33.span4_horz_r_2
 (5 14)  (1323 543)  (1323 543)  routing T_25_33.span4_horz_r_15 <X> T_25_33.lc_trk_g1_7
 (7 14)  (1325 543)  (1325 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1326 543)  (1326 543)  routing T_25_33.span4_horz_r_15 <X> T_25_33.lc_trk_g1_7


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (13 3)  (1383 530)  (1383 530)  routing T_26_33.span4_vert_31 <X> T_26_33.span4_horz_r_1
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 8)  (1420 536)  (1420 536)  routing T_27_33.span4_vert_1 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span4_vert_1 <X> T_27_33.lc_trk_g1_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (13 7)  (1491 534)  (1491 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1530 532)  (1530 532)  routing T_29_33.span4_horz_r_13 <X> T_29_33.lc_trk_g0_5
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (4 7)  (1526 534)  (1526 534)  routing T_29_33.span4_vert_30 <X> T_29_33.lc_trk_g0_6
 (5 7)  (1527 534)  (1527 534)  routing T_29_33.span4_vert_30 <X> T_29_33.lc_trk_g0_6
 (6 7)  (1528 534)  (1528 534)  routing T_29_33.span4_vert_30 <X> T_29_33.lc_trk_g0_6
 (7 7)  (1529 534)  (1529 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_30 lc_trk_g0_6
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 1)  (1569 529)  (1569 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (14 3)  (1600 530)  (1600 530)  routing T_30_33.span4_horz_l_13 <X> T_30_33.span4_horz_r_1
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (13 3)  (1653 530)  (1653 530)  routing T_31_33.span4_vert_7 <X> T_31_33.span4_horz_r_1
 (14 3)  (1654 530)  (1654 530)  routing T_31_33.span4_vert_7 <X> T_31_33.span4_horz_r_1
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1635 540)  (1635 540)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1638 541)  (1638 541)  routing T_31_33.span4_horz_r_5 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (4 14)  (1634 543)  (1634 543)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g1_6
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit
 (5 15)  (1635 542)  (1635 542)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g1_6
 (7 15)  (1637 542)  (1637 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_17_32

 (11 10)  (885 522)  (885 522)  routing T_17_32.sp4_v_b_0 <X> T_17_32.sp4_v_t_45
 (13 10)  (887 522)  (887 522)  routing T_17_32.sp4_v_b_0 <X> T_17_32.sp4_v_t_45


RAM_Tile_25_32

 (6 2)  (1312 514)  (1312 514)  routing T_25_32.sp4_v_b_9 <X> T_25_32.sp4_v_t_37
 (5 3)  (1311 515)  (1311 515)  routing T_25_32.sp4_v_b_9 <X> T_25_32.sp4_v_t_37


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_5_31

 (13 14)  (247 510)  (247 510)  routing T_5_31.sp4_h_r_11 <X> T_5_31.sp4_v_t_46
 (12 15)  (246 511)  (246 511)  routing T_5_31.sp4_h_r_11 <X> T_5_31.sp4_v_t_46


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0
 (2 12)  (290 508)  (290 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_8_31

 (3 3)  (399 499)  (399 499)  routing T_8_31.sp12_v_b_0 <X> T_8_31.sp12_h_l_23


LogicTile_19_31

 (3 12)  (985 508)  (985 508)  routing T_19_31.sp12_v_b_1 <X> T_19_31.sp12_h_r_1
 (3 13)  (985 509)  (985 509)  routing T_19_31.sp12_v_b_1 <X> T_19_31.sp12_h_r_1


LogicTile_26_31

 (2 6)  (1350 502)  (1350 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 11)  (1356 507)  (1356 507)  routing T_26_31.sp4_v_b_4 <X> T_26_31.sp4_v_t_42
 (10 11)  (1358 507)  (1358 507)  routing T_26_31.sp4_v_b_4 <X> T_26_31.sp4_v_t_42


LogicTile_29_31

 (5 11)  (1515 507)  (1515 507)  routing T_29_31.sp4_h_l_43 <X> T_29_31.sp4_v_t_43


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_5 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 12)  (1731 508)  (1731 508)  routing T_33_31.span4_vert_b_13 <X> T_33_31.lc_trk_g1_5
 (7 12)  (1733 508)  (1733 508)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 508)  (1734 508)  routing T_33_31.span4_vert_b_13 <X> T_33_31.lc_trk_g1_5


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 9)  (17 489)  (17 489)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0
 (9 8)  (189 488)  (189 488)  routing T_4_30.sp4_h_l_41 <X> T_4_30.sp4_h_r_7
 (10 8)  (190 488)  (190 488)  routing T_4_30.sp4_h_l_41 <X> T_4_30.sp4_h_r_7


RAM_Tile_8_30

 (9 12)  (405 492)  (405 492)  routing T_8_30.sp4_h_l_42 <X> T_8_30.sp4_h_r_10
 (10 12)  (406 492)  (406 492)  routing T_8_30.sp4_h_l_42 <X> T_8_30.sp4_h_r_10


LogicTile_10_30

 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_30

 (8 5)  (608 485)  (608 485)  routing T_12_30.sp4_h_l_47 <X> T_12_30.sp4_v_b_4
 (9 5)  (609 485)  (609 485)  routing T_12_30.sp4_h_l_47 <X> T_12_30.sp4_v_b_4
 (10 5)  (610 485)  (610 485)  routing T_12_30.sp4_h_l_47 <X> T_12_30.sp4_v_b_4


LogicTile_13_30

 (13 12)  (667 492)  (667 492)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_11
 (12 13)  (666 493)  (666 493)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_11


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0


LogicTile_18_30

 (4 10)  (932 490)  (932 490)  routing T_18_30.sp4_v_b_10 <X> T_18_30.sp4_v_t_43
 (6 10)  (934 490)  (934 490)  routing T_18_30.sp4_v_b_10 <X> T_18_30.sp4_v_t_43


LogicTile_19_30

 (13 6)  (995 486)  (995 486)  routing T_19_30.sp4_v_b_5 <X> T_19_30.sp4_v_t_40


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


LogicTile_24_30

 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (4 2)  (1460 482)  (1460 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (6 2)  (1462 482)  (1462 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_7_29

 (4 14)  (346 478)  (346 478)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44
 (6 14)  (348 478)  (348 478)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44
 (5 15)  (347 479)  (347 479)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_11_29

 (5 6)  (551 470)  (551 470)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_l_38


LogicTile_16_29

 (8 8)  (824 472)  (824 472)  routing T_16_29.sp4_v_b_1 <X> T_16_29.sp4_h_r_7
 (9 8)  (825 472)  (825 472)  routing T_16_29.sp4_v_b_1 <X> T_16_29.sp4_h_r_7
 (10 8)  (826 472)  (826 472)  routing T_16_29.sp4_v_b_1 <X> T_16_29.sp4_h_r_7


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_20_29

 (6 2)  (1042 466)  (1042 466)  routing T_20_29.sp4_h_l_42 <X> T_20_29.sp4_v_t_37


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0


LogicTile_27_29

 (8 3)  (1410 467)  (1410 467)  routing T_27_29.sp4_v_b_10 <X> T_27_29.sp4_v_t_36
 (10 3)  (1412 467)  (1412 467)  routing T_27_29.sp4_v_b_10 <X> T_27_29.sp4_v_t_36


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23


LogicTile_31_29

 (8 11)  (1626 475)  (1626 475)  routing T_31_29.sp4_v_b_4 <X> T_31_29.sp4_v_t_42
 (10 11)  (1628 475)  (1628 475)  routing T_31_29.sp4_v_b_4 <X> T_31_29.sp4_v_t_42


LogicTile_32_29

 (6 12)  (1678 476)  (1678 476)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_9


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_11_28

 (19 3)  (565 451)  (565 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_14_28

 (3 4)  (711 452)  (711 452)  routing T_14_28.sp12_v_b_0 <X> T_14_28.sp12_h_r_0
 (3 5)  (711 453)  (711 453)  routing T_14_28.sp12_v_b_0 <X> T_14_28.sp12_h_r_0


LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_17_28

 (6 2)  (880 450)  (880 450)  routing T_17_28.sp4_v_b_9 <X> T_17_28.sp4_v_t_37
 (5 3)  (879 451)  (879 451)  routing T_17_28.sp4_v_b_9 <X> T_17_28.sp4_v_t_37


LogicTile_22_28

 (2 8)  (1146 456)  (1146 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_28

 (5 15)  (1311 463)  (1311 463)  routing T_25_28.sp4_h_l_44 <X> T_25_28.sp4_v_t_44


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 6)  (11 438)  (11 438)  routing T_0_27.span12_horz_15 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (5 8)  (12 440)  (12 440)  routing T_0_27.span12_horz_1 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_1 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span12_horz_1 <X> T_0_27.lc_trk_g1_1
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 441)  (9 441)  routing T_0_27.span12_horz_1 <X> T_0_27.lc_trk_g1_1
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_5_27

 (3 3)  (237 435)  (237 435)  routing T_5_27.sp12_v_b_0 <X> T_5_27.sp12_h_l_23


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_12_27

 (3 1)  (603 433)  (603 433)  routing T_12_27.sp12_h_l_23 <X> T_12_27.sp12_v_b_0
 (3 11)  (603 443)  (603 443)  routing T_12_27.sp12_v_b_1 <X> T_12_27.sp12_h_l_22


LogicTile_13_27

 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (3 5)  (657 437)  (657 437)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0


LogicTile_15_27

 (3 1)  (765 433)  (765 433)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_v_b_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_h_r_0


LogicTile_16_27

 (19 2)  (835 434)  (835 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 14)  (819 446)  (819 446)  routing T_16_27.sp12_v_b_1 <X> T_16_27.sp12_v_t_22


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_23_27

 (2 12)  (1200 444)  (1200 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_27

 (2 12)  (1308 444)  (1308 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_27

 (10 7)  (1358 439)  (1358 439)  routing T_26_27.sp4_h_l_46 <X> T_26_27.sp4_v_t_41


LogicTile_28_27

 (13 12)  (1469 444)  (1469 444)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_11
 (12 13)  (1468 445)  (1468 445)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_11


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_12_26

 (4 13)  (604 429)  (604 429)  routing T_12_26.sp4_v_t_41 <X> T_12_26.sp4_h_r_9


LogicTile_13_26

 (11 0)  (665 416)  (665 416)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_v_b_2
 (12 1)  (666 417)  (666 417)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_v_b_2
 (12 12)  (666 428)  (666 428)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_h_r_11


LogicTile_15_26

 (26 0)  (788 416)  (788 416)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 416)  (789 416)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 416)  (793 416)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 416)  (795 416)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 416)  (796 416)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (42 0)  (804 416)  (804 416)  LC_0 Logic Functioning bit
 (43 0)  (805 416)  (805 416)  LC_0 Logic Functioning bit
 (46 0)  (808 416)  (808 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (788 417)  (788 417)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 417)  (789 417)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 417)  (790 417)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 417)  (792 417)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 417)  (794 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 417)  (795 417)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.input_2_0
 (34 1)  (796 417)  (796 417)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.input_2_0
 (35 1)  (797 417)  (797 417)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.input_2_0
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (42 1)  (804 417)  (804 417)  LC_0 Logic Functioning bit
 (3 4)  (765 420)  (765 420)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0
 (25 4)  (787 420)  (787 420)  routing T_15_26.sp4_v_b_2 <X> T_15_26.lc_trk_g1_2
 (3 5)  (765 421)  (765 421)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0
 (22 5)  (784 421)  (784 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (785 421)  (785 421)  routing T_15_26.sp4_v_b_2 <X> T_15_26.lc_trk_g1_2
 (21 12)  (783 428)  (783 428)  routing T_15_26.sp4_h_r_35 <X> T_15_26.lc_trk_g3_3
 (22 12)  (784 428)  (784 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 428)  (785 428)  routing T_15_26.sp4_h_r_35 <X> T_15_26.lc_trk_g3_3
 (24 12)  (786 428)  (786 428)  routing T_15_26.sp4_h_r_35 <X> T_15_26.lc_trk_g3_3
 (14 14)  (776 430)  (776 430)  routing T_15_26.sp4_h_r_44 <X> T_15_26.lc_trk_g3_4
 (21 14)  (783 430)  (783 430)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 430)  (785 430)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7
 (14 15)  (776 431)  (776 431)  routing T_15_26.sp4_h_r_44 <X> T_15_26.lc_trk_g3_4
 (15 15)  (777 431)  (777 431)  routing T_15_26.sp4_h_r_44 <X> T_15_26.lc_trk_g3_4
 (16 15)  (778 431)  (778 431)  routing T_15_26.sp4_h_r_44 <X> T_15_26.lc_trk_g3_4
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (783 431)  (783 431)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7


LogicTile_16_26

 (5 0)  (821 416)  (821 416)  routing T_16_26.sp4_h_l_44 <X> T_16_26.sp4_h_r_0
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 416)  (846 416)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 416)  (847 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 416)  (850 416)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 416)  (853 416)  LC_0 Logic Functioning bit
 (41 0)  (857 416)  (857 416)  LC_0 Logic Functioning bit
 (43 0)  (859 416)  (859 416)  LC_0 Logic Functioning bit
 (46 0)  (862 416)  (862 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (820 417)  (820 417)  routing T_16_26.sp4_h_l_44 <X> T_16_26.sp4_h_r_0
 (14 1)  (830 417)  (830 417)  routing T_16_26.sp4_h_r_0 <X> T_16_26.lc_trk_g0_0
 (15 1)  (831 417)  (831 417)  routing T_16_26.sp4_h_r_0 <X> T_16_26.lc_trk_g0_0
 (16 1)  (832 417)  (832 417)  routing T_16_26.sp4_h_r_0 <X> T_16_26.lc_trk_g0_0
 (17 1)  (833 417)  (833 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 417)  (846 417)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 417)  (847 417)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 417)  (848 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 417)  (849 417)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.input_2_0
 (36 1)  (852 417)  (852 417)  LC_0 Logic Functioning bit
 (38 1)  (854 417)  (854 417)  LC_0 Logic Functioning bit
 (42 1)  (858 417)  (858 417)  LC_0 Logic Functioning bit
 (28 4)  (844 420)  (844 420)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 420)  (846 420)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 420)  (847 420)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 420)  (849 420)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 420)  (850 420)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 420)  (853 420)  LC_2 Logic Functioning bit
 (39 4)  (855 420)  (855 420)  LC_2 Logic Functioning bit
 (43 4)  (859 420)  (859 420)  LC_2 Logic Functioning bit
 (29 5)  (845 421)  (845 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 421)  (846 421)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 421)  (847 421)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 421)  (848 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (849 421)  (849 421)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.input_2_2
 (36 5)  (852 421)  (852 421)  LC_2 Logic Functioning bit
 (40 5)  (856 421)  (856 421)  LC_2 Logic Functioning bit
 (42 5)  (858 421)  (858 421)  LC_2 Logic Functioning bit
 (51 5)  (867 421)  (867 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 9)  (830 425)  (830 425)  routing T_16_26.sp12_v_b_16 <X> T_16_26.lc_trk_g2_0
 (16 9)  (832 425)  (832 425)  routing T_16_26.sp12_v_b_16 <X> T_16_26.lc_trk_g2_0
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 426)  (839 426)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g2_7
 (21 11)  (837 427)  (837 427)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g2_7
 (4 12)  (820 428)  (820 428)  routing T_16_26.sp4_h_l_44 <X> T_16_26.sp4_v_b_9
 (5 13)  (821 429)  (821 429)  routing T_16_26.sp4_h_l_44 <X> T_16_26.sp4_v_b_9
 (25 14)  (841 430)  (841 430)  routing T_16_26.sp4_h_r_46 <X> T_16_26.lc_trk_g3_6
 (22 15)  (838 431)  (838 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 431)  (839 431)  routing T_16_26.sp4_h_r_46 <X> T_16_26.lc_trk_g3_6
 (24 15)  (840 431)  (840 431)  routing T_16_26.sp4_h_r_46 <X> T_16_26.lc_trk_g3_6
 (25 15)  (841 431)  (841 431)  routing T_16_26.sp4_h_r_46 <X> T_16_26.lc_trk_g3_6


LogicTile_17_26

 (11 4)  (885 420)  (885 420)  routing T_17_26.sp4_h_l_46 <X> T_17_26.sp4_v_b_5
 (13 4)  (887 420)  (887 420)  routing T_17_26.sp4_h_l_46 <X> T_17_26.sp4_v_b_5
 (12 5)  (886 421)  (886 421)  routing T_17_26.sp4_h_l_46 <X> T_17_26.sp4_v_b_5


LogicTile_18_26

 (10 15)  (938 431)  (938 431)  routing T_18_26.sp4_h_l_40 <X> T_18_26.sp4_v_t_47


LogicTile_19_26

 (12 7)  (994 423)  (994 423)  routing T_19_26.sp4_h_l_40 <X> T_19_26.sp4_v_t_40


RAM_Tile_25_26

 (2 12)  (1308 428)  (1308 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_28_26

 (10 7)  (1466 423)  (1466 423)  routing T_28_26.sp4_h_l_46 <X> T_28_26.sp4_v_t_41


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (2 12)  (398 412)  (398 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 14)  (399 414)  (399 414)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_v_t_22
 (3 15)  (399 415)  (399 415)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_v_t_22


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (13 12)  (559 412)  (559 412)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_b_11
 (6 13)  (552 413)  (552 413)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_h_r_9
 (12 13)  (558 413)  (558 413)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_v_b_11


LogicTile_12_25

 (3 5)  (603 405)  (603 405)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_h_r_0


LogicTile_13_25

 (5 0)  (659 400)  (659 400)  routing T_13_25.sp4_v_b_6 <X> T_13_25.sp4_h_r_0
 (4 1)  (658 401)  (658 401)  routing T_13_25.sp4_v_b_6 <X> T_13_25.sp4_h_r_0
 (6 1)  (660 401)  (660 401)  routing T_13_25.sp4_v_b_6 <X> T_13_25.sp4_h_r_0
 (3 12)  (657 412)  (657 412)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1
 (3 13)  (657 413)  (657 413)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1


LogicTile_14_25



LogicTile_15_25

 (11 2)  (773 402)  (773 402)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_t_39
 (26 6)  (788 406)  (788 406)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 406)  (790 406)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 406)  (791 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 406)  (792 406)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 406)  (794 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 406)  (795 406)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 406)  (802 406)  LC_3 Logic Functioning bit
 (42 6)  (804 406)  (804 406)  LC_3 Logic Functioning bit
 (47 6)  (809 406)  (809 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (788 407)  (788 407)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 407)  (790 407)  routing T_15_25.lc_trk_g2_7 <X> T_15_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 407)  (791 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 407)  (792 407)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 407)  (802 407)  LC_3 Logic Functioning bit
 (41 7)  (803 407)  (803 407)  LC_3 Logic Functioning bit
 (42 7)  (804 407)  (804 407)  LC_3 Logic Functioning bit
 (43 7)  (805 407)  (805 407)  LC_3 Logic Functioning bit
 (14 9)  (776 409)  (776 409)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g2_0
 (15 9)  (777 409)  (777 409)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g2_0
 (16 9)  (778 409)  (778 409)  routing T_15_25.sp4_h_r_24 <X> T_15_25.lc_trk_g2_0
 (17 9)  (779 409)  (779 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 10)  (784 410)  (784 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (787 410)  (787 410)  routing T_15_25.sp4_h_r_46 <X> T_15_25.lc_trk_g2_6
 (21 11)  (783 411)  (783 411)  routing T_15_25.sp4_r_v_b_39 <X> T_15_25.lc_trk_g2_7
 (22 11)  (784 411)  (784 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 411)  (785 411)  routing T_15_25.sp4_h_r_46 <X> T_15_25.lc_trk_g2_6
 (24 11)  (786 411)  (786 411)  routing T_15_25.sp4_h_r_46 <X> T_15_25.lc_trk_g2_6
 (25 11)  (787 411)  (787 411)  routing T_15_25.sp4_h_r_46 <X> T_15_25.lc_trk_g2_6


LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (15 3)  (831 403)  (831 403)  routing T_16_25.sp4_v_t_9 <X> T_16_25.lc_trk_g0_4
 (16 3)  (832 403)  (832 403)  routing T_16_25.sp4_v_t_9 <X> T_16_25.lc_trk_g0_4
 (17 3)  (833 403)  (833 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (5 5)  (821 405)  (821 405)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_v_b_3
 (16 5)  (832 405)  (832 405)  routing T_16_25.sp12_h_r_8 <X> T_16_25.lc_trk_g1_0
 (17 5)  (833 405)  (833 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (3 7)  (819 407)  (819 407)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_t_23
 (26 8)  (842 408)  (842 408)  routing T_16_25.lc_trk_g0_4 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 408)  (843 408)  routing T_16_25.lc_trk_g1_0 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 408)  (849 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 408)  (853 408)  LC_4 Logic Functioning bit
 (39 8)  (855 408)  (855 408)  LC_4 Logic Functioning bit
 (48 8)  (864 408)  (864 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 409)  (848 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (849 409)  (849 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.input_2_4
 (34 9)  (850 409)  (850 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.input_2_4
 (35 9)  (851 409)  (851 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.input_2_4
 (38 9)  (854 409)  (854 409)  LC_4 Logic Functioning bit
 (40 9)  (856 409)  (856 409)  LC_4 Logic Functioning bit
 (42 9)  (858 409)  (858 409)  LC_4 Logic Functioning bit
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp12_v_b_19 <X> T_16_25.lc_trk_g3_3
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (837 413)  (837 413)  routing T_16_25.sp12_v_b_19 <X> T_16_25.lc_trk_g3_3
 (11 15)  (827 415)  (827 415)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_h_l_46
 (13 15)  (829 415)  (829 415)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_h_l_46


LogicTile_17_25



LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25



LogicTile_20_25

 (3 7)  (1039 407)  (1039 407)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_v_t_23
 (6 7)  (1042 407)  (1042 407)  routing T_20_25.sp4_h_r_3 <X> T_20_25.sp4_h_l_38
 (3 12)  (1039 412)  (1039 412)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_r_1
 (3 13)  (1039 413)  (1039 413)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_r_1


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (6 7)  (1258 407)  (1258 407)  routing T_24_25.sp4_h_r_3 <X> T_24_25.sp4_h_l_38
 (2 14)  (1254 414)  (1254 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25

 (8 15)  (1410 415)  (1410 415)  routing T_27_25.sp4_h_l_47 <X> T_27_25.sp4_v_t_47


LogicTile_28_25

 (16 0)  (1472 400)  (1472 400)  routing T_28_25.sp12_h_l_14 <X> T_28_25.lc_trk_g0_1
 (17 0)  (1473 400)  (1473 400)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (1474 401)  (1474 401)  routing T_28_25.sp12_h_l_14 <X> T_28_25.lc_trk_g0_1
 (22 4)  (1478 404)  (1478 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1479 404)  (1479 404)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (24 4)  (1480 404)  (1480 404)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (21 5)  (1477 405)  (1477 405)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (27 6)  (1483 406)  (1483 406)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 406)  (1485 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 406)  (1488 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1489 406)  (1489 406)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 406)  (1490 406)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_3/in_3
 (39 6)  (1495 406)  (1495 406)  LC_3 Logic Functioning bit
 (40 6)  (1496 406)  (1496 406)  LC_3 Logic Functioning bit
 (41 6)  (1497 406)  (1497 406)  LC_3 Logic Functioning bit
 (46 6)  (1502 406)  (1502 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (6 7)  (1462 407)  (1462 407)  routing T_28_25.sp4_h_r_3 <X> T_28_25.sp4_h_l_38
 (26 7)  (1482 407)  (1482 407)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1484 407)  (1484 407)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 407)  (1485 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 407)  (1486 407)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (1487 407)  (1487 407)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (1488 407)  (1488 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1492 407)  (1492 407)  LC_3 Logic Functioning bit
 (38 7)  (1494 407)  (1494 407)  LC_3 Logic Functioning bit
 (39 7)  (1495 407)  (1495 407)  LC_3 Logic Functioning bit
 (40 7)  (1496 407)  (1496 407)  LC_3 Logic Functioning bit
 (41 7)  (1497 407)  (1497 407)  LC_3 Logic Functioning bit
 (21 8)  (1477 408)  (1477 408)  routing T_28_25.sp4_v_t_22 <X> T_28_25.lc_trk_g2_3
 (22 8)  (1478 408)  (1478 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1479 408)  (1479 408)  routing T_28_25.sp4_v_t_22 <X> T_28_25.lc_trk_g2_3
 (21 9)  (1477 409)  (1477 409)  routing T_28_25.sp4_v_t_22 <X> T_28_25.lc_trk_g2_3
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3


LogicTile_29_25



LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25

 (10 7)  (1628 407)  (1628 407)  routing T_31_25.sp4_h_l_46 <X> T_31_25.sp4_v_t_41


LogicTile_32_25

 (5 6)  (1677 406)  (1677 406)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38
 (4 7)  (1676 407)  (1676 407)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38
 (6 7)  (1678 407)  (1678 407)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (3 4)  (291 388)  (291 388)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0
 (3 5)  (291 389)  (291 389)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0


LogicTile_7_24

 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (2 8)  (710 392)  (710 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24



LogicTile_17_24

 (5 15)  (879 399)  (879 399)  routing T_17_24.sp4_h_l_44 <X> T_17_24.sp4_v_t_44


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24

 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_22_24

 (7 13)  (1151 397)  (1151 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24



LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_v_b_0 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_23

 (8 1)  (662 369)  (662 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (9 1)  (663 369)  (663 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (10 1)  (664 369)  (664 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1


LogicTile_21_23

 (8 1)  (1098 369)  (1098 369)  routing T_21_23.sp4_h_r_1 <X> T_21_23.sp4_v_b_1


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (19 13)  (1163 381)  (1163 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_23

 (3 0)  (1567 368)  (1567 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 1)  (1567 369)  (1567 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 1)  (75 353)  (75 353)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_v_b_0


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_22

 (2 8)  (602 360)  (602 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_22

 (13 12)  (667 364)  (667 364)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11
 (9 13)  (663 365)  (663 365)  routing T_13_22.sp4_v_t_39 <X> T_13_22.sp4_v_b_10
 (10 13)  (664 365)  (664 365)  routing T_13_22.sp4_v_t_39 <X> T_13_22.sp4_v_b_10
 (12 13)  (666 365)  (666 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11


LogicTile_14_22

 (2 12)  (710 364)  (710 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_22

 (11 2)  (773 354)  (773 354)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_t_39


LogicTile_16_22

 (3 1)  (819 353)  (819 353)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_b_0
 (3 7)  (819 359)  (819 359)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_t_23


LogicTile_17_22

 (11 4)  (885 356)  (885 356)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_5
 (13 4)  (887 356)  (887 356)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_5
 (12 5)  (886 357)  (886 357)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_5


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_11_21

 (9 9)  (555 345)  (555 345)  routing T_11_21.sp4_v_t_46 <X> T_11_21.sp4_v_b_7
 (10 9)  (556 345)  (556 345)  routing T_11_21.sp4_v_t_46 <X> T_11_21.sp4_v_b_7
 (11 12)  (557 348)  (557 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (13 12)  (559 348)  (559 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11


LogicTile_12_21

 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (39 7)  (639 343)  (639 343)  LC_3 Logic Functioning bit
 (40 7)  (640 343)  (640 343)  LC_3 Logic Functioning bit
 (42 7)  (642 343)  (642 343)  LC_3 Logic Functioning bit
 (44 7)  (644 343)  (644 343)  LC_3 Logic Functioning bit
 (48 7)  (648 343)  (648 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_21

 (6 10)  (660 346)  (660 346)  routing T_13_21.sp4_v_b_3 <X> T_13_21.sp4_v_t_43
 (5 11)  (659 347)  (659 347)  routing T_13_21.sp4_v_b_3 <X> T_13_21.sp4_v_t_43


LogicTile_16_21

 (4 4)  (820 340)  (820 340)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_v_b_3
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_17_21

 (6 0)  (880 336)  (880 336)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_v_b_0


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (2 4)  (930 340)  (930 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1
 (11 8)  (993 344)  (993 344)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_b_8


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1055 351)  (1055 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_21

 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23


RAM_Tile_25_21

 (8 8)  (1314 344)  (1314 344)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_7


LogicTile_29_21

 (8 9)  (1518 345)  (1518 345)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_7
 (9 9)  (1519 345)  (1519 345)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_7


LogicTile_30_21

 (3 0)  (1567 336)  (1567 336)  routing T_30_21.sp12_v_t_23 <X> T_30_21.sp12_v_b_0
 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (19 10)  (307 330)  (307 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_20

 (19 8)  (415 328)  (415 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_20

 (13 12)  (559 332)  (559 332)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11
 (12 13)  (558 333)  (558 333)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0


LogicTile_13_20

 (19 3)  (673 323)  (673 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_16_20

 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (40 14)  (856 334)  (856 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (52 14)  (868 334)  (868 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


RAM_Tile_8_19

 (3 6)  (399 310)  (399 310)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (3 7)  (399 311)  (399 311)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (14 1)  (506 305)  (506 305)  routing T_10_19.sp4_r_v_b_35 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (44 11)  (536 315)  (536 315)  LC_5 Logic Functioning bit
 (46 11)  (538 315)  (538 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_19

 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (48 1)  (594 305)  (594 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (50 2)  (596 306)  (596 306)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.bot_op_7 <X> T_11_19.lc_trk_g1_7
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g2_1
 (21 8)  (567 312)  (567 312)  routing T_11_19.rgt_op_3 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.rgt_op_3 <X> T_11_19.lc_trk_g2_3
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (15 10)  (561 314)  (561 314)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g2_5
 (25 10)  (571 314)  (571 314)  routing T_11_19.sp4_v_b_30 <X> T_11_19.lc_trk_g2_6
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_v_b_30 <X> T_11_19.lc_trk_g2_6
 (25 12)  (571 316)  (571 316)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g3_2
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (567 318)  (567 318)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (579 319)  (579 319)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.input_2_7
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g0_0
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (47 0)  (647 304)  (647 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_0
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (44 1)  (644 305)  (644 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.bot_op_7 <X> T_12_19.lc_trk_g0_7
 (21 4)  (621 308)  (621 308)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 6)  (625 310)  (625 310)  routing T_12_19.bnr_op_6 <X> T_12_19.lc_trk_g1_6
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (47 6)  (647 310)  (647 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (653 310)  (653 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 311)  (625 311)  routing T_12_19.bnr_op_6 <X> T_12_19.lc_trk_g1_6
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (44 7)  (644 311)  (644 311)  LC_3 Logic Functioning bit
 (51 7)  (651 311)  (651 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (625 312)  (625 312)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g2_2
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g2_2
 (24 9)  (624 313)  (624 313)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g2_2
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (45 10)  (645 314)  (645 314)  LC_5 Logic Functioning bit
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp4_v_b_46 <X> T_12_19.lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.sp4_v_b_46 <X> T_12_19.lc_trk_g2_6
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (44 11)  (644 315)  (644 315)  LC_5 Logic Functioning bit
 (52 11)  (652 315)  (652 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (14 7)  (668 311)  (668 311)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g1_4
 (16 7)  (670 311)  (670 311)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 312)  (689 312)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.input_2_4
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 313)  (687 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.input_2_4
 (34 9)  (688 313)  (688 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.input_2_4
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (21 10)  (675 314)  (675 314)  routing T_13_19.sp4_v_t_26 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 314)  (677 314)  routing T_13_19.sp4_v_t_26 <X> T_13_19.lc_trk_g2_7
 (21 11)  (675 315)  (675 315)  routing T_13_19.sp4_v_t_26 <X> T_13_19.lc_trk_g2_7
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 315)  (677 315)  routing T_13_19.sp4_v_b_46 <X> T_13_19.lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.sp4_v_b_46 <X> T_13_19.lc_trk_g2_6
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 318)  (677 318)  routing T_13_19.sp4_v_b_47 <X> T_13_19.lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.sp4_v_b_47 <X> T_13_19.lc_trk_g3_7


LogicTile_14_19

 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3


LogicTile_16_19

 (19 10)  (835 314)  (835 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_17_19

 (3 4)  (877 308)  (877 308)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_h_r_0
 (3 5)  (877 309)  (877 309)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_h_r_0
 (3 13)  (877 317)  (877 317)  routing T_17_19.sp12_h_l_22 <X> T_17_19.sp12_h_r_1


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0


LogicTile_19_19

 (3 14)  (985 318)  (985 318)  routing T_19_19.sp12_h_r_1 <X> T_19_19.sp12_v_t_22
 (3 15)  (985 319)  (985 319)  routing T_19_19.sp12_h_r_1 <X> T_19_19.sp12_v_t_22


LogicTile_21_19

 (8 5)  (1098 309)  (1098 309)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_4
 (10 5)  (1100 309)  (1100 309)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_4


LogicTile_22_19

 (22 1)  (1166 305)  (1166 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1167 305)  (1167 305)  routing T_22_19.sp12_h_r_10 <X> T_22_19.lc_trk_g0_2
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1144 308)  (1144 308)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 308)  (1145 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 309)  (1144 309)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 309)  (1145 309)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (21 12)  (1165 316)  (1165 316)  routing T_22_19.bnl_op_3 <X> T_22_19.lc_trk_g3_3
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (1165 317)  (1165 317)  routing T_22_19.bnl_op_3 <X> T_22_19.lc_trk_g3_3
 (0 14)  (1144 318)  (1144 318)  routing T_22_19.glb_netwk_4 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 318)  (1145 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (1176 318)  (1176 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 318)  (1180 318)  LC_7 Logic Functioning bit
 (37 14)  (1181 318)  (1181 318)  LC_7 Logic Functioning bit
 (38 14)  (1182 318)  (1182 318)  LC_7 Logic Functioning bit
 (39 14)  (1183 318)  (1183 318)  LC_7 Logic Functioning bit
 (45 14)  (1189 318)  (1189 318)  LC_7 Logic Functioning bit
 (47 14)  (1191 318)  (1191 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (31 15)  (1175 319)  (1175 319)  routing T_22_19.lc_trk_g0_2 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 319)  (1180 319)  LC_7 Logic Functioning bit
 (37 15)  (1181 319)  (1181 319)  LC_7 Logic Functioning bit
 (38 15)  (1182 319)  (1182 319)  LC_7 Logic Functioning bit
 (39 15)  (1183 319)  (1183 319)  LC_7 Logic Functioning bit
 (44 15)  (1188 319)  (1188 319)  LC_7 Logic Functioning bit


LogicTile_29_19

 (3 1)  (1513 305)  (1513 305)  routing T_29_19.sp12_h_l_23 <X> T_29_19.sp12_v_b_0


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (0 1)  (17 289)  (17 289)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 297)  (17 297)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0
 (8 4)  (188 292)  (188 292)  routing T_4_18.sp4_h_l_41 <X> T_4_18.sp4_h_r_4
 (11 9)  (191 297)  (191 297)  routing T_4_18.sp4_h_l_37 <X> T_4_18.sp4_h_r_8
 (13 9)  (193 297)  (193 297)  routing T_4_18.sp4_h_l_37 <X> T_4_18.sp4_h_r_8


RAM_Tile_8_18

 (13 8)  (409 296)  (409 296)  routing T_8_18.sp4_h_l_45 <X> T_8_18.sp4_v_b_8
 (12 9)  (408 297)  (408 297)  routing T_8_18.sp4_h_l_45 <X> T_8_18.sp4_v_b_8
 (8 13)  (404 301)  (404 301)  routing T_8_18.sp4_h_l_41 <X> T_8_18.sp4_v_b_10
 (9 13)  (405 301)  (405 301)  routing T_8_18.sp4_h_l_41 <X> T_8_18.sp4_v_b_10
 (10 13)  (406 301)  (406 301)  routing T_8_18.sp4_h_l_41 <X> T_8_18.sp4_v_b_10


LogicTile_10_18

 (2 8)  (494 296)  (494 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_18

 (14 0)  (560 288)  (560 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (572 289)  (572 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.input_2_0
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 290)  (570 290)  routing T_11_18.top_op_7 <X> T_11_18.lc_trk_g0_7
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 290)  (581 290)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_1
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (40 2)  (586 290)  (586 290)  LC_1 Logic Functioning bit
 (42 2)  (588 290)  (588 290)  LC_1 Logic Functioning bit
 (21 3)  (567 291)  (567 291)  routing T_11_18.top_op_7 <X> T_11_18.lc_trk_g0_7
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (40 3)  (586 291)  (586 291)  LC_1 Logic Functioning bit
 (42 3)  (588 291)  (588 291)  LC_1 Logic Functioning bit
 (21 4)  (567 292)  (567 292)  routing T_11_18.bnr_op_3 <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (574 292)  (574 292)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (15 5)  (561 293)  (561 293)  routing T_11_18.bot_op_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (567 293)  (567 293)  routing T_11_18.bnr_op_3 <X> T_11_18.lc_trk_g1_3
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (14 6)  (560 294)  (560 294)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g1_4
 (21 6)  (567 294)  (567 294)  routing T_11_18.sp4_h_l_2 <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_h_l_2 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_h_l_2 <X> T_11_18.lc_trk_g1_7
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (50 6)  (596 294)  (596 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (560 295)  (560 295)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g1_4
 (15 7)  (561 295)  (561 295)  routing T_11_18.sp12_h_l_3 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.tnr_op_3 <X> T_11_18.lc_trk_g2_3
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_4
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (47 8)  (593 296)  (593 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (580 297)  (580 297)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_4
 (35 9)  (581 297)  (581 297)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_4
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (15 10)  (561 298)  (561 298)  routing T_11_18.tnr_op_5 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g3_1
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_30 <X> T_11_18.lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.sp4_v_t_30 <X> T_11_18.lc_trk_g3_3
 (25 12)  (571 300)  (571 300)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g3_2
 (26 12)  (572 300)  (572 300)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (39 13)  (585 301)  (585 301)  LC_6 Logic Functioning bit
 (3 14)  (549 302)  (549 302)  routing T_11_18.sp12_v_b_1 <X> T_11_18.sp12_v_t_22
 (15 14)  (561 302)  (561 302)  routing T_11_18.tnr_op_5 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (40 14)  (586 302)  (586 302)  LC_7 Logic Functioning bit
 (42 14)  (588 302)  (588 302)  LC_7 Logic Functioning bit
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 303)  (578 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 303)  (580 303)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.input_2_7
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g0_1
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g0_3
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (14 1)  (614 289)  (614 289)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g0_0
 (15 1)  (615 289)  (615 289)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (621 289)  (621 289)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g0_3
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 290)  (615 290)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (46 2)  (646 290)  (646 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 290)  (650 290)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (618 291)  (618 291)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g0_5
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (5 4)  (605 292)  (605 292)  routing T_12_18.sp4_v_t_38 <X> T_12_18.sp4_h_r_3
 (21 4)  (621 292)  (621 292)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g1_3
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (21 6)  (621 294)  (621 294)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (625 294)  (625 294)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g1_6
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (50 6)  (650 294)  (650 294)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (621 295)  (621 295)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g1_7
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (2 8)  (602 296)  (602 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (614 296)  (614 296)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (21 8)  (621 296)  (621 296)  routing T_12_18.sp4_v_t_14 <X> T_12_18.lc_trk_g2_3
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 296)  (623 296)  routing T_12_18.sp4_v_t_14 <X> T_12_18.lc_trk_g2_3
 (15 9)  (615 297)  (615 297)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.tnl_op_2 <X> T_12_18.lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.tnl_op_2 <X> T_12_18.lc_trk_g2_2
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g2_5
 (25 10)  (625 298)  (625 298)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 298)  (635 298)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_5
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (43 10)  (643 298)  (643 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (46 10)  (646 298)  (646 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_r_v_b_36 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (26 11)  (626 299)  (626 299)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 299)  (634 299)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (2 12)  (602 300)  (602 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (625 300)  (625 300)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g3_2
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g3_5
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (14 15)  (614 303)  (614 303)  routing T_12_18.tnl_op_4 <X> T_12_18.lc_trk_g3_4
 (15 15)  (615 303)  (615 303)  routing T_12_18.tnl_op_4 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 303)  (633 303)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_7
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (5 0)  (659 288)  (659 288)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.bot_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (47 0)  (701 288)  (701 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (658 289)  (658 289)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_0
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (665 290)  (665 290)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_t_39
 (14 2)  (668 290)  (668 290)  routing T_13_18.sp12_h_l_3 <X> T_13_18.lc_trk_g0_4
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp12_h_l_3 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.sp12_h_l_3 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (10 4)  (664 292)  (664 292)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_h_r_4
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (25 4)  (679 292)  (679 292)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g1_2
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (15 6)  (669 294)  (669 294)  routing T_13_18.lft_op_5 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.lft_op_5 <X> T_13_18.lc_trk_g1_5
 (14 7)  (668 295)  (668 295)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g1_4
 (15 7)  (669 295)  (669 295)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 8)  (675 296)  (675 296)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g2_2
 (21 9)  (675 297)  (675 297)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g2_3
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_v_t_16 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.sp4_v_t_16 <X> T_13_18.lc_trk_g2_5
 (21 10)  (675 298)  (675 298)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.tnl_op_3 <X> T_13_18.lc_trk_g3_3
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (21 13)  (675 301)  (675 301)  routing T_13_18.tnl_op_3 <X> T_13_18.lc_trk_g3_3
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (44 13)  (698 301)  (698 301)  LC_6 Logic Functioning bit
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_7
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (52 14)  (706 302)  (706 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 303)  (687 303)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit
 (44 15)  (698 303)  (698 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 290)  (729 290)  routing T_14_18.sp12_h_l_4 <X> T_14_18.lc_trk_g0_7
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.sp12_h_l_4 <X> T_14_18.lc_trk_g0_7
 (21 3)  (729 291)  (729 291)  routing T_14_18.sp12_h_l_4 <X> T_14_18.lc_trk_g0_7
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (52 4)  (760 292)  (760 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (711 293)  (711 293)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_h_r_0
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_2
 (35 5)  (743 293)  (743 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_2
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (44 5)  (752 293)  (752 293)  LC_2 Logic Functioning bit
 (25 8)  (733 296)  (733 296)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g2_2
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 302)  (722 302)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (15 15)  (723 303)  (723 303)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_15_18

 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (9 1)  (771 289)  (771 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (10 1)  (772 289)  (772 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp12_h_r_23 <X> T_15_18.lc_trk_g0_7
 (21 3)  (783 291)  (783 291)  routing T_15_18.sp12_h_r_23 <X> T_15_18.lc_trk_g0_7
 (4 4)  (766 292)  (766 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (6 4)  (768 292)  (768 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (11 4)  (773 292)  (773 292)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (21 4)  (783 292)  (783 292)  routing T_15_18.sp12_h_r_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.sp12_h_r_3 <X> T_15_18.lc_trk_g1_3
 (5 5)  (767 293)  (767 293)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_v_b_5
 (21 5)  (783 293)  (783 293)  routing T_15_18.sp12_h_r_3 <X> T_15_18.lc_trk_g1_3
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 297)  (796 297)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.input_2_4
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp12_v_b_19 <X> T_15_18.lc_trk_g3_3
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp12_v_b_19 <X> T_15_18.lc_trk_g3_3
 (14 15)  (776 303)  (776 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_17_18

 (4 0)  (878 288)  (878 288)  routing T_17_18.sp4_h_l_37 <X> T_17_18.sp4_v_b_0
 (5 1)  (879 289)  (879 289)  routing T_17_18.sp4_h_l_37 <X> T_17_18.sp4_v_b_0
 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_1
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_v_b_5
 (8 5)  (882 293)  (882 293)  routing T_17_18.sp4_h_l_41 <X> T_17_18.sp4_v_b_4
 (9 5)  (883 293)  (883 293)  routing T_17_18.sp4_h_l_41 <X> T_17_18.sp4_v_b_4


LogicTile_18_18

 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_18

 (19 2)  (1055 290)  (1055 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_21_18

 (17 2)  (1107 290)  (1107 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (14 3)  (1104 291)  (1104 291)  routing T_21_18.sp12_h_r_20 <X> T_21_18.lc_trk_g0_4
 (16 3)  (1106 291)  (1106 291)  routing T_21_18.sp12_h_r_20 <X> T_21_18.lc_trk_g0_4
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 6)  (1116 294)  (1116 294)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (1121 294)  (1121 294)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (37 6)  (1127 294)  (1127 294)  LC_3 Logic Functioning bit
 (38 6)  (1128 294)  (1128 294)  LC_3 Logic Functioning bit
 (39 6)  (1129 294)  (1129 294)  LC_3 Logic Functioning bit
 (41 6)  (1131 294)  (1131 294)  LC_3 Logic Functioning bit
 (43 6)  (1133 294)  (1133 294)  LC_3 Logic Functioning bit
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (1126 295)  (1126 295)  LC_3 Logic Functioning bit
 (37 7)  (1127 295)  (1127 295)  LC_3 Logic Functioning bit
 (38 7)  (1128 295)  (1128 295)  LC_3 Logic Functioning bit
 (39 7)  (1129 295)  (1129 295)  LC_3 Logic Functioning bit
 (40 7)  (1130 295)  (1130 295)  LC_3 Logic Functioning bit
 (42 7)  (1132 295)  (1132 295)  LC_3 Logic Functioning bit
 (1 8)  (1091 296)  (1091 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (1091 297)  (1091 297)  routing T_21_18.glb_netwk_4 <X> T_21_18.glb2local_1


LogicTile_22_18

 (3 0)  (1147 288)  (1147 288)  routing T_22_18.sp12_v_t_23 <X> T_22_18.sp12_v_b_0


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (6 4)  (11 276)  (11 276)  routing T_0_17.span12_horz_21 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (9 277)  (9 277)  routing T_0_17.span12_horz_21 <X> T_0_17.lc_trk_g0_5
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 10)  (75 282)  (75 282)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_h_l_22
 (3 11)  (75 283)  (75 283)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_h_l_22


LogicTile_6_17

 (4 5)  (292 277)  (292 277)  routing T_6_17.sp4_v_t_47 <X> T_6_17.sp4_h_r_3


LogicTile_7_17

 (14 2)  (356 274)  (356 274)  routing T_7_17.sp4_h_l_1 <X> T_7_17.lc_trk_g0_4
 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (368 274)  (368 274)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (373 274)  (373 274)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 274)  (378 274)  LC_1 Logic Functioning bit
 (37 2)  (379 274)  (379 274)  LC_1 Logic Functioning bit
 (38 2)  (380 274)  (380 274)  LC_1 Logic Functioning bit
 (39 2)  (381 274)  (381 274)  LC_1 Logic Functioning bit
 (41 2)  (383 274)  (383 274)  LC_1 Logic Functioning bit
 (43 2)  (385 274)  (385 274)  LC_1 Logic Functioning bit
 (47 2)  (389 274)  (389 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (357 275)  (357 275)  routing T_7_17.sp4_h_l_1 <X> T_7_17.lc_trk_g0_4
 (16 3)  (358 275)  (358 275)  routing T_7_17.sp4_h_l_1 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (37 3)  (379 275)  (379 275)  LC_1 Logic Functioning bit
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (40 3)  (382 275)  (382 275)  LC_1 Logic Functioning bit
 (42 3)  (384 275)  (384 275)  LC_1 Logic Functioning bit
 (1 8)  (343 280)  (343 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (343 281)  (343 281)  routing T_7_17.glb_netwk_4 <X> T_7_17.glb2local_1


RAM_Tile_8_17

 (10 0)  (406 272)  (406 272)  routing T_8_17.sp4_v_t_45 <X> T_8_17.sp4_h_r_1
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0
 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_17

 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (478 276)  (478 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (42 4)  (480 276)  (480 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (478 277)  (478 277)  LC_2 Logic Functioning bit
 (41 5)  (479 277)  (479 277)  LC_2 Logic Functioning bit
 (42 5)  (480 277)  (480 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (46 5)  (484 277)  (484 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (485 277)  (485 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 14)  (463 286)  (463 286)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g3_6
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 287)  (461 287)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g3_6
 (24 15)  (462 287)  (462 287)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g3_6


LogicTile_10_17

 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 276)  (515 276)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g1_3
 (24 4)  (516 276)  (516 276)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g1_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (41 4)  (533 276)  (533 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (6 5)  (498 277)  (498 277)  routing T_10_17.sp4_h_l_38 <X> T_10_17.sp4_h_r_3
 (21 5)  (513 277)  (513 277)  routing T_10_17.sp4_h_r_3 <X> T_10_17.lc_trk_g1_3
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 277)  (519 277)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (44 5)  (536 277)  (536 277)  LC_2 Logic Functioning bit
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (511 287)  (511 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_17

 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (46 0)  (592 272)  (592 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (44 1)  (590 273)  (590 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (4 4)  (550 276)  (550 276)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_v_b_3
 (6 4)  (552 276)  (552 276)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_v_b_3
 (11 4)  (557 276)  (557 276)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (13 4)  (559 276)  (559 276)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (25 4)  (571 276)  (571 276)  routing T_11_17.lft_op_2 <X> T_11_17.lc_trk_g1_2
 (12 5)  (558 277)  (558 277)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_5
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.lft_op_2 <X> T_11_17.lc_trk_g1_2
 (4 10)  (550 282)  (550 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (6 10)  (552 282)  (552 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g2_5
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 282)  (581 282)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.input_2_5
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (42 10)  (588 282)  (588 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (51 10)  (597 282)  (597 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (551 283)  (551 283)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 283)  (574 283)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 283)  (579 283)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.input_2_5
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (52 11)  (598 283)  (598 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.tnr_op_3 <X> T_11_17.lc_trk_g3_3
 (15 13)  (561 285)  (561 285)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g3_0
 (16 13)  (562 285)  (562 285)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_17

 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (614 276)  (614 276)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (51 7)  (651 279)  (651 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (8 9)  (608 281)  (608 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (9 9)  (609 281)  (609 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (10 9)  (610 281)  (610 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (21 9)  (621 281)  (621 281)  routing T_12_17.sp4_r_v_b_35 <X> T_12_17.lc_trk_g2_3
 (15 12)  (615 284)  (615 284)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g3_1
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (621 287)  (621 287)  routing T_12_17.sp4_r_v_b_47 <X> T_12_17.lc_trk_g3_7


LogicTile_13_17

 (6 0)  (660 272)  (660 272)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_b_0
 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 274)  (689 274)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_1
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (8 3)  (662 275)  (662 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (9 3)  (663 275)  (663 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (10 3)  (664 275)  (664 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 275)  (688 275)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_1
 (35 3)  (689 275)  (689 275)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_1
 (8 4)  (662 276)  (662 276)  routing T_13_17.sp4_h_l_41 <X> T_13_17.sp4_h_r_4
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (52 4)  (706 276)  (706 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (672 277)  (672 277)  routing T_13_17.sp4_r_v_b_25 <X> T_13_17.lc_trk_g1_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g1_6
 (21 8)  (675 280)  (675 280)  routing T_13_17.sp4_v_t_14 <X> T_13_17.lc_trk_g2_3
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_v_t_14 <X> T_13_17.lc_trk_g2_3
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 280)  (689 280)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_4
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 281)  (687 281)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_4
 (34 9)  (688 281)  (688 281)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_4
 (35 9)  (689 281)  (689 281)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_4
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (4 12)  (658 284)  (658 284)  routing T_13_17.sp4_h_l_38 <X> T_13_17.sp4_v_b_9
 (6 12)  (660 284)  (660 284)  routing T_13_17.sp4_h_l_38 <X> T_13_17.sp4_v_b_9
 (21 12)  (675 284)  (675 284)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g3_3
 (5 13)  (659 285)  (659 285)  routing T_13_17.sp4_h_l_38 <X> T_13_17.sp4_v_b_9
 (21 13)  (675 285)  (675 285)  routing T_13_17.sp4_v_t_22 <X> T_13_17.lc_trk_g3_3
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_v_b_47 <X> T_13_17.lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.sp4_v_b_47 <X> T_13_17.lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.input_2_7
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (11 12)  (719 284)  (719 284)  routing T_14_17.sp4_h_l_40 <X> T_14_17.sp4_v_b_11
 (13 12)  (721 284)  (721 284)  routing T_14_17.sp4_h_l_40 <X> T_14_17.sp4_v_b_11
 (12 13)  (720 285)  (720 285)  routing T_14_17.sp4_h_l_40 <X> T_14_17.sp4_v_b_11


LogicTile_15_17

 (21 0)  (783 272)  (783 272)  routing T_15_17.sp12_h_r_3 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.sp12_h_r_3 <X> T_15_17.lc_trk_g0_3
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (53 0)  (815 272)  (815 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (767 273)  (767 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_v_b_0
 (21 1)  (783 273)  (783 273)  routing T_15_17.sp12_h_r_3 <X> T_15_17.lc_trk_g0_3
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (52 1)  (814 273)  (814 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (783 274)  (783 274)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (25 2)  (787 274)  (787 274)  routing T_15_17.sp4_v_t_3 <X> T_15_17.lc_trk_g0_6
 (6 3)  (768 275)  (768 275)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_h_l_37
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g0_7
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_v_t_3 <X> T_15_17.lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.sp4_v_t_3 <X> T_15_17.lc_trk_g0_6
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (783 287)  (783 287)  routing T_15_17.sp4_r_v_b_47 <X> T_15_17.lc_trk_g3_7


LogicTile_16_17

 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (48 7)  (864 279)  (864 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (822 280)  (822 280)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_v_b_6
 (5 9)  (821 281)  (821 281)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_v_b_6
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_17_17

 (6 4)  (880 276)  (880 276)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_v_b_3
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_v_b_3
 (8 9)  (882 281)  (882 281)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_b_7
 (8 10)  (882 282)  (882 282)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_42
 (8 11)  (882 283)  (882 283)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_42
 (9 11)  (883 283)  (883 283)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_42
 (8 13)  (882 285)  (882 285)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_b_10
 (9 13)  (883 285)  (883 285)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_b_10
 (10 13)  (884 285)  (884 285)  routing T_17_17.sp4_h_l_41 <X> T_17_17.sp4_v_b_10


LogicTile_18_17

 (2 4)  (930 276)  (930 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_19_17

 (4 3)  (986 275)  (986 275)  routing T_19_17.sp4_h_r_4 <X> T_19_17.sp4_h_l_37
 (6 3)  (988 275)  (988 275)  routing T_19_17.sp4_h_r_4 <X> T_19_17.sp4_h_l_37
 (5 5)  (987 277)  (987 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_3
 (13 8)  (995 280)  (995 280)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_v_b_8
 (4 12)  (986 284)  (986 284)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_9
 (6 12)  (988 284)  (988 284)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_9


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_17

 (4 4)  (1202 276)  (1202 276)  routing T_23_17.sp4_h_l_38 <X> T_23_17.sp4_v_b_3
 (5 5)  (1203 277)  (1203 277)  routing T_23_17.sp4_h_l_38 <X> T_23_17.sp4_v_b_3
 (9 6)  (1207 278)  (1207 278)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_h_l_41
 (10 6)  (1208 278)  (1208 278)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_h_l_41
 (6 8)  (1204 280)  (1204 280)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_b_6


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (19 13)  (1271 285)  (1271 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_29_17

 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_v_t_42 <X> T_29_17.sp4_h_r_0


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 268)  (13 268)  routing T_0_16.span4_vert_b_12 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span4_vert_b_12 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_7_16

 (19 10)  (361 266)  (361 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_16

 (9 8)  (555 264)  (555 264)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_r_7
 (9 9)  (555 265)  (555 265)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_7
 (10 9)  (556 265)  (556 265)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_7
 (19 10)  (565 266)  (565 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (12 12)  (558 268)  (558 268)  routing T_11_16.sp4_v_b_11 <X> T_11_16.sp4_h_r_11
 (11 13)  (557 269)  (557 269)  routing T_11_16.sp4_v_b_11 <X> T_11_16.sp4_h_r_11


LogicTile_12_16

 (25 0)  (625 256)  (625 256)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g0_2
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 256)  (635 256)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.input_2_0
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (14 1)  (614 257)  (614 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (15 1)  (615 257)  (615 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (16 1)  (616 257)  (616 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.input_2_0
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 258)  (618 258)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g0_5
 (25 2)  (625 258)  (625 258)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g0_6
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (40 3)  (640 259)  (640 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (14 4)  (614 260)  (614 260)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g1_0
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (44 4)  (644 260)  (644 260)  LC_2 Logic Functioning bit
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (14 6)  (614 262)  (614 262)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g1_4
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 262)  (625 262)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g1_6
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 262)  (630 262)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (14 9)  (614 265)  (614 265)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g2_0
 (15 9)  (615 265)  (615 265)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (46 9)  (646 265)  (646 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (19 10)  (619 266)  (619 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 266)  (635 266)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.input_2_5
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 267)  (633 267)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.input_2_5
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (46 11)  (646 267)  (646 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (615 268)  (615 268)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g3_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 268)  (640 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (14 13)  (614 269)  (614 269)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g3_0
 (15 13)  (615 269)  (615 269)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.input_2_7
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 271)  (633 271)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (46 15)  (646 271)  (646 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_16

 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (15 4)  (669 260)  (669 260)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g1_1
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g1_5
 (18 7)  (672 263)  (672 263)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g1_5
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (42 10)  (696 266)  (696 266)  LC_5 Logic Functioning bit
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (21 12)  (675 268)  (675 268)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g3_3
 (14 14)  (668 270)  (668 270)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g3_4
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_h_r_31 <X> T_13_16.lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.sp4_h_r_31 <X> T_13_16.lc_trk_g3_7
 (15 15)  (669 271)  (669 271)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_h_r_31 <X> T_13_16.lc_trk_g3_7
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_16

 (15 0)  (723 256)  (723 256)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g0_1
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 259)  (731 259)  routing T_14_16.sp4_v_b_22 <X> T_14_16.lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.sp4_v_b_22 <X> T_14_16.lc_trk_g0_6
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g2_0
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (46 8)  (754 264)  (754 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 265)  (731 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g2_2
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (48 9)  (756 265)  (756 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (733 266)  (733 266)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g2_6
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 267)  (731 267)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g2_6
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 269)  (741 269)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.input_2_6
 (35 13)  (743 269)  (743 269)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.input_2_6
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (50 14)  (758 270)  (758 270)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 271)  (732 271)  routing T_14_16.tnr_op_6 <X> T_14_16.lc_trk_g3_6
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit
 (51 15)  (759 271)  (759 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_16

 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (52 4)  (814 260)  (814 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (777 261)  (777 261)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g1_0
 (16 5)  (778 261)  (778 261)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 261)  (795 261)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_2
 (34 5)  (796 261)  (796 261)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_2
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (16 8)  (778 264)  (778 264)  routing T_15_16.sp4_v_t_12 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.sp4_v_t_12 <X> T_15_16.lc_trk_g2_1
 (15 12)  (777 268)  (777 268)  routing T_15_16.sp4_h_r_41 <X> T_15_16.lc_trk_g3_1
 (16 12)  (778 268)  (778 268)  routing T_15_16.sp4_h_r_41 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.sp4_h_r_41 <X> T_15_16.lc_trk_g3_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (780 269)  (780 269)  routing T_15_16.sp4_h_r_41 <X> T_15_16.lc_trk_g3_1


LogicTile_16_16

 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_b_0
 (8 6)  (824 262)  (824 262)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_h_l_41
 (9 6)  (825 262)  (825 262)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_h_l_41
 (10 6)  (826 262)  (826 262)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_h_l_41
 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (4 8)  (820 264)  (820 264)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_v_b_6
 (6 8)  (822 264)  (822 264)  routing T_16_16.sp4_v_t_47 <X> T_16_16.sp4_v_b_6


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 258)  (897 258)  routing T_17_16.sp4_v_b_23 <X> T_17_16.lc_trk_g0_7
 (24 2)  (898 258)  (898 258)  routing T_17_16.sp4_v_b_23 <X> T_17_16.lc_trk_g0_7
 (27 2)  (901 258)  (901 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 258)  (904 258)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 258)  (909 258)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.input_2_1
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (45 2)  (919 258)  (919 258)  LC_1 Logic Functioning bit
 (48 2)  (922 258)  (922 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 259)  (904 259)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (909 259)  (909 259)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.input_2_1
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_3
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_t_12 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.sp4_v_t_12 <X> T_17_16.lc_trk_g2_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.wire_logic_cluster/lc_1/out <X> T_17_16.lc_trk_g3_1
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_r_v_b_47 <X> T_17_16.lc_trk_g3_7


LogicTile_18_16

 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (19 2)  (947 258)  (947 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (19 4)  (947 260)  (947 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (954 260)  (954 260)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 260)  (956 260)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 260)  (961 260)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 260)  (962 260)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (38 4)  (966 260)  (966 260)  LC_2 Logic Functioning bit
 (45 4)  (973 260)  (973 260)  LC_2 Logic Functioning bit
 (48 4)  (976 260)  (976 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (928 261)  (928 261)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (26 5)  (954 261)  (954 261)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 261)  (955 261)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 261)  (956 261)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 261)  (958 261)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 261)  (964 261)  LC_2 Logic Functioning bit
 (37 5)  (965 261)  (965 261)  LC_2 Logic Functioning bit
 (38 5)  (966 261)  (966 261)  LC_2 Logic Functioning bit
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (40 5)  (968 261)  (968 261)  LC_2 Logic Functioning bit
 (42 5)  (970 261)  (970 261)  LC_2 Logic Functioning bit
 (22 8)  (950 264)  (950 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 264)  (951 264)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g2_3
 (21 9)  (949 265)  (949 265)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g2_3
 (19 10)  (947 266)  (947 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (16 13)  (944 269)  (944 269)  routing T_18_16.sp12_v_b_8 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 270)  (949 270)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 270)  (952 270)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7


LogicTile_19_16

 (6 8)  (988 264)  (988 264)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_6
 (10 13)  (992 269)  (992 269)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_b_10


LogicTile_20_16

 (2 0)  (1038 256)  (1038 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 4)  (1055 260)  (1055 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_16

 (19 6)  (1163 262)  (1163 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 261)  (1740 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (4 15)  (1730 271)  (1730 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_15

 (11 0)  (6 240)  (6 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (12 0)  (5 240)  (5 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_1_15

 (19 13)  (37 253)  (37 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_5_15

 (3 6)  (237 246)  (237 246)  routing T_5_15.sp12_h_r_0 <X> T_5_15.sp12_v_t_23
 (3 7)  (237 247)  (237 247)  routing T_5_15.sp12_h_r_0 <X> T_5_15.sp12_v_t_23


LogicTile_7_15

 (5 0)  (347 240)  (347 240)  routing T_7_15.sp4_v_b_0 <X> T_7_15.sp4_h_r_0
 (6 1)  (348 241)  (348 241)  routing T_7_15.sp4_v_b_0 <X> T_7_15.sp4_h_r_0
 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


LogicTile_10_15

 (8 0)  (500 240)  (500 240)  routing T_10_15.sp4_v_b_7 <X> T_10_15.sp4_h_r_1
 (9 0)  (501 240)  (501 240)  routing T_10_15.sp4_v_b_7 <X> T_10_15.sp4_h_r_1
 (10 0)  (502 240)  (502 240)  routing T_10_15.sp4_v_b_7 <X> T_10_15.sp4_h_r_1
 (21 2)  (513 242)  (513 242)  routing T_10_15.sp12_h_l_4 <X> T_10_15.lc_trk_g0_7
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (516 242)  (516 242)  routing T_10_15.sp12_h_l_4 <X> T_10_15.lc_trk_g0_7
 (21 3)  (513 243)  (513 243)  routing T_10_15.sp12_h_l_4 <X> T_10_15.lc_trk_g0_7
 (5 4)  (497 244)  (497 244)  routing T_10_15.sp4_v_b_9 <X> T_10_15.sp4_h_r_3
 (4 5)  (496 245)  (496 245)  routing T_10_15.sp4_v_b_9 <X> T_10_15.sp4_h_r_3
 (6 5)  (498 245)  (498 245)  routing T_10_15.sp4_v_b_9 <X> T_10_15.sp4_h_r_3
 (26 8)  (518 248)  (518 248)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (523 248)  (523 248)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (532 248)  (532 248)  LC_4 Logic Functioning bit
 (42 8)  (534 248)  (534 248)  LC_4 Logic Functioning bit
 (27 9)  (519 249)  (519 249)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 249)  (520 249)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 249)  (523 249)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (41 9)  (533 249)  (533 249)  LC_4 Logic Functioning bit
 (43 9)  (535 249)  (535 249)  LC_4 Logic Functioning bit
 (46 9)  (538 249)  (538 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 14)  (507 254)  (507 254)  routing T_10_15.sp4_h_l_24 <X> T_10_15.lc_trk_g3_5
 (16 14)  (508 254)  (508 254)  routing T_10_15.sp4_h_l_24 <X> T_10_15.lc_trk_g3_5
 (17 14)  (509 254)  (509 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 254)  (510 254)  routing T_10_15.sp4_h_l_24 <X> T_10_15.lc_trk_g3_5


LogicTile_12_15

 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 240)  (618 240)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g0_1
 (26 0)  (626 240)  (626 240)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (9 1)  (609 241)  (609 241)  routing T_12_15.sp4_v_t_36 <X> T_12_15.sp4_v_b_1
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.input_2_0
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (46 2)  (646 242)  (646 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 242)  (650 242)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (19 4)  (619 244)  (619 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (3 8)  (603 248)  (603 248)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_b_1
 (15 8)  (615 248)  (615 248)  routing T_12_15.sp4_h_r_25 <X> T_12_15.lc_trk_g2_1
 (16 8)  (616 248)  (616 248)  routing T_12_15.sp4_h_r_25 <X> T_12_15.lc_trk_g2_1
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 248)  (623 248)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g2_3
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 248)  (640 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (3 9)  (603 249)  (603 249)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_b_1
 (18 9)  (618 249)  (618 249)  routing T_12_15.sp4_h_r_25 <X> T_12_15.lc_trk_g2_1
 (21 9)  (621 249)  (621 249)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g2_3
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (52 9)  (652 249)  (652 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (25 10)  (625 250)  (625 250)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g2_6
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (40 10)  (640 250)  (640 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g2_6
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (21 12)  (621 252)  (621 252)  routing T_12_15.sp4_v_t_22 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp4_v_t_22 <X> T_12_15.lc_trk_g3_3
 (15 13)  (615 253)  (615 253)  routing T_12_15.sp4_v_t_29 <X> T_12_15.lc_trk_g3_0
 (16 13)  (616 253)  (616 253)  routing T_12_15.sp4_v_t_29 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp4_v_t_22 <X> T_12_15.lc_trk_g3_3
 (3 14)  (603 254)  (603 254)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22
 (3 15)  (603 255)  (603 255)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22


LogicTile_13_15

 (3 0)  (657 240)  (657 240)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_v_b_0
 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_v_b_0 <X> T_13_15.lc_trk_g0_0
 (15 0)  (669 240)  (669 240)  routing T_13_15.lft_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 240)  (672 240)  routing T_13_15.lft_op_1 <X> T_13_15.lc_trk_g0_1
 (3 1)  (657 241)  (657 241)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_v_b_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_v_b_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (657 242)  (657 242)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_h_l_23
 (14 2)  (668 242)  (668 242)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g0_4
 (15 2)  (669 242)  (669 242)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (672 243)  (672 243)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g0_5
 (6 6)  (660 246)  (660 246)  routing T_13_15.sp4_v_b_0 <X> T_13_15.sp4_v_t_38
 (15 6)  (669 246)  (669 246)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g1_5
 (5 7)  (659 247)  (659 247)  routing T_13_15.sp4_v_b_0 <X> T_13_15.sp4_v_t_38
 (5 8)  (659 248)  (659 248)  routing T_13_15.sp4_v_b_0 <X> T_13_15.sp4_h_r_6
 (25 8)  (679 248)  (679 248)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g2_2
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (47 8)  (701 248)  (701 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (702 248)  (702 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (658 249)  (658 249)  routing T_13_15.sp4_v_b_0 <X> T_13_15.sp4_h_r_6
 (6 9)  (660 249)  (660 249)  routing T_13_15.sp4_v_b_0 <X> T_13_15.sp4_h_r_6
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g2_2
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (44 9)  (698 249)  (698 249)  LC_4 Logic Functioning bit
 (21 10)  (675 250)  (675 250)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g2_7
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 250)  (694 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (47 10)  (701 250)  (701 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (706 250)  (706 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.rgt_op_0 <X> T_13_15.lc_trk_g3_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 252)  (689 252)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_6
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (15 13)  (669 253)  (669 253)  routing T_13_15.rgt_op_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_6
 (34 13)  (688 253)  (688 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_6
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (44 13)  (698 253)  (698 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 254)  (677 254)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7


LogicTile_14_15

 (21 0)  (729 240)  (729 240)  routing T_14_15.sp4_h_r_19 <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 240)  (731 240)  routing T_14_15.sp4_h_r_19 <X> T_14_15.lc_trk_g0_3
 (24 0)  (732 240)  (732 240)  routing T_14_15.sp4_h_r_19 <X> T_14_15.lc_trk_g0_3
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (729 241)  (729 241)  routing T_14_15.sp4_h_r_19 <X> T_14_15.lc_trk_g0_3
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 3)  (718 243)  (718 243)  routing T_14_15.sp4_h_l_45 <X> T_14_15.sp4_v_t_36
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 244)  (748 244)  LC_2 Logic Functioning bit
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (14 7)  (722 247)  (722 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (723 247)  (723 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (48 9)  (756 249)  (756 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (729 250)  (729 250)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (14 12)  (722 252)  (722 252)  routing T_14_15.rgt_op_0 <X> T_14_15.lc_trk_g3_0
 (25 12)  (733 252)  (733 252)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (15 13)  (723 253)  (723 253)  routing T_14_15.rgt_op_0 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g3_5
 (25 14)  (733 254)  (733 254)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g3_6
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0


LogicTile_15_15

 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (40 2)  (802 242)  (802 242)  LC_1 Logic Functioning bit
 (51 2)  (813 242)  (813 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 243)  (794 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (796 243)  (796 243)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_1
 (35 3)  (797 243)  (797 243)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_1
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (783 247)  (783 247)  routing T_15_15.sp4_r_v_b_31 <X> T_15_15.lc_trk_g1_7
 (21 10)  (783 250)  (783 250)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g2_7
 (14 12)  (776 252)  (776 252)  routing T_15_15.sp4_v_b_24 <X> T_15_15.lc_trk_g3_0
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_v_b_24 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (14 14)  (776 254)  (776 254)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g3_4
 (15 15)  (777 255)  (777 255)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_16_15

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (841 240)  (841 240)  routing T_16_15.sp4_v_b_2 <X> T_16_15.lc_trk_g0_2
 (21 1)  (837 241)  (837 241)  routing T_16_15.sp4_r_v_b_32 <X> T_16_15.lc_trk_g0_3
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp4_v_b_2 <X> T_16_15.lc_trk_g0_2
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (831 244)  (831 244)  routing T_16_15.sp4_h_r_1 <X> T_16_15.lc_trk_g1_1
 (16 4)  (832 244)  (832 244)  routing T_16_15.sp4_h_r_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 244)  (851 244)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_2
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (18 5)  (834 245)  (834 245)  routing T_16_15.sp4_h_r_1 <X> T_16_15.lc_trk_g1_1
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 245)  (849 245)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_2
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (50 6)  (866 246)  (866 246)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (868 246)  (868 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (837 247)  (837 247)  routing T_16_15.sp4_r_v_b_31 <X> T_16_15.lc_trk_g1_7
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (849 249)  (849 249)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.input_2_4
 (34 9)  (850 249)  (850 249)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.input_2_4
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (21 10)  (837 250)  (837 250)  routing T_16_15.sp4_v_t_18 <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (839 250)  (839 250)  routing T_16_15.sp4_v_t_18 <X> T_16_15.lc_trk_g2_7
 (25 10)  (841 250)  (841 250)  routing T_16_15.sp4_v_b_30 <X> T_16_15.lc_trk_g2_6
 (14 11)  (830 251)  (830 251)  routing T_16_15.sp12_v_b_20 <X> T_16_15.lc_trk_g2_4
 (16 11)  (832 251)  (832 251)  routing T_16_15.sp12_v_b_20 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 251)  (839 251)  routing T_16_15.sp4_v_b_30 <X> T_16_15.lc_trk_g2_6
 (15 12)  (831 252)  (831 252)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g3_1
 (16 12)  (832 252)  (832 252)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 252)  (851 252)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_6
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (14 13)  (830 253)  (830 253)  routing T_16_15.sp4_r_v_b_40 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 253)  (849 253)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_6
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 255)  (839 255)  routing T_16_15.sp4_v_b_46 <X> T_16_15.lc_trk_g3_6
 (24 15)  (840 255)  (840 255)  routing T_16_15.sp4_v_b_46 <X> T_16_15.lc_trk_g3_6
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (3 1)  (877 241)  (877 241)  routing T_17_15.sp12_h_l_23 <X> T_17_15.sp12_v_b_0
 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_1
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (899 242)  (899 242)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 243)  (897 243)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (48 4)  (922 244)  (922 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (40 5)  (914 245)  (914 245)  LC_2 Logic Functioning bit
 (42 5)  (916 245)  (916 245)  LC_2 Logic Functioning bit
 (15 6)  (889 246)  (889 246)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g1_5
 (16 6)  (890 246)  (890 246)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g1_5
 (14 7)  (888 247)  (888 247)  routing T_17_15.sp4_r_v_b_28 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (892 247)  (892 247)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g1_5
 (15 8)  (889 248)  (889 248)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g2_1
 (16 8)  (890 248)  (890 248)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g2_1
 (18 9)  (892 249)  (892 249)  routing T_17_15.sp4_h_r_41 <X> T_17_15.lc_trk_g2_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (51 10)  (925 250)  (925 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (41 11)  (915 251)  (915 251)  LC_5 Logic Functioning bit
 (43 11)  (917 251)  (917 251)  LC_5 Logic Functioning bit
 (10 13)  (884 253)  (884 253)  routing T_17_15.sp4_h_r_5 <X> T_17_15.sp4_v_b_10
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (2 0)  (930 240)  (930 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 1)  (936 241)  (936 241)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_v_b_1
 (10 1)  (938 241)  (938 241)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_v_b_1
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 244)  (942 244)  routing T_18_15.sp12_h_r_0 <X> T_18_15.lc_trk_g1_0
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (14 5)  (942 245)  (942 245)  routing T_18_15.sp12_h_r_0 <X> T_18_15.lc_trk_g1_0
 (15 5)  (943 245)  (943 245)  routing T_18_15.sp12_h_r_0 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (949 245)  (949 245)  routing T_18_15.sp4_r_v_b_27 <X> T_18_15.lc_trk_g1_3
 (8 6)  (936 246)  (936 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (9 6)  (937 246)  (937 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (10 6)  (938 246)  (938 246)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_41
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 248)  (951 248)  routing T_18_15.sp12_v_b_11 <X> T_18_15.lc_trk_g2_3
 (27 8)  (955 248)  (955 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (41 8)  (969 248)  (969 248)  LC_4 Logic Functioning bit
 (43 8)  (971 248)  (971 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (18 9)  (946 249)  (946 249)  routing T_18_15.sp4_r_v_b_33 <X> T_18_15.lc_trk_g2_1
 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (48 9)  (976 249)  (976 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 253)  (955 253)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (46 13)  (974 253)  (974 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (942 255)  (942 255)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g3_4
 (16 15)  (944 255)  (944 255)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_19_15

 (6 0)  (988 240)  (988 240)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_0
 (11 8)  (993 248)  (993 248)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_8


LogicTile_20_15

 (9 2)  (1045 242)  (1045 242)  routing T_20_15.sp4_h_r_10 <X> T_20_15.sp4_h_l_36
 (10 2)  (1046 242)  (1046 242)  routing T_20_15.sp4_h_r_10 <X> T_20_15.sp4_h_l_36
 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 10)  (1048 250)  (1048 250)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_45
 (11 11)  (1047 251)  (1047 251)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_45
 (13 11)  (1049 251)  (1049 251)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_45
 (19 15)  (1055 255)  (1055 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_15

 (4 0)  (1094 240)  (1094 240)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_v_b_0
 (6 0)  (1096 240)  (1096 240)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_v_b_0
 (12 5)  (1102 245)  (1102 245)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_v_b_5


LogicTile_22_15

 (2 0)  (1146 240)  (1146 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 242)  (1174 242)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 242)  (1177 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 242)  (1178 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 242)  (1180 242)  LC_1 Logic Functioning bit
 (38 2)  (1182 242)  (1182 242)  LC_1 Logic Functioning bit
 (45 2)  (1189 242)  (1189 242)  LC_1 Logic Functioning bit
 (22 3)  (1166 243)  (1166 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1169 243)  (1169 243)  routing T_22_15.sp4_r_v_b_30 <X> T_22_15.lc_trk_g0_6
 (30 3)  (1174 243)  (1174 243)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 243)  (1180 243)  LC_1 Logic Functioning bit
 (38 3)  (1182 243)  (1182 243)  LC_1 Logic Functioning bit
 (47 3)  (1191 243)  (1191 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 12)  (1159 252)  (1159 252)  routing T_22_15.rgt_op_1 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1162 252)  (1162 252)  routing T_22_15.rgt_op_1 <X> T_22_15.lc_trk_g3_1


LogicTile_23_15

 (25 0)  (1223 240)  (1223 240)  routing T_23_15.wire_logic_cluster/lc_2/out <X> T_23_15.lc_trk_g0_2
 (22 1)  (1220 241)  (1220 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1198 242)  (1198 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 242)  (1199 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1219 242)  (1219 242)  routing T_23_15.sp12_h_l_4 <X> T_23_15.lc_trk_g0_7
 (22 2)  (1220 242)  (1220 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1222 242)  (1222 242)  routing T_23_15.sp12_h_l_4 <X> T_23_15.lc_trk_g0_7
 (28 2)  (1226 242)  (1226 242)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 242)  (1227 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 242)  (1228 242)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 242)  (1234 242)  LC_1 Logic Functioning bit
 (38 2)  (1236 242)  (1236 242)  LC_1 Logic Functioning bit
 (45 2)  (1243 242)  (1243 242)  LC_1 Logic Functioning bit
 (21 3)  (1219 243)  (1219 243)  routing T_23_15.sp12_h_l_4 <X> T_23_15.lc_trk_g0_7
 (30 3)  (1228 243)  (1228 243)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 243)  (1229 243)  routing T_23_15.lc_trk_g0_2 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 243)  (1234 243)  LC_1 Logic Functioning bit
 (38 3)  (1236 243)  (1236 243)  LC_1 Logic Functioning bit
 (26 4)  (1224 244)  (1224 244)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 244)  (1227 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 244)  (1228 244)  routing T_23_15.lc_trk_g0_7 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 244)  (1229 244)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 244)  (1230 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 244)  (1231 244)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 244)  (1232 244)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (1239 244)  (1239 244)  LC_2 Logic Functioning bit
 (43 4)  (1241 244)  (1241 244)  LC_2 Logic Functioning bit
 (45 4)  (1243 244)  (1243 244)  LC_2 Logic Functioning bit
 (26 5)  (1224 245)  (1224 245)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 245)  (1226 245)  routing T_23_15.lc_trk_g2_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 245)  (1227 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 245)  (1228 245)  routing T_23_15.lc_trk_g0_7 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 245)  (1229 245)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 245)  (1235 245)  LC_2 Logic Functioning bit
 (39 5)  (1237 245)  (1237 245)  LC_2 Logic Functioning bit
 (25 10)  (1223 250)  (1223 250)  routing T_23_15.sp4_v_b_30 <X> T_23_15.lc_trk_g2_6
 (22 11)  (1220 251)  (1220 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1221 251)  (1221 251)  routing T_23_15.sp4_v_b_30 <X> T_23_15.lc_trk_g2_6
 (25 14)  (1223 254)  (1223 254)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6
 (22 15)  (1220 255)  (1220 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1221 255)  (1221 255)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6
 (25 15)  (1223 255)  (1223 255)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_7_14

 (19 0)  (361 224)  (361 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_8_14

 (10 0)  (406 224)  (406 224)  routing T_8_14.sp4_v_t_45 <X> T_8_14.sp4_h_r_1
 (4 5)  (400 229)  (400 229)  routing T_8_14.sp4_v_t_47 <X> T_8_14.sp4_h_r_3


LogicTile_11_14

 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (41 0)  (587 224)  (587 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (53 0)  (599 224)  (599 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (40 1)  (586 225)  (586 225)  LC_0 Logic Functioning bit
 (42 1)  (588 225)  (588 225)  LC_0 Logic Functioning bit
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (45 2)  (591 226)  (591 226)  LC_1 Logic Functioning bit
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (46 3)  (592 227)  (592 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 228)  (569 228)  routing T_11_14.sp4_v_b_19 <X> T_11_14.lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.sp4_v_b_19 <X> T_11_14.lc_trk_g1_3
 (31 4)  (577 228)  (577 228)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (39 4)  (585 228)  (585 228)  LC_2 Logic Functioning bit
 (45 4)  (591 228)  (591 228)  LC_2 Logic Functioning bit
 (0 5)  (546 229)  (546 229)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (46 5)  (592 229)  (592 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (45 6)  (591 230)  (591 230)  LC_3 Logic Functioning bit
 (47 6)  (593 230)  (593 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (560 231)  (560 231)  routing T_11_14.sp4_r_v_b_28 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (40 7)  (586 231)  (586 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (47 8)  (593 232)  (593 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (21 10)  (567 234)  (567 234)  routing T_11_14.sp4_v_t_18 <X> T_11_14.lc_trk_g2_7
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 234)  (569 234)  routing T_11_14.sp4_v_t_18 <X> T_11_14.lc_trk_g2_7
 (25 10)  (571 234)  (571 234)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g2_6
 (26 10)  (572 234)  (572 234)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (51 10)  (597 234)  (597 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 235)  (569 235)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g2_6
 (25 11)  (571 235)  (571 235)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g2_6
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (40 11)  (586 235)  (586 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (15 13)  (561 237)  (561 237)  routing T_11_14.sp4_v_t_29 <X> T_11_14.lc_trk_g3_0
 (16 13)  (562 237)  (562 237)  routing T_11_14.sp4_v_t_29 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 238)  (560 238)  routing T_11_14.sp4_h_r_36 <X> T_11_14.lc_trk_g3_4
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (571 238)  (571 238)  routing T_11_14.sp4_h_r_38 <X> T_11_14.lc_trk_g3_6
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (41 14)  (587 238)  (587 238)  LC_7 Logic Functioning bit
 (43 14)  (589 238)  (589 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (47 14)  (593 238)  (593 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (561 239)  (561 239)  routing T_11_14.sp4_h_r_36 <X> T_11_14.lc_trk_g3_4
 (16 15)  (562 239)  (562 239)  routing T_11_14.sp4_h_r_36 <X> T_11_14.lc_trk_g3_4
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (567 239)  (567 239)  routing T_11_14.sp4_r_v_b_47 <X> T_11_14.lc_trk_g3_7
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 239)  (569 239)  routing T_11_14.sp4_h_r_38 <X> T_11_14.lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.sp4_h_r_38 <X> T_11_14.lc_trk_g3_6
 (27 15)  (573 239)  (573 239)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 239)  (574 239)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (40 15)  (586 239)  (586 239)  LC_7 Logic Functioning bit
 (42 15)  (588 239)  (588 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (40 0)  (640 224)  (640 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (48 0)  (648 224)  (648 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.sp4_r_v_b_33 <X> T_12_14.lc_trk_g0_2
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (52 1)  (652 225)  (652 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 226)  (614 226)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g0_4
 (21 2)  (621 226)  (621 226)  routing T_12_14.bnr_op_7 <X> T_12_14.lc_trk_g0_7
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (14 3)  (614 227)  (614 227)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g0_4
 (16 3)  (616 227)  (616 227)  routing T_12_14.sp4_v_t_1 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (621 227)  (621 227)  routing T_12_14.bnr_op_7 <X> T_12_14.lc_trk_g0_7
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (11 6)  (611 230)  (611 230)  routing T_12_14.sp4_v_b_2 <X> T_12_14.sp4_v_t_40
 (12 7)  (612 231)  (612 231)  routing T_12_14.sp4_v_b_2 <X> T_12_14.sp4_v_t_40
 (8 12)  (608 236)  (608 236)  routing T_12_14.sp4_v_b_4 <X> T_12_14.sp4_h_r_10
 (9 12)  (609 236)  (609 236)  routing T_12_14.sp4_v_b_4 <X> T_12_14.sp4_h_r_10
 (10 12)  (610 236)  (610 236)  routing T_12_14.sp4_v_b_4 <X> T_12_14.sp4_h_r_10
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 237)  (623 237)  routing T_12_14.sp4_v_b_42 <X> T_12_14.lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.sp4_v_b_42 <X> T_12_14.lc_trk_g3_2
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_14

 (15 0)  (669 224)  (669 224)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g0_1
 (16 0)  (670 224)  (670 224)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (52 0)  (706 224)  (706 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (44 1)  (698 225)  (698 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (668 228)  (668 228)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 11)  (669 235)  (669 235)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g2_4
 (16 11)  (670 235)  (670 235)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_14

 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.sp4_r_v_b_33 <X> T_14_14.lc_trk_g0_2
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (724 226)  (724 226)  routing T_14_14.sp12_h_r_13 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 4)  (729 228)  (729 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g1_3
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.input_2_3
 (34 7)  (742 231)  (742 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.input_2_3
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (25 8)  (733 232)  (733 232)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (43 10)  (751 234)  (751 234)  LC_5 Logic Functioning bit
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_r_v_b_37 <X> T_14_14.lc_trk_g2_5
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (52 11)  (760 235)  (760 235)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (722 236)  (722 236)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g3_0
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (13 13)  (721 237)  (721 237)  routing T_14_14.sp4_v_t_43 <X> T_14_14.sp4_h_r_11
 (14 13)  (722 237)  (722 237)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g3_0
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (726 237)  (726 237)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g3_1
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_15_14

 (13 0)  (775 224)  (775 224)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_v_b_2
 (12 1)  (774 225)  (774 225)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_v_b_2
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (785 227)  (785 227)  routing T_15_14.sp12_h_l_21 <X> T_15_14.lc_trk_g0_6
 (25 3)  (787 227)  (787 227)  routing T_15_14.sp12_h_l_21 <X> T_15_14.lc_trk_g0_6
 (8 5)  (770 229)  (770 229)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_v_b_4
 (10 5)  (772 229)  (772 229)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_v_b_4
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 234)  (785 234)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g2_7
 (24 10)  (786 234)  (786 234)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g2_7
 (21 11)  (783 235)  (783 235)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g2_7
 (26 12)  (788 236)  (788 236)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (15 13)  (777 237)  (777 237)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g3_0
 (16 13)  (778 237)  (778 237)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (48 13)  (810 237)  (810 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_16_14

 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (839 224)  (839 224)  routing T_16_14.sp4_v_b_19 <X> T_16_14.lc_trk_g0_3
 (24 0)  (840 224)  (840 224)  routing T_16_14.sp4_v_b_19 <X> T_16_14.lc_trk_g0_3
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 227)  (840 227)  routing T_16_14.top_op_6 <X> T_16_14.lc_trk_g0_6
 (25 3)  (841 227)  (841 227)  routing T_16_14.top_op_6 <X> T_16_14.lc_trk_g0_6
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 228)  (839 228)  routing T_16_14.sp12_h_r_11 <X> T_16_14.lc_trk_g1_3
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (21 6)  (837 230)  (837 230)  routing T_16_14.sp4_v_b_15 <X> T_16_14.lc_trk_g1_7
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 230)  (839 230)  routing T_16_14.sp4_v_b_15 <X> T_16_14.lc_trk_g1_7
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (50 6)  (866 230)  (866 230)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (837 231)  (837 231)  routing T_16_14.sp4_v_b_15 <X> T_16_14.lc_trk_g1_7
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 232)  (839 232)  routing T_16_14.sp4_v_t_30 <X> T_16_14.lc_trk_g2_3
 (24 8)  (840 232)  (840 232)  routing T_16_14.sp4_v_t_30 <X> T_16_14.lc_trk_g2_3
 (14 10)  (830 234)  (830 234)  routing T_16_14.rgt_op_4 <X> T_16_14.lc_trk_g2_4
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 234)  (843 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (39 10)  (855 234)  (855 234)  LC_5 Logic Functioning bit
 (15 11)  (831 235)  (831 235)  routing T_16_14.rgt_op_4 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (843 235)  (843 235)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 235)  (848 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 235)  (849 235)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.input_2_5
 (34 11)  (850 235)  (850 235)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.input_2_5
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (3 12)  (819 236)  (819 236)  routing T_16_14.sp12_v_t_22 <X> T_16_14.sp12_h_r_1
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (39 12)  (855 236)  (855 236)  LC_6 Logic Functioning bit
 (40 12)  (856 236)  (856 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (47 12)  (863 236)  (863 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (866 236)  (866 236)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (830 237)  (830 237)  routing T_16_14.sp12_v_b_16 <X> T_16_14.lc_trk_g3_0
 (16 13)  (832 237)  (832 237)  routing T_16_14.sp12_v_b_16 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 237)  (839 237)  routing T_16_14.sp4_v_b_42 <X> T_16_14.lc_trk_g3_2
 (24 13)  (840 237)  (840 237)  routing T_16_14.sp4_v_b_42 <X> T_16_14.lc_trk_g3_2
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (41 13)  (857 237)  (857 237)  LC_6 Logic Functioning bit
 (14 14)  (830 238)  (830 238)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 238)  (839 238)  routing T_16_14.sp12_v_b_23 <X> T_16_14.lc_trk_g3_7
 (25 14)  (841 238)  (841 238)  routing T_16_14.sp4_v_b_30 <X> T_16_14.lc_trk_g3_6
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 238)  (851 238)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (40 14)  (856 238)  (856 238)  LC_7 Logic Functioning bit
 (42 14)  (858 238)  (858 238)  LC_7 Logic Functioning bit
 (48 14)  (864 238)  (864 238)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (16 15)  (832 239)  (832 239)  routing T_16_14.sp4_v_b_36 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_r_v_b_45 <X> T_16_14.lc_trk_g3_5
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp12_v_b_23 <X> T_16_14.lc_trk_g3_7
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 239)  (839 239)  routing T_16_14.sp4_v_b_30 <X> T_16_14.lc_trk_g3_6
 (26 15)  (842 239)  (842 239)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 239)  (848 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 239)  (849 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (34 15)  (850 239)  (850 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (35 15)  (851 239)  (851 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (40 15)  (856 239)  (856 239)  LC_7 Logic Functioning bit
 (42 15)  (858 239)  (858 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 226)  (897 226)  routing T_17_14.sp4_v_b_23 <X> T_17_14.lc_trk_g0_7
 (24 2)  (898 226)  (898 226)  routing T_17_14.sp4_v_b_23 <X> T_17_14.lc_trk_g0_7
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 228)  (909 228)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.input_2_2
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (10 5)  (884 229)  (884 229)  routing T_17_14.sp4_h_r_11 <X> T_17_14.sp4_v_b_4
 (12 5)  (886 229)  (886 229)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_b_5
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 229)  (901 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 229)  (906 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (907 229)  (907 229)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.input_2_2
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (51 5)  (925 229)  (925 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 7)  (896 231)  (896 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (4 9)  (878 233)  (878 233)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_h_r_6
 (12 9)  (886 233)  (886 233)  routing T_17_14.sp4_h_r_8 <X> T_17_14.sp4_v_b_8
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (41 9)  (915 233)  (915 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (8 10)  (882 234)  (882 234)  routing T_17_14.sp4_v_t_42 <X> T_17_14.sp4_h_l_42
 (9 10)  (883 234)  (883 234)  routing T_17_14.sp4_v_t_42 <X> T_17_14.sp4_h_l_42
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 234)  (909 234)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.input_2_5
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (895 235)  (895 235)  routing T_17_14.sp4_r_v_b_39 <X> T_17_14.lc_trk_g2_7
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 235)  (908 235)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.input_2_5
 (35 11)  (909 235)  (909 235)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.input_2_5
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (21 12)  (895 236)  (895 236)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g3_3
 (3 13)  (877 237)  (877 237)  routing T_17_14.sp12_h_l_22 <X> T_17_14.sp12_h_r_1
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 238)  (899 238)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 239)  (897 239)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp4_v_b_38 <X> T_17_14.lc_trk_g3_6


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (21 0)  (949 224)  (949 224)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g0_3
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 224)  (951 224)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g0_3
 (24 0)  (952 224)  (952 224)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g0_3
 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (46 0)  (974 224)  (974 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (949 225)  (949 225)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g0_3
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (22 3)  (950 227)  (950 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 227)  (953 227)  routing T_18_14.sp4_r_v_b_30 <X> T_18_14.lc_trk_g0_6
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp4_v_b_47 <X> T_18_14.lc_trk_g2_7
 (24 10)  (952 234)  (952 234)  routing T_18_14.sp4_v_b_47 <X> T_18_14.lc_trk_g2_7
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (51 10)  (979 234)  (979 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_r_v_b_38 <X> T_18_14.lc_trk_g2_6
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (40 11)  (968 235)  (968 235)  LC_5 Logic Functioning bit
 (42 11)  (970 235)  (970 235)  LC_5 Logic Functioning bit
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_14

 (26 0)  (1008 224)  (1008 224)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (1013 224)  (1013 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 224)  (1015 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 224)  (1016 224)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 224)  (1017 224)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_0
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (39 0)  (1021 224)  (1021 224)  LC_0 Logic Functioning bit
 (43 0)  (1025 224)  (1025 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (27 1)  (1009 225)  (1009 225)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 225)  (1013 225)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 225)  (1014 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 225)  (1015 225)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_0
 (35 1)  (1017 225)  (1017 225)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_0
 (37 1)  (1019 225)  (1019 225)  LC_0 Logic Functioning bit
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (39 1)  (1021 225)  (1021 225)  LC_0 Logic Functioning bit
 (42 1)  (1024 225)  (1024 225)  LC_0 Logic Functioning bit
 (47 1)  (1029 225)  (1029 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_7 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (15 10)  (997 234)  (997 234)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g2_5
 (16 10)  (998 234)  (998 234)  routing T_19_14.sp4_v_t_32 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1007 234)  (1007 234)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 235)  (1005 235)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (25 11)  (1007 235)  (1007 235)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1000 237)  (1000 237)  routing T_19_14.sp4_r_v_b_41 <X> T_19_14.lc_trk_g3_1
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 238)  (1008 238)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 238)  (1009 238)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 238)  (1015 238)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (38 14)  (1020 238)  (1020 238)  LC_7 Logic Functioning bit
 (41 14)  (1023 238)  (1023 238)  LC_7 Logic Functioning bit
 (43 14)  (1025 238)  (1025 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (51 14)  (1033 238)  (1033 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 239)  (1005 239)  routing T_19_14.sp4_h_r_30 <X> T_19_14.lc_trk_g3_6
 (24 15)  (1006 239)  (1006 239)  routing T_19_14.sp4_h_r_30 <X> T_19_14.lc_trk_g3_6
 (25 15)  (1007 239)  (1007 239)  routing T_19_14.sp4_h_r_30 <X> T_19_14.lc_trk_g3_6
 (28 15)  (1010 239)  (1010 239)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 239)  (1013 239)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit
 (41 15)  (1023 239)  (1023 239)  LC_7 Logic Functioning bit
 (43 15)  (1025 239)  (1025 239)  LC_7 Logic Functioning bit


LogicTile_21_14

 (11 15)  (1101 239)  (1101 239)  routing T_21_14.sp4_h_r_11 <X> T_21_14.sp4_h_l_46


LogicTile_22_14

 (14 0)  (1158 224)  (1158 224)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g0_0
 (14 1)  (1158 225)  (1158 225)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g0_0
 (15 1)  (1159 225)  (1159 225)  routing T_22_14.sp12_h_r_0 <X> T_22_14.lc_trk_g0_0
 (17 1)  (1161 225)  (1161 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 227)  (1144 227)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 229)  (1144 229)  routing T_22_14.glb_netwk_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 230)  (1175 230)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 230)  (1177 230)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 230)  (1180 230)  LC_3 Logic Functioning bit
 (38 6)  (1182 230)  (1182 230)  LC_3 Logic Functioning bit
 (41 6)  (1185 230)  (1185 230)  LC_3 Logic Functioning bit
 (43 6)  (1187 230)  (1187 230)  LC_3 Logic Functioning bit
 (45 6)  (1189 230)  (1189 230)  LC_3 Logic Functioning bit
 (46 6)  (1190 230)  (1190 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (1171 231)  (1171 231)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 231)  (1172 231)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 231)  (1175 231)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (1181 231)  (1181 231)  LC_3 Logic Functioning bit
 (39 7)  (1183 231)  (1183 231)  LC_3 Logic Functioning bit
 (41 7)  (1185 231)  (1185 231)  LC_3 Logic Functioning bit
 (43 7)  (1187 231)  (1187 231)  LC_3 Logic Functioning bit
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 235)  (1169 235)  routing T_22_14.sp4_r_v_b_38 <X> T_22_14.lc_trk_g2_6
 (16 13)  (1160 237)  (1160 237)  routing T_22_14.sp12_v_b_8 <X> T_22_14.lc_trk_g3_0
 (17 13)  (1161 237)  (1161 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_23_14

 (4 6)  (1202 230)  (1202 230)  routing T_23_14.sp4_h_r_3 <X> T_23_14.sp4_v_t_38
 (5 7)  (1203 231)  (1203 231)  routing T_23_14.sp4_h_r_3 <X> T_23_14.sp4_v_t_38


LogicTile_24_14

 (19 15)  (1271 239)  (1271 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_14

 (3 1)  (1351 225)  (1351 225)  routing T_26_14.sp12_h_l_23 <X> T_26_14.sp12_v_b_0


LogicTile_27_14

 (2 14)  (1404 238)  (1404 238)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_14

 (3 9)  (1513 233)  (1513 233)  routing T_29_14.sp12_h_l_22 <X> T_29_14.sp12_v_b_1


LogicTile_30_14

 (8 5)  (1572 229)  (1572 229)  routing T_30_14.sp4_h_l_47 <X> T_30_14.sp4_v_b_4
 (9 5)  (1573 229)  (1573 229)  routing T_30_14.sp4_h_l_47 <X> T_30_14.sp4_v_b_4
 (10 5)  (1574 229)  (1574 229)  routing T_30_14.sp4_h_l_47 <X> T_30_14.sp4_v_b_4


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_7_13

 (4 5)  (346 213)  (346 213)  routing T_7_13.sp4_v_t_47 <X> T_7_13.sp4_h_r_3


LogicTile_10_13

 (17 0)  (509 208)  (509 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 208)  (523 208)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 208)  (525 208)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (533 208)  (533 208)  LC_0 Logic Functioning bit
 (43 0)  (535 208)  (535 208)  LC_0 Logic Functioning bit
 (45 0)  (537 208)  (537 208)  LC_0 Logic Functioning bit
 (47 0)  (539 208)  (539 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (510 209)  (510 209)  routing T_10_13.sp4_r_v_b_34 <X> T_10_13.lc_trk_g0_1
 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (518 209)  (518 209)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 209)  (519 209)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 209)  (520 209)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (44 1)  (536 209)  (536 209)  LC_0 Logic Functioning bit
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (5 12)  (497 220)  (497 220)  routing T_10_13.sp4_v_b_3 <X> T_10_13.sp4_h_r_9
 (8 12)  (500 220)  (500 220)  routing T_10_13.sp4_v_b_4 <X> T_10_13.sp4_h_r_10
 (9 12)  (501 220)  (501 220)  routing T_10_13.sp4_v_b_4 <X> T_10_13.sp4_h_r_10
 (10 12)  (502 220)  (502 220)  routing T_10_13.sp4_v_b_4 <X> T_10_13.sp4_h_r_10
 (21 12)  (513 220)  (513 220)  routing T_10_13.sp4_v_t_14 <X> T_10_13.lc_trk_g3_3
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 220)  (515 220)  routing T_10_13.sp4_v_t_14 <X> T_10_13.lc_trk_g3_3
 (4 13)  (496 221)  (496 221)  routing T_10_13.sp4_v_b_3 <X> T_10_13.sp4_h_r_9
 (6 13)  (498 221)  (498 221)  routing T_10_13.sp4_v_b_3 <X> T_10_13.sp4_h_r_9
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (509 223)  (509 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_13

 (14 0)  (560 208)  (560 208)  routing T_11_13.sp4_v_b_8 <X> T_11_13.lc_trk_g0_0
 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g0_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (47 0)  (593 208)  (593 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (560 209)  (560 209)  routing T_11_13.sp4_v_b_8 <X> T_11_13.lc_trk_g0_0
 (16 1)  (562 209)  (562 209)  routing T_11_13.sp4_v_b_8 <X> T_11_13.lc_trk_g0_0
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 209)  (571 209)  routing T_11_13.sp4_r_v_b_33 <X> T_11_13.lc_trk_g0_2
 (28 1)  (574 209)  (574 209)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (46 1)  (592 209)  (592 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (593 209)  (593 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (567 210)  (567 210)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g0_7
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (43 2)  (589 210)  (589 210)  LC_1 Logic Functioning bit
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (564 211)  (564 211)  routing T_11_13.sp4_r_v_b_29 <X> T_11_13.lc_trk_g0_5
 (21 3)  (567 211)  (567 211)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g0_7
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 211)  (577 211)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 211)  (578 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 211)  (579 211)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.input_2_1
 (34 3)  (580 211)  (580 211)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.input_2_1
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (28 5)  (574 213)  (574 213)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (586 213)  (586 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (1 6)  (547 214)  (547 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (567 214)  (567 214)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (571 214)  (571 214)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g1_6
 (26 6)  (572 214)  (572 214)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 214)  (574 214)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (50 6)  (596 214)  (596 214)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (547 215)  (547 215)  routing T_11_13.glb_netwk_4 <X> T_11_13.glb2local_0
 (21 7)  (567 215)  (567 215)  routing T_11_13.bnr_op_7 <X> T_11_13.lc_trk_g1_7
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 215)  (569 215)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g1_6
 (24 7)  (570 215)  (570 215)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g1_6
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (48 7)  (594 215)  (594 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (9 8)  (555 216)  (555 216)  routing T_11_13.sp4_v_t_42 <X> T_11_13.sp4_h_r_7
 (14 8)  (560 216)  (560 216)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g2_0
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (571 216)  (571 216)  routing T_11_13.sp4_v_t_23 <X> T_11_13.lc_trk_g2_2
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (50 8)  (596 216)  (596 216)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (564 217)  (564 217)  routing T_11_13.sp4_r_v_b_33 <X> T_11_13.lc_trk_g2_1
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 217)  (569 217)  routing T_11_13.sp4_v_t_23 <X> T_11_13.lc_trk_g2_2
 (25 9)  (571 217)  (571 217)  routing T_11_13.sp4_v_t_23 <X> T_11_13.lc_trk_g2_2
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (31 10)  (577 218)  (577 218)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (39 10)  (585 218)  (585 218)  LC_5 Logic Functioning bit
 (42 10)  (588 218)  (588 218)  LC_5 Logic Functioning bit
 (43 10)  (589 218)  (589 218)  LC_5 Logic Functioning bit
 (50 10)  (596 218)  (596 218)  Cascade bit: LH_LC05_inmux02_5

 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (42 11)  (588 219)  (588 219)  LC_5 Logic Functioning bit
 (43 11)  (589 219)  (589 219)  LC_5 Logic Functioning bit
 (51 11)  (597 219)  (597 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (555 220)  (555 220)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_h_r_10
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 220)  (576 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 220)  (581 220)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_6
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (11 13)  (557 221)  (557 221)  routing T_11_13.sp4_h_l_38 <X> T_11_13.sp4_h_r_11
 (13 13)  (559 221)  (559 221)  routing T_11_13.sp4_h_l_38 <X> T_11_13.sp4_h_r_11
 (15 13)  (561 221)  (561 221)  routing T_11_13.tnr_op_0 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 221)  (580 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_6
 (35 13)  (581 221)  (581 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_6
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 222)  (571 222)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g3_6
 (31 14)  (577 222)  (577 222)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (42 14)  (588 222)  (588 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (50 14)  (596 222)  (596 222)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit
 (42 15)  (588 223)  (588 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit
 (51 15)  (597 223)  (597 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_13

 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 208)  (618 208)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g0_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (4 1)  (604 209)  (604 209)  routing T_12_13.sp4_v_t_42 <X> T_12_13.sp4_h_r_0
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 209)  (627 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 210)  (625 210)  routing T_12_13.lft_op_6 <X> T_12_13.lc_trk_g0_6
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (50 2)  (650 210)  (650 210)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (651 210)  (651 210)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.lft_op_6 <X> T_12_13.lc_trk_g0_6
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (44 3)  (644 211)  (644 211)  LC_1 Logic Functioning bit
 (46 3)  (646 211)  (646 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (615 212)  (615 212)  routing T_12_13.bot_op_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (19 4)  (619 212)  (619 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (621 212)  (621 212)  routing T_12_13.sp4_v_b_3 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 212)  (623 212)  routing T_12_13.sp4_v_b_3 <X> T_12_13.lc_trk_g1_3
 (26 4)  (626 212)  (626 212)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_2
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 213)  (634 213)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (46 5)  (646 213)  (646 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (615 214)  (615 214)  routing T_12_13.sp4_h_r_21 <X> T_12_13.lc_trk_g1_5
 (16 6)  (616 214)  (616 214)  routing T_12_13.sp4_h_r_21 <X> T_12_13.lc_trk_g1_5
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.sp4_h_r_21 <X> T_12_13.lc_trk_g1_5
 (18 7)  (618 215)  (618 215)  routing T_12_13.sp4_h_r_21 <X> T_12_13.lc_trk_g1_5
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.bot_op_6 <X> T_12_13.lc_trk_g1_6
 (8 8)  (608 216)  (608 216)  routing T_12_13.sp4_v_b_1 <X> T_12_13.sp4_h_r_7
 (9 8)  (609 216)  (609 216)  routing T_12_13.sp4_v_b_1 <X> T_12_13.sp4_h_r_7
 (10 8)  (610 216)  (610 216)  routing T_12_13.sp4_v_b_1 <X> T_12_13.sp4_h_r_7
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (18 9)  (618 217)  (618 217)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (14 11)  (614 219)  (614 219)  routing T_12_13.sp4_h_l_17 <X> T_12_13.lc_trk_g2_4
 (15 11)  (615 219)  (615 219)  routing T_12_13.sp4_h_l_17 <X> T_12_13.lc_trk_g2_4
 (16 11)  (616 219)  (616 219)  routing T_12_13.sp4_h_l_17 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (25 12)  (625 220)  (625 220)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g3_2
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_13_13

 (15 0)  (669 208)  (669 208)  routing T_13_13.sp4_h_r_1 <X> T_13_13.lc_trk_g0_1
 (16 0)  (670 208)  (670 208)  routing T_13_13.sp4_h_r_1 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (679 208)  (679 208)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g0_2
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (18 1)  (672 209)  (672 209)  routing T_13_13.sp4_h_r_1 <X> T_13_13.lc_trk_g0_1
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 209)  (687 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 210)  (675 210)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g0_7
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 210)  (684 210)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 210)  (689 210)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_1
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (47 2)  (701 210)  (701 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (706 210)  (706 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 211)  (687 211)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_1
 (34 3)  (688 211)  (688 211)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_1
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 212)  (672 212)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g1_1
 (21 4)  (675 212)  (675 212)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (677 212)  (677 212)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g1_3
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (15 5)  (669 213)  (669 213)  routing T_13_13.bot_op_0 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (675 213)  (675 213)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g1_3
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.input_2_2
 (34 5)  (688 213)  (688 213)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.input_2_2
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (1 6)  (655 214)  (655 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (669 214)  (669 214)  routing T_13_13.sp4_h_r_13 <X> T_13_13.lc_trk_g1_5
 (16 6)  (670 214)  (670 214)  routing T_13_13.sp4_h_r_13 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.sp4_h_r_13 <X> T_13_13.lc_trk_g1_5
 (26 6)  (680 214)  (680 214)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 214)  (689 214)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_3
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (1 7)  (655 215)  (655 215)  routing T_13_13.glb_netwk_4 <X> T_13_13.glb2local_0
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 215)  (687 215)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_3
 (47 7)  (701 215)  (701 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_v_b_6
 (13 8)  (667 216)  (667 216)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_v_b_8
 (21 8)  (675 216)  (675 216)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 216)  (677 216)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g2_3
 (25 8)  (679 216)  (679 216)  routing T_13_13.sp4_h_r_34 <X> T_13_13.lc_trk_g2_2
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (40 8)  (694 216)  (694 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (11 9)  (665 217)  (665 217)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_h_r_8
 (12 9)  (666 217)  (666 217)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_v_b_8
 (14 9)  (668 217)  (668 217)  routing T_13_13.sp4_r_v_b_32 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 217)  (677 217)  routing T_13_13.sp4_h_r_34 <X> T_13_13.lc_trk_g2_2
 (24 9)  (678 217)  (678 217)  routing T_13_13.sp4_h_r_34 <X> T_13_13.lc_trk_g2_2
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (14 10)  (668 218)  (668 218)  routing T_13_13.sp4_h_r_44 <X> T_13_13.lc_trk_g2_4
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g2_5
 (21 10)  (675 218)  (675 218)  routing T_13_13.sp4_h_l_34 <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 218)  (677 218)  routing T_13_13.sp4_h_l_34 <X> T_13_13.lc_trk_g2_7
 (24 10)  (678 218)  (678 218)  routing T_13_13.sp4_h_l_34 <X> T_13_13.lc_trk_g2_7
 (25 10)  (679 218)  (679 218)  routing T_13_13.rgt_op_6 <X> T_13_13.lc_trk_g2_6
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (42 10)  (696 218)  (696 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (14 11)  (668 219)  (668 219)  routing T_13_13.sp4_h_r_44 <X> T_13_13.lc_trk_g2_4
 (15 11)  (669 219)  (669 219)  routing T_13_13.sp4_h_r_44 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_h_r_44 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (675 219)  (675 219)  routing T_13_13.sp4_h_l_34 <X> T_13_13.lc_trk_g2_7
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.rgt_op_6 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (16 12)  (670 220)  (670 220)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g3_1
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.tnr_op_3 <X> T_13_13.lc_trk_g3_3
 (25 12)  (679 220)  (679 220)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g3_2
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (51 12)  (705 220)  (705 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (672 221)  (672 221)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g3_1
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (38 13)  (692 221)  (692 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (14 14)  (668 222)  (668 222)  routing T_13_13.bnl_op_4 <X> T_13_13.lc_trk_g3_4
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g3_5
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 222)  (689 222)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.input_2_7
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (43 14)  (697 222)  (697 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (14 15)  (668 223)  (668 223)  routing T_13_13.bnl_op_4 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 223)  (689 223)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.input_2_7
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit
 (48 15)  (702 223)  (702 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_13

 (21 0)  (729 208)  (729 208)  routing T_14_13.sp4_v_b_11 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 208)  (731 208)  routing T_14_13.sp4_v_b_11 <X> T_14_13.lc_trk_g0_3
 (25 0)  (733 208)  (733 208)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g0_2
 (21 1)  (729 209)  (729 209)  routing T_14_13.sp4_v_b_11 <X> T_14_13.lc_trk_g0_3
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g0_2
 (15 2)  (723 210)  (723 210)  routing T_14_13.lft_op_5 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 210)  (726 210)  routing T_14_13.lft_op_5 <X> T_14_13.lc_trk_g0_5
 (9 6)  (717 214)  (717 214)  routing T_14_13.sp4_h_r_1 <X> T_14_13.sp4_h_l_41
 (10 6)  (718 214)  (718 214)  routing T_14_13.sp4_h_r_1 <X> T_14_13.sp4_h_l_41
 (21 6)  (729 214)  (729 214)  routing T_14_13.sp4_v_b_15 <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (731 214)  (731 214)  routing T_14_13.sp4_v_b_15 <X> T_14_13.lc_trk_g1_7
 (21 7)  (729 215)  (729 215)  routing T_14_13.sp4_v_b_15 <X> T_14_13.lc_trk_g1_7
 (15 10)  (723 218)  (723 218)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g2_5
 (16 10)  (724 218)  (724 218)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g2_5
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g2_5
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 218)  (731 218)  routing T_14_13.sp4_h_r_31 <X> T_14_13.lc_trk_g2_7
 (24 10)  (732 218)  (732 218)  routing T_14_13.sp4_h_r_31 <X> T_14_13.lc_trk_g2_7
 (26 10)  (734 218)  (734 218)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (21 11)  (729 219)  (729 219)  routing T_14_13.sp4_h_r_31 <X> T_14_13.lc_trk_g2_7
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 219)  (743 219)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.input_2_5
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit


LogicTile_15_13

 (4 0)  (766 208)  (766 208)  routing T_15_13.sp4_h_l_37 <X> T_15_13.sp4_v_b_0
 (5 1)  (767 209)  (767 209)  routing T_15_13.sp4_h_l_37 <X> T_15_13.sp4_v_b_0
 (11 6)  (773 214)  (773 214)  routing T_15_13.sp4_h_l_37 <X> T_15_13.sp4_v_t_40
 (15 6)  (777 214)  (777 214)  routing T_15_13.bot_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (783 214)  (783 214)  routing T_15_13.sp4_v_b_15 <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 214)  (785 214)  routing T_15_13.sp4_v_b_15 <X> T_15_13.lc_trk_g1_7
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (783 215)  (783 215)  routing T_15_13.sp4_v_b_15 <X> T_15_13.lc_trk_g1_7
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (6 8)  (768 216)  (768 216)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_b_6
 (8 8)  (770 216)  (770 216)  routing T_15_13.sp4_h_l_42 <X> T_15_13.sp4_h_r_7
 (11 8)  (773 216)  (773 216)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_v_b_8
 (13 8)  (775 216)  (775 216)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_v_b_8
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.tnl_op_2 <X> T_15_13.lc_trk_g2_2
 (25 9)  (787 217)  (787 217)  routing T_15_13.tnl_op_2 <X> T_15_13.lc_trk_g2_2
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 217)  (795 217)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_4
 (35 9)  (797 217)  (797 217)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_4
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (46 9)  (808 217)  (808 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 218)  (785 218)  routing T_15_13.sp4_h_r_31 <X> T_15_13.lc_trk_g2_7
 (24 10)  (786 218)  (786 218)  routing T_15_13.sp4_h_r_31 <X> T_15_13.lc_trk_g2_7
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (11 11)  (773 219)  (773 219)  routing T_15_13.sp4_h_r_0 <X> T_15_13.sp4_h_l_45
 (13 11)  (775 219)  (775 219)  routing T_15_13.sp4_h_r_0 <X> T_15_13.sp4_h_l_45
 (18 11)  (780 219)  (780 219)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (21 11)  (783 219)  (783 219)  routing T_15_13.sp4_h_r_31 <X> T_15_13.lc_trk_g2_7
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (14 12)  (776 220)  (776 220)  routing T_15_13.sp4_h_l_21 <X> T_15_13.lc_trk_g3_0
 (15 12)  (777 220)  (777 220)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g3_1
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g3_1
 (15 13)  (777 221)  (777 221)  routing T_15_13.sp4_h_l_21 <X> T_15_13.lc_trk_g3_0
 (16 13)  (778 221)  (778 221)  routing T_15_13.sp4_h_l_21 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (780 221)  (780 221)  routing T_15_13.sp4_h_r_41 <X> T_15_13.lc_trk_g3_1


LogicTile_16_13

 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 208)  (839 208)  routing T_16_13.sp12_h_l_16 <X> T_16_13.lc_trk_g0_3
 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 208)  (851 208)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_0
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (21 1)  (837 209)  (837 209)  routing T_16_13.sp12_h_l_16 <X> T_16_13.lc_trk_g0_3
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 209)  (849 209)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_0
 (35 1)  (851 209)  (851 209)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.input_2_0
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 210)  (851 210)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_1
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (41 2)  (857 210)  (857 210)  LC_1 Logic Functioning bit
 (42 2)  (858 210)  (858 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 211)  (849 211)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_1
 (35 3)  (851 211)  (851 211)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_1
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (38 3)  (854 211)  (854 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp12_h_l_16 <X> T_16_13.lc_trk_g1_3
 (25 4)  (841 212)  (841 212)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g1_2
 (26 4)  (842 212)  (842 212)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (41 4)  (857 212)  (857 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (21 5)  (837 213)  (837 213)  routing T_16_13.sp12_h_l_16 <X> T_16_13.lc_trk_g1_3
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 213)  (839 213)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g1_2
 (24 5)  (840 213)  (840 213)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g1_2
 (25 5)  (841 213)  (841 213)  routing T_16_13.sp4_h_l_7 <X> T_16_13.lc_trk_g1_2
 (28 5)  (844 213)  (844 213)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 213)  (846 213)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (39 5)  (855 213)  (855 213)  LC_2 Logic Functioning bit
 (41 5)  (857 213)  (857 213)  LC_2 Logic Functioning bit
 (43 5)  (859 213)  (859 213)  LC_2 Logic Functioning bit
 (15 6)  (831 214)  (831 214)  routing T_16_13.lft_op_5 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 214)  (834 214)  routing T_16_13.lft_op_5 <X> T_16_13.lc_trk_g1_5
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (50 6)  (866 214)  (866 214)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 216)  (849 216)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (30 9)  (846 217)  (846 217)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 217)  (853 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (48 9)  (864 217)  (864 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (868 217)  (868 217)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 218)  (834 218)  routing T_16_13.bnl_op_5 <X> T_16_13.lc_trk_g2_5
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (841 218)  (841 218)  routing T_16_13.sp4_v_b_30 <X> T_16_13.lc_trk_g2_6
 (10 11)  (826 219)  (826 219)  routing T_16_13.sp4_h_l_39 <X> T_16_13.sp4_v_t_42
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp12_v_b_20 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp12_v_b_20 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (834 219)  (834 219)  routing T_16_13.bnl_op_5 <X> T_16_13.lc_trk_g2_5
 (21 11)  (837 219)  (837 219)  routing T_16_13.sp4_r_v_b_39 <X> T_16_13.lc_trk_g2_7
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 219)  (839 219)  routing T_16_13.sp4_v_b_30 <X> T_16_13.lc_trk_g2_6
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (14 14)  (830 222)  (830 222)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g3_4
 (15 14)  (831 222)  (831 222)  routing T_16_13.tnr_op_5 <X> T_16_13.lc_trk_g3_5
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (14 15)  (830 223)  (830 223)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_17_13

 (11 0)  (885 208)  (885 208)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_b_2
 (13 0)  (887 208)  (887 208)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_b_2
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 208)  (909 208)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_0
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (47 0)  (921 208)  (921 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (886 209)  (886 209)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_b_2
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 209)  (907 209)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_0
 (34 1)  (908 209)  (908 209)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_0
 (36 1)  (910 209)  (910 209)  LC_0 Logic Functioning bit
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 210)  (882 210)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_h_l_36
 (9 2)  (883 210)  (883 210)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_h_l_36
 (10 2)  (884 210)  (884 210)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_h_l_36
 (14 2)  (888 210)  (888 210)  routing T_17_13.lft_op_4 <X> T_17_13.lc_trk_g0_4
 (15 2)  (889 210)  (889 210)  routing T_17_13.sp4_v_b_21 <X> T_17_13.lc_trk_g0_5
 (16 2)  (890 210)  (890 210)  routing T_17_13.sp4_v_b_21 <X> T_17_13.lc_trk_g0_5
 (17 2)  (891 210)  (891 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (52 2)  (926 210)  (926 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (889 211)  (889 211)  routing T_17_13.lft_op_4 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 211)  (907 211)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.input_2_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (888 212)  (888 212)  routing T_17_13.lft_op_0 <X> T_17_13.lc_trk_g1_0
 (15 4)  (889 212)  (889 212)  routing T_17_13.lft_op_1 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 212)  (892 212)  routing T_17_13.lft_op_1 <X> T_17_13.lc_trk_g1_1
 (21 4)  (895 212)  (895 212)  routing T_17_13.lft_op_3 <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 212)  (898 212)  routing T_17_13.lft_op_3 <X> T_17_13.lc_trk_g1_3
 (26 4)  (900 212)  (900 212)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 212)  (902 212)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 212)  (904 212)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 212)  (908 212)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 212)  (909 212)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (43 4)  (917 212)  (917 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (52 4)  (926 212)  (926 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (15 5)  (889 213)  (889 213)  routing T_17_13.lft_op_0 <X> T_17_13.lc_trk_g1_0
 (17 5)  (891 213)  (891 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 213)  (904 213)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 213)  (906 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (907 213)  (907 213)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (34 5)  (908 213)  (908 213)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (14 6)  (888 214)  (888 214)  routing T_17_13.lft_op_4 <X> T_17_13.lc_trk_g1_4
 (26 6)  (900 214)  (900 214)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 214)  (904 214)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 214)  (905 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 214)  (907 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (52 6)  (926 214)  (926 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (889 215)  (889 215)  routing T_17_13.lft_op_4 <X> T_17_13.lc_trk_g1_4
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 215)  (906 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 215)  (908 215)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.input_2_3
 (36 7)  (910 215)  (910 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (13 8)  (887 216)  (887 216)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_b_8
 (16 8)  (890 216)  (890 216)  routing T_17_13.sp4_v_t_12 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 216)  (892 216)  routing T_17_13.sp4_v_t_12 <X> T_17_13.lc_trk_g2_1
 (22 8)  (896 216)  (896 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (898 216)  (898 216)  routing T_17_13.tnl_op_3 <X> T_17_13.lc_trk_g2_3
 (25 8)  (899 216)  (899 216)  routing T_17_13.bnl_op_2 <X> T_17_13.lc_trk_g2_2
 (12 9)  (886 217)  (886 217)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_b_8
 (21 9)  (895 217)  (895 217)  routing T_17_13.tnl_op_3 <X> T_17_13.lc_trk_g2_3
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 217)  (899 217)  routing T_17_13.bnl_op_2 <X> T_17_13.lc_trk_g2_2
 (8 10)  (882 218)  (882 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (9 10)  (883 218)  (883 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (10 10)  (884 218)  (884 218)  routing T_17_13.sp4_v_t_36 <X> T_17_13.sp4_h_l_42
 (15 10)  (889 218)  (889 218)  routing T_17_13.sp4_h_l_16 <X> T_17_13.lc_trk_g2_5
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_h_l_16 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (12 11)  (886 219)  (886 219)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_t_45
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_h_l_16 <X> T_17_13.lc_trk_g2_5
 (14 12)  (888 220)  (888 220)  routing T_17_13.sp4_h_l_21 <X> T_17_13.lc_trk_g3_0
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 220)  (901 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 220)  (904 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 220)  (905 220)  routing T_17_13.lc_trk_g0_5 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (52 12)  (926 220)  (926 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (889 221)  (889 221)  routing T_17_13.sp4_h_l_21 <X> T_17_13.lc_trk_g3_0
 (16 13)  (890 221)  (890 221)  routing T_17_13.sp4_h_l_21 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (908 221)  (908 221)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.input_2_6
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (42 13)  (916 221)  (916 221)  LC_6 Logic Functioning bit
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (892 222)  (892 222)  routing T_17_13.bnl_op_5 <X> T_17_13.lc_trk_g3_5
 (21 14)  (895 222)  (895 222)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g3_7
 (25 14)  (899 222)  (899 222)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g3_6
 (18 15)  (892 223)  (892 223)  routing T_17_13.bnl_op_5 <X> T_17_13.lc_trk_g3_5
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 223)  (898 223)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g3_6


LogicTile_18_13

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (936 210)  (936 210)  routing T_18_13.sp4_v_t_42 <X> T_18_13.sp4_h_l_36
 (9 2)  (937 210)  (937 210)  routing T_18_13.sp4_v_t_42 <X> T_18_13.sp4_h_l_36
 (10 2)  (938 210)  (938 210)  routing T_18_13.sp4_v_t_42 <X> T_18_13.sp4_h_l_36
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 211)  (951 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (24 3)  (952 211)  (952 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (25 3)  (953 211)  (953 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (954 212)  (954 212)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 212)  (956 212)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (41 4)  (969 212)  (969 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (3 5)  (931 213)  (931 213)  routing T_18_13.sp12_h_l_23 <X> T_18_13.sp12_h_r_0
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp4_r_v_b_24 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (47 5)  (975 213)  (975 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (19 6)  (947 214)  (947 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (16 8)  (944 216)  (944 216)  routing T_18_13.sp4_v_t_12 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 216)  (946 216)  routing T_18_13.sp4_v_t_12 <X> T_18_13.lc_trk_g2_1
 (26 12)  (954 220)  (954 220)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (954 221)  (954 221)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 222)  (962 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (41 14)  (969 222)  (969 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp12_v_b_12 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (949 223)  (949 223)  routing T_18_13.sp4_r_v_b_47 <X> T_18_13.lc_trk_g3_7
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 223)  (960 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 223)  (961 223)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.input_2_7
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (40 15)  (968 223)  (968 223)  LC_7 Logic Functioning bit


LogicTile_19_13

 (0 0)  (982 208)  (982 208)  Negative Clock bit

 (10 0)  (992 208)  (992 208)  routing T_19_13.sp4_v_t_45 <X> T_19_13.sp4_h_r_1
 (15 0)  (997 208)  (997 208)  routing T_19_13.sp4_h_r_1 <X> T_19_13.lc_trk_g0_1
 (16 0)  (998 208)  (998 208)  routing T_19_13.sp4_h_r_1 <X> T_19_13.lc_trk_g0_1
 (17 0)  (999 208)  (999 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (1000 209)  (1000 209)  routing T_19_13.sp4_h_r_1 <X> T_19_13.lc_trk_g0_1
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (987 210)  (987 210)  routing T_19_13.sp4_h_r_9 <X> T_19_13.sp4_h_l_37
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_1 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (4 3)  (986 211)  (986 211)  routing T_19_13.sp4_h_r_9 <X> T_19_13.sp4_h_l_37
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (997 212)  (997 212)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g1_1
 (16 4)  (998 212)  (998 212)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g1_1
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1000 212)  (1000 212)  routing T_19_13.sp4_h_r_9 <X> T_19_13.lc_trk_g1_1
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 212)  (1005 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (12 6)  (994 214)  (994 214)  routing T_19_13.sp4_v_t_46 <X> T_19_13.sp4_h_l_40
 (11 7)  (993 215)  (993 215)  routing T_19_13.sp4_v_t_46 <X> T_19_13.sp4_h_l_40
 (13 7)  (995 215)  (995 215)  routing T_19_13.sp4_v_t_46 <X> T_19_13.sp4_h_l_40
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 218)  (1016 218)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (51 10)  (1033 218)  (1033 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 219)  (1013 219)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 219)  (1018 219)  LC_5 Logic Functioning bit
 (37 11)  (1019 219)  (1019 219)  LC_5 Logic Functioning bit
 (38 11)  (1020 219)  (1020 219)  LC_5 Logic Functioning bit
 (39 11)  (1021 219)  (1021 219)  LC_5 Logic Functioning bit
 (40 11)  (1022 219)  (1022 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (5 13)  (987 221)  (987 221)  routing T_19_13.sp4_h_r_9 <X> T_19_13.sp4_v_b_9
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_13

 (3 15)  (1039 223)  (1039 223)  routing T_20_13.sp12_h_l_22 <X> T_20_13.sp12_v_t_22


LogicTile_22_13

 (5 10)  (1149 218)  (1149 218)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_l_43
 (6 11)  (1150 219)  (1150 219)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_l_43


LogicTile_23_13

 (5 14)  (1203 222)  (1203 222)  routing T_23_13.sp4_v_t_38 <X> T_23_13.sp4_h_l_44
 (4 15)  (1202 223)  (1202 223)  routing T_23_13.sp4_v_t_38 <X> T_23_13.sp4_h_l_44
 (6 15)  (1204 223)  (1204 223)  routing T_23_13.sp4_v_t_38 <X> T_23_13.sp4_h_l_44


RAM_Tile_25_13

 (3 1)  (1309 209)  (1309 209)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_v_b_0


LogicTile_26_13

 (2 8)  (1350 216)  (1350 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_13

 (5 0)  (1515 208)  (1515 208)  routing T_29_13.sp4_h_l_44 <X> T_29_13.sp4_h_r_0
 (4 1)  (1514 209)  (1514 209)  routing T_29_13.sp4_h_l_44 <X> T_29_13.sp4_h_r_0


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 215)  (1739 215)  routing T_33_13.span4_horz_37 <X> T_33_13.span4_vert_b_2


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0
 (3 7)  (291 199)  (291 199)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_v_t_23


LogicTile_10_12

 (27 0)  (519 192)  (519 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 192)  (520 192)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (44 0)  (536 192)  (536 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (40 1)  (532 193)  (532 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (42 1)  (534 193)  (534 193)  LC_0 Logic Functioning bit
 (43 1)  (535 193)  (535 193)  LC_0 Logic Functioning bit
 (45 1)  (537 193)  (537 193)  LC_0 Logic Functioning bit
 (50 1)  (542 193)  (542 193)  Carry_In_Mux bit 

 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (519 194)  (519 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 194)  (520 194)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 194)  (528 194)  LC_1 Logic Functioning bit
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (38 2)  (530 194)  (530 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (44 2)  (536 194)  (536 194)  LC_1 Logic Functioning bit
 (45 2)  (537 194)  (537 194)  LC_1 Logic Functioning bit
 (0 3)  (492 195)  (492 195)  routing T_10_12.glb_netwk_1 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (40 3)  (532 195)  (532 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (42 3)  (534 195)  (534 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (45 3)  (537 195)  (537 195)  LC_1 Logic Functioning bit
 (21 4)  (513 196)  (513 196)  routing T_10_12.wire_logic_cluster/lc_3/out <X> T_10_12.lc_trk_g1_3
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 196)  (517 196)  routing T_10_12.wire_logic_cluster/lc_2/out <X> T_10_12.lc_trk_g1_2
 (27 4)  (519 196)  (519 196)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (44 4)  (536 196)  (536 196)  LC_2 Logic Functioning bit
 (45 4)  (537 196)  (537 196)  LC_2 Logic Functioning bit
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 197)  (522 197)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 197)  (532 197)  LC_2 Logic Functioning bit
 (41 5)  (533 197)  (533 197)  LC_2 Logic Functioning bit
 (42 5)  (534 197)  (534 197)  LC_2 Logic Functioning bit
 (43 5)  (535 197)  (535 197)  LC_2 Logic Functioning bit
 (45 5)  (537 197)  (537 197)  LC_2 Logic Functioning bit
 (15 6)  (507 198)  (507 198)  routing T_10_12.sp12_h_r_5 <X> T_10_12.lc_trk_g1_5
 (17 6)  (509 198)  (509 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (510 198)  (510 198)  routing T_10_12.sp12_h_r_5 <X> T_10_12.lc_trk_g1_5
 (21 6)  (513 198)  (513 198)  routing T_10_12.wire_logic_cluster/lc_7/out <X> T_10_12.lc_trk_g1_7
 (22 6)  (514 198)  (514 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 198)  (517 198)  routing T_10_12.wire_logic_cluster/lc_6/out <X> T_10_12.lc_trk_g1_6
 (27 6)  (519 198)  (519 198)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 198)  (528 198)  LC_3 Logic Functioning bit
 (37 6)  (529 198)  (529 198)  LC_3 Logic Functioning bit
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (44 6)  (536 198)  (536 198)  LC_3 Logic Functioning bit
 (45 6)  (537 198)  (537 198)  LC_3 Logic Functioning bit
 (18 7)  (510 199)  (510 199)  routing T_10_12.sp12_h_r_5 <X> T_10_12.lc_trk_g1_5
 (22 7)  (514 199)  (514 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 199)  (522 199)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 199)  (532 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (42 7)  (534 199)  (534 199)  LC_3 Logic Functioning bit
 (43 7)  (535 199)  (535 199)  LC_3 Logic Functioning bit
 (45 7)  (537 199)  (537 199)  LC_3 Logic Functioning bit
 (27 8)  (519 200)  (519 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 200)  (520 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 200)  (522 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (38 8)  (530 200)  (530 200)  LC_4 Logic Functioning bit
 (39 8)  (531 200)  (531 200)  LC_4 Logic Functioning bit
 (44 8)  (536 200)  (536 200)  LC_4 Logic Functioning bit
 (45 8)  (537 200)  (537 200)  LC_4 Logic Functioning bit
 (40 9)  (532 201)  (532 201)  LC_4 Logic Functioning bit
 (41 9)  (533 201)  (533 201)  LC_4 Logic Functioning bit
 (42 9)  (534 201)  (534 201)  LC_4 Logic Functioning bit
 (43 9)  (535 201)  (535 201)  LC_4 Logic Functioning bit
 (45 9)  (537 201)  (537 201)  LC_4 Logic Functioning bit
 (27 10)  (519 202)  (519 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 202)  (520 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 202)  (522 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (37 10)  (529 202)  (529 202)  LC_5 Logic Functioning bit
 (38 10)  (530 202)  (530 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (44 10)  (536 202)  (536 202)  LC_5 Logic Functioning bit
 (45 10)  (537 202)  (537 202)  LC_5 Logic Functioning bit
 (51 10)  (543 202)  (543 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (40 11)  (532 203)  (532 203)  LC_5 Logic Functioning bit
 (41 11)  (533 203)  (533 203)  LC_5 Logic Functioning bit
 (42 11)  (534 203)  (534 203)  LC_5 Logic Functioning bit
 (43 11)  (535 203)  (535 203)  LC_5 Logic Functioning bit
 (45 11)  (537 203)  (537 203)  LC_5 Logic Functioning bit
 (14 12)  (506 204)  (506 204)  routing T_10_12.wire_logic_cluster/lc_0/out <X> T_10_12.lc_trk_g3_0
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 204)  (510 204)  routing T_10_12.wire_logic_cluster/lc_1/out <X> T_10_12.lc_trk_g3_1
 (27 12)  (519 204)  (519 204)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 204)  (522 204)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (37 12)  (529 204)  (529 204)  LC_6 Logic Functioning bit
 (38 12)  (530 204)  (530 204)  LC_6 Logic Functioning bit
 (39 12)  (531 204)  (531 204)  LC_6 Logic Functioning bit
 (44 12)  (536 204)  (536 204)  LC_6 Logic Functioning bit
 (45 12)  (537 204)  (537 204)  LC_6 Logic Functioning bit
 (51 12)  (543 204)  (543 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (509 205)  (509 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 205)  (522 205)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 205)  (532 205)  LC_6 Logic Functioning bit
 (41 13)  (533 205)  (533 205)  LC_6 Logic Functioning bit
 (42 13)  (534 205)  (534 205)  LC_6 Logic Functioning bit
 (43 13)  (535 205)  (535 205)  LC_6 Logic Functioning bit
 (45 13)  (537 205)  (537 205)  LC_6 Logic Functioning bit
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 206)  (506 206)  routing T_10_12.wire_logic_cluster/lc_4/out <X> T_10_12.lc_trk_g3_4
 (17 14)  (509 206)  (509 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 206)  (510 206)  routing T_10_12.wire_logic_cluster/lc_5/out <X> T_10_12.lc_trk_g3_5
 (27 14)  (519 206)  (519 206)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 206)  (521 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 206)  (522 206)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (529 206)  (529 206)  LC_7 Logic Functioning bit
 (39 14)  (531 206)  (531 206)  LC_7 Logic Functioning bit
 (41 14)  (533 206)  (533 206)  LC_7 Logic Functioning bit
 (43 14)  (535 206)  (535 206)  LC_7 Logic Functioning bit
 (45 14)  (537 206)  (537 206)  LC_7 Logic Functioning bit
 (0 15)  (492 207)  (492 207)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 207)  (509 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 207)  (522 207)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 207)  (529 207)  LC_7 Logic Functioning bit
 (39 15)  (531 207)  (531 207)  LC_7 Logic Functioning bit
 (41 15)  (533 207)  (533 207)  LC_7 Logic Functioning bit
 (43 15)  (535 207)  (535 207)  LC_7 Logic Functioning bit
 (45 15)  (537 207)  (537 207)  LC_7 Logic Functioning bit
 (48 15)  (540 207)  (540 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_12

 (14 1)  (560 193)  (560 193)  routing T_11_12.top_op_0 <X> T_11_12.lc_trk_g0_0
 (15 1)  (561 193)  (561 193)  routing T_11_12.top_op_0 <X> T_11_12.lc_trk_g0_0
 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (571 194)  (571 194)  routing T_11_12.sp4_h_r_14 <X> T_11_12.lc_trk_g0_6
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 195)  (569 195)  routing T_11_12.sp4_h_r_14 <X> T_11_12.lc_trk_g0_6
 (24 3)  (570 195)  (570 195)  routing T_11_12.sp4_h_r_14 <X> T_11_12.lc_trk_g0_6
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (560 196)  (560 196)  routing T_11_12.sp4_v_b_0 <X> T_11_12.lc_trk_g1_0
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 196)  (580 196)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (47 4)  (593 196)  (593 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (546 197)  (546 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (16 5)  (562 197)  (562 197)  routing T_11_12.sp4_v_b_0 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (37 5)  (583 197)  (583 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (39 5)  (585 197)  (585 197)  LC_2 Logic Functioning bit
 (21 8)  (567 200)  (567 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 200)  (569 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (24 8)  (570 200)  (570 200)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g2_3
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 204)  (569 204)  routing T_11_12.sp4_v_t_30 <X> T_11_12.lc_trk_g3_3
 (24 12)  (570 204)  (570 204)  routing T_11_12.sp4_v_t_30 <X> T_11_12.lc_trk_g3_3
 (0 14)  (546 206)  (546 206)  routing T_11_12.glb_netwk_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (559 206)  (559 206)  routing T_11_12.sp4_v_b_11 <X> T_11_12.sp4_v_t_46
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 206)  (577 206)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 206)  (582 206)  LC_7 Logic Functioning bit
 (38 14)  (584 206)  (584 206)  LC_7 Logic Functioning bit
 (26 15)  (572 207)  (572 207)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 207)  (574 207)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 207)  (575 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 207)  (577 207)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_7/in_3


LogicTile_12_12

 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 192)  (635 192)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (43 0)  (643 192)  (643 192)  LC_0 Logic Functioning bit
 (15 1)  (615 193)  (615 193)  routing T_12_12.bot_op_0 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g1_1 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 193)  (631 193)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 193)  (634 193)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (35 1)  (635 193)  (635 193)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (21 2)  (621 194)  (621 194)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g0_7
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (625 194)  (625 194)  routing T_12_12.bnr_op_6 <X> T_12_12.lc_trk_g0_6
 (26 2)  (626 194)  (626 194)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 194)  (633 194)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (50 2)  (650 194)  (650 194)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (621 195)  (621 195)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g0_7
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 195)  (625 195)  routing T_12_12.bnr_op_6 <X> T_12_12.lc_trk_g0_6
 (26 3)  (626 195)  (626 195)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 195)  (628 195)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (617 196)  (617 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (625 196)  (625 196)  routing T_12_12.bnr_op_2 <X> T_12_12.lc_trk_g1_2
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (38 4)  (638 196)  (638 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (50 4)  (650 196)  (650 196)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0
 (18 5)  (618 197)  (618 197)  routing T_12_12.sp4_r_v_b_25 <X> T_12_12.lc_trk_g1_1
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 197)  (625 197)  routing T_12_12.bnr_op_2 <X> T_12_12.lc_trk_g1_2
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (37 5)  (637 197)  (637 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (40 5)  (640 197)  (640 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (1 6)  (601 198)  (601 198)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (614 198)  (614 198)  routing T_12_12.bnr_op_4 <X> T_12_12.lc_trk_g1_4
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.bnr_op_5 <X> T_12_12.lc_trk_g1_5
 (21 6)  (621 198)  (621 198)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 198)  (633 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (38 6)  (638 198)  (638 198)  LC_3 Logic Functioning bit
 (53 6)  (653 198)  (653 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (1 7)  (601 199)  (601 199)  routing T_12_12.glb_netwk_4 <X> T_12_12.glb2local_0
 (14 7)  (614 199)  (614 199)  routing T_12_12.bnr_op_4 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (618 199)  (618 199)  routing T_12_12.bnr_op_5 <X> T_12_12.lc_trk_g1_5
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 199)  (628 199)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (2 8)  (602 200)  (602 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (15 9)  (615 201)  (615 201)  routing T_12_12.tnr_op_0 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (623 201)  (623 201)  routing T_12_12.sp12_v_b_18 <X> T_12_12.lc_trk_g2_2
 (25 9)  (625 201)  (625 201)  routing T_12_12.sp12_v_b_18 <X> T_12_12.lc_trk_g2_2
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 201)  (630 201)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 201)  (633 201)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_4
 (35 9)  (635 201)  (635 201)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_4
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (53 9)  (653 201)  (653 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 202)  (614 202)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g2_4
 (21 10)  (621 202)  (621 202)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (626 203)  (626 203)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 203)  (627 203)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (38 11)  (638 203)  (638 203)  LC_5 Logic Functioning bit
 (14 12)  (614 204)  (614 204)  routing T_12_12.bnl_op_0 <X> T_12_12.lc_trk_g3_0
 (15 12)  (615 204)  (615 204)  routing T_12_12.rgt_op_1 <X> T_12_12.lc_trk_g3_1
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.rgt_op_1 <X> T_12_12.lc_trk_g3_1
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 204)  (635 204)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_6
 (40 12)  (640 204)  (640 204)  LC_6 Logic Functioning bit
 (14 13)  (614 205)  (614 205)  routing T_12_12.bnl_op_0 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (626 205)  (626 205)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 205)  (631 205)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 205)  (634 205)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_6
 (52 13)  (652 205)  (652 205)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g3_5
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 206)  (624 206)  routing T_12_12.tnr_op_7 <X> T_12_12.lc_trk_g3_7
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (46 14)  (646 206)  (646 206)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (650 206)  (650 206)  Cascade bit: LH_LC07_inmux02_5

 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 192)  (677 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.bot_op_2 <X> T_13_12.lc_trk_g0_2
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.input_2_0
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 194)  (675 194)  routing T_13_12.lft_op_7 <X> T_13_12.lc_trk_g0_7
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.lft_op_7 <X> T_13_12.lc_trk_g0_7
 (25 2)  (679 194)  (679 194)  routing T_13_12.bnr_op_6 <X> T_13_12.lc_trk_g0_6
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (22 3)  (676 195)  (676 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 195)  (679 195)  routing T_13_12.bnr_op_6 <X> T_13_12.lc_trk_g0_6
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 195)  (684 195)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (15 4)  (669 196)  (669 196)  routing T_13_12.bot_op_1 <X> T_13_12.lc_trk_g1_1
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (14 5)  (668 197)  (668 197)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g1_0
 (15 5)  (669 197)  (669 197)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 197)  (689 197)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.input_2_2
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 198)  (678 198)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (25 6)  (679 198)  (679 198)  routing T_13_12.lft_op_6 <X> T_13_12.lc_trk_g1_6
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (14 7)  (668 199)  (668 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (15 7)  (669 199)  (669 199)  routing T_13_12.top_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 199)  (675 199)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 199)  (678 199)  routing T_13_12.lft_op_6 <X> T_13_12.lc_trk_g1_6
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 199)  (681 199)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (47 7)  (701 199)  (701 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (14 9)  (668 201)  (668 201)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_v_t_21 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (38 9)  (692 201)  (692 201)  LC_4 Logic Functioning bit
 (26 10)  (680 202)  (680 202)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (50 10)  (704 202)  (704 202)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (681 203)  (681 203)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 203)  (685 203)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (48 11)  (702 203)  (702 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (13 15)  (667 207)  (667 207)  routing T_13_12.sp4_v_b_6 <X> T_13_12.sp4_h_l_46
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 207)  (685 207)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.input_2_7


LogicTile_14_12

 (5 0)  (713 192)  (713 192)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (15 0)  (723 192)  (723 192)  routing T_14_12.bot_op_1 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (4 1)  (712 193)  (712 193)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (6 1)  (714 193)  (714 193)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.bot_op_2 <X> T_14_12.lc_trk_g0_2
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 194)  (722 194)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g0_4
 (15 2)  (723 194)  (723 194)  routing T_14_12.top_op_5 <X> T_14_12.lc_trk_g0_5
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (730 194)  (730 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 194)  (731 194)  routing T_14_12.sp4_v_b_23 <X> T_14_12.lc_trk_g0_7
 (24 2)  (732 194)  (732 194)  routing T_14_12.sp4_v_b_23 <X> T_14_12.lc_trk_g0_7
 (25 2)  (733 194)  (733 194)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g0_6
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (15 3)  (723 195)  (723 195)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (726 195)  (726 195)  routing T_14_12.top_op_5 <X> T_14_12.lc_trk_g0_5
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g0_6
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 195)  (740 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (25 4)  (733 196)  (733 196)  routing T_14_12.lft_op_2 <X> T_14_12.lc_trk_g1_2
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 196)  (743 196)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (40 4)  (748 196)  (748 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (47 4)  (755 196)  (755 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (723 197)  (723 197)  routing T_14_12.bot_op_0 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 197)  (732 197)  routing T_14_12.lft_op_2 <X> T_14_12.lc_trk_g1_2
 (26 5)  (734 197)  (734 197)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 197)  (740 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 197)  (742 197)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (35 5)  (743 197)  (743 197)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (51 5)  (759 197)  (759 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (723 198)  (723 198)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g1_5
 (21 6)  (729 198)  (729 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g1_7
 (26 6)  (734 198)  (734 198)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 198)  (743 198)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 199)  (731 199)  routing T_14_12.sp4_h_r_6 <X> T_14_12.lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.sp4_h_r_6 <X> T_14_12.lc_trk_g1_6
 (25 7)  (733 199)  (733 199)  routing T_14_12.sp4_h_r_6 <X> T_14_12.lc_trk_g1_6
 (26 7)  (734 199)  (734 199)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 199)  (740 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 199)  (742 199)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_3
 (35 7)  (743 199)  (743 199)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_3
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (729 200)  (729 200)  routing T_14_12.bnl_op_3 <X> T_14_12.lc_trk_g2_3
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (733 200)  (733 200)  routing T_14_12.bnl_op_2 <X> T_14_12.lc_trk_g2_2
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (6 9)  (714 201)  (714 201)  routing T_14_12.sp4_h_l_43 <X> T_14_12.sp4_h_r_6
 (18 9)  (726 201)  (726 201)  routing T_14_12.sp4_r_v_b_33 <X> T_14_12.lc_trk_g2_1
 (21 9)  (729 201)  (729 201)  routing T_14_12.bnl_op_3 <X> T_14_12.lc_trk_g2_3
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 201)  (733 201)  routing T_14_12.bnl_op_2 <X> T_14_12.lc_trk_g2_2
 (26 9)  (734 201)  (734 201)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 201)  (740 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 201)  (741 201)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_4
 (34 9)  (742 201)  (742 201)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_4
 (35 9)  (743 201)  (743 201)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_4
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 202)  (726 202)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g2_5
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 202)  (736 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (50 10)  (758 202)  (758 202)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 203)  (738 203)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (38 11)  (746 203)  (746 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (14 12)  (722 204)  (722 204)  routing T_14_12.bnl_op_0 <X> T_14_12.lc_trk_g3_0
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (21 12)  (729 204)  (729 204)  routing T_14_12.bnl_op_3 <X> T_14_12.lc_trk_g3_3
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (733 204)  (733 204)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g3_2
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (40 12)  (748 204)  (748 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (50 12)  (758 204)  (758 204)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (761 204)  (761 204)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (722 205)  (722 205)  routing T_14_12.bnl_op_0 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 205)  (726 205)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (21 13)  (729 205)  (729 205)  routing T_14_12.bnl_op_3 <X> T_14_12.lc_trk_g3_3
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (46 13)  (754 205)  (754 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (729 206)  (729 206)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g3_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (733 206)  (733 206)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g3_6
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 206)  (741 206)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 206)  (743 206)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_7
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 207)  (740 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 207)  (742 207)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_7
 (35 15)  (743 207)  (743 207)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_7


LogicTile_15_12

 (15 0)  (777 192)  (777 192)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 192)  (780 192)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g0_1
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (768 194)  (768 194)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_t_37
 (15 2)  (777 194)  (777 194)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 194)  (780 194)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g0_5
 (21 2)  (783 194)  (783 194)  routing T_15_12.sp4_v_b_15 <X> T_15_12.lc_trk_g0_7
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 194)  (785 194)  routing T_15_12.sp4_v_b_15 <X> T_15_12.lc_trk_g0_7
 (21 3)  (783 195)  (783 195)  routing T_15_12.sp4_v_b_15 <X> T_15_12.lc_trk_g0_7
 (21 4)  (783 196)  (783 196)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g1_3
 (25 4)  (787 196)  (787 196)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g1_2
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g1_2
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g1_5
 (21 6)  (783 198)  (783 198)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 198)  (787 198)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (47 6)  (809 198)  (809 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (776 199)  (776 199)  routing T_15_12.sp12_h_r_20 <X> T_15_12.lc_trk_g1_4
 (16 7)  (778 199)  (778 199)  routing T_15_12.sp12_h_r_20 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (26 7)  (788 199)  (788 199)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 199)  (789 199)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 199)  (796 199)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.input_2_3
 (35 7)  (797 199)  (797 199)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.input_2_3
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (26 8)  (788 200)  (788 200)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 200)  (796 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (27 9)  (789 201)  (789 201)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 201)  (792 201)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (38 9)  (800 201)  (800 201)  LC_4 Logic Functioning bit
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (40 10)  (802 202)  (802 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (43 10)  (805 202)  (805 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (51 10)  (813 202)  (813 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (52 11)  (814 203)  (814 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (815 203)  (815 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.bnl_op_5 <X> T_15_12.lc_trk_g3_5
 (26 14)  (788 206)  (788 206)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 206)  (790 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 206)  (796 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (40 14)  (802 206)  (802 206)  LC_7 Logic Functioning bit
 (42 14)  (804 206)  (804 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (47 14)  (809 206)  (809 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (767 207)  (767 207)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_t_44
 (18 15)  (780 207)  (780 207)  routing T_15_12.bnl_op_5 <X> T_15_12.lc_trk_g3_5
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 207)  (793 207)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (14 1)  (830 193)  (830 193)  routing T_16_12.sp12_h_r_16 <X> T_16_12.lc_trk_g0_0
 (16 1)  (832 193)  (832 193)  routing T_16_12.sp12_h_r_16 <X> T_16_12.lc_trk_g0_0
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (27 1)  (843 193)  (843 193)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (42 1)  (858 193)  (858 193)  LC_0 Logic Functioning bit
 (43 1)  (859 193)  (859 193)  LC_0 Logic Functioning bit
 (15 2)  (831 194)  (831 194)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g0_5
 (17 2)  (833 194)  (833 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 194)  (834 194)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g0_5
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 194)  (851 194)  routing T_16_12.lc_trk_g0_5 <X> T_16_12.input_2_1
 (40 2)  (856 194)  (856 194)  LC_1 Logic Functioning bit
 (42 2)  (858 194)  (858 194)  LC_1 Logic Functioning bit
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (14 4)  (830 196)  (830 196)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (19 4)  (835 196)  (835 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (837 196)  (837 196)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g1_3
 (25 4)  (841 196)  (841 196)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g1_2
 (26 4)  (842 196)  (842 196)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 197)  (830 197)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (15 5)  (831 197)  (831 197)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 197)  (839 197)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g1_2
 (24 5)  (840 197)  (840 197)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g1_2
 (25 5)  (841 197)  (841 197)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g1_2
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (15 6)  (831 198)  (831 198)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 198)  (834 198)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g1_5
 (21 6)  (837 198)  (837 198)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g1_7
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 198)  (840 198)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g1_7
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 198)  (844 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 198)  (847 198)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 198)  (851 198)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (40 6)  (856 198)  (856 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (42 6)  (858 198)  (858 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 199)  (849 199)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_3
 (35 7)  (851 199)  (851 199)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_3
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (41 8)  (857 200)  (857 200)  LC_4 Logic Functioning bit
 (43 8)  (859 200)  (859 200)  LC_4 Logic Functioning bit
 (14 9)  (830 201)  (830 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (15 9)  (831 201)  (831 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (1 10)  (817 202)  (817 202)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (14 10)  (830 202)  (830 202)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g2_4
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (844 202)  (844 202)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 202)  (847 202)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (43 10)  (859 202)  (859 202)  LC_5 Logic Functioning bit
 (1 11)  (817 203)  (817 203)  routing T_16_12.glb_netwk_4 <X> T_16_12.glb2local_2
 (15 11)  (831 203)  (831 203)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g2_4
 (16 11)  (832 203)  (832 203)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (37 11)  (853 203)  (853 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (41 11)  (857 203)  (857 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.tnl_op_3 <X> T_16_12.lc_trk_g3_3
 (25 12)  (841 204)  (841 204)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (26 12)  (842 204)  (842 204)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 204)  (850 204)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (39 12)  (855 204)  (855 204)  LC_6 Logic Functioning bit
 (40 12)  (856 204)  (856 204)  LC_6 Logic Functioning bit
 (50 12)  (866 204)  (866 204)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (837 205)  (837 205)  routing T_16_12.tnl_op_3 <X> T_16_12.lc_trk_g3_3
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 205)  (839 205)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (24 13)  (840 205)  (840 205)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (27 13)  (843 205)  (843 205)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (38 13)  (854 205)  (854 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (14 14)  (830 206)  (830 206)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 206)  (834 206)  routing T_16_12.wire_logic_cluster/lc_5/out <X> T_16_12.lc_trk_g3_5
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 206)  (847 206)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (40 14)  (856 206)  (856 206)  LC_7 Logic Functioning bit
 (42 14)  (858 206)  (858 206)  LC_7 Logic Functioning bit
 (15 15)  (831 207)  (831 207)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (16 15)  (832 207)  (832 207)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (25 0)  (899 192)  (899 192)  routing T_17_12.lft_op_2 <X> T_17_12.lc_trk_g0_2
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.lft_op_2 <X> T_17_12.lc_trk_g0_2
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 194)  (889 194)  routing T_17_12.sp4_v_b_21 <X> T_17_12.lc_trk_g0_5
 (16 2)  (890 194)  (890 194)  routing T_17_12.sp4_v_b_21 <X> T_17_12.lc_trk_g0_5
 (17 2)  (891 194)  (891 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (895 194)  (895 194)  routing T_17_12.lft_op_7 <X> T_17_12.lc_trk_g0_7
 (22 2)  (896 194)  (896 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 194)  (898 194)  routing T_17_12.lft_op_7 <X> T_17_12.lc_trk_g0_7
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (895 196)  (895 196)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g1_3
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 196)  (897 196)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g1_3
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (21 5)  (895 197)  (895 197)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g1_3
 (14 10)  (888 202)  (888 202)  routing T_17_12.sp4_v_t_17 <X> T_17_12.lc_trk_g2_4
 (26 10)  (900 202)  (900 202)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 202)  (901 202)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 202)  (905 202)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 202)  (907 202)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 202)  (909 202)  routing T_17_12.lc_trk_g0_5 <X> T_17_12.input_2_5
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (47 10)  (921 202)  (921 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (16 11)  (890 203)  (890 203)  routing T_17_12.sp4_v_t_17 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (900 203)  (900 203)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 203)  (904 203)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (38 11)  (912 203)  (912 203)  LC_5 Logic Functioning bit
 (43 11)  (917 203)  (917 203)  LC_5 Logic Functioning bit
 (3 12)  (877 204)  (877 204)  routing T_17_12.sp12_v_t_22 <X> T_17_12.sp12_h_r_1
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_12

 (8 14)  (936 206)  (936 206)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_l_47
 (9 14)  (937 206)  (937 206)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_l_47
 (10 14)  (938 206)  (938 206)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_l_47


LogicTile_19_12

 (0 0)  (982 192)  (982 192)  Negative Clock bit

 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 194)  (1008 194)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 194)  (1012 194)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 194)  (1015 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 194)  (1016 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (38 2)  (1020 194)  (1020 194)  LC_1 Logic Functioning bit
 (45 2)  (1027 194)  (1027 194)  LC_1 Logic Functioning bit
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_1 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (15 3)  (997 195)  (997 195)  routing T_19_12.sp4_v_t_9 <X> T_19_12.lc_trk_g0_4
 (16 3)  (998 195)  (998 195)  routing T_19_12.sp4_v_t_9 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (1009 195)  (1009 195)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 195)  (1010 195)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 195)  (1018 195)  LC_1 Logic Functioning bit
 (37 3)  (1019 195)  (1019 195)  LC_1 Logic Functioning bit
 (38 3)  (1020 195)  (1020 195)  LC_1 Logic Functioning bit
 (39 3)  (1021 195)  (1021 195)  LC_1 Logic Functioning bit
 (40 3)  (1022 195)  (1022 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (51 3)  (1033 195)  (1033 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 197)  (982 197)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (8 10)  (990 202)  (990 202)  routing T_19_12.sp4_v_t_42 <X> T_19_12.sp4_h_l_42
 (9 10)  (991 202)  (991 202)  routing T_19_12.sp4_v_t_42 <X> T_19_12.sp4_h_l_42
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 206)  (997 206)  routing T_19_12.sp4_v_t_32 <X> T_19_12.lc_trk_g3_5
 (16 14)  (998 206)  (998 206)  routing T_19_12.sp4_v_t_32 <X> T_19_12.lc_trk_g3_5
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (15 15)  (997 207)  (997 207)  routing T_19_12.sp4_v_t_33 <X> T_19_12.lc_trk_g3_4
 (16 15)  (998 207)  (998 207)  routing T_19_12.sp4_v_t_33 <X> T_19_12.lc_trk_g3_4
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_20_12

 (26 0)  (1062 192)  (1062 192)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 192)  (1064 192)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 192)  (1066 192)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 192)  (1069 192)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (45 0)  (1081 192)  (1081 192)  LC_0 Logic Functioning bit
 (47 0)  (1083 192)  (1083 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (1064 193)  (1064 193)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (37 1)  (1073 193)  (1073 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (39 1)  (1075 193)  (1075 193)  LC_0 Logic Functioning bit
 (41 1)  (1077 193)  (1077 193)  LC_0 Logic Functioning bit
 (43 1)  (1079 193)  (1079 193)  LC_0 Logic Functioning bit
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 197)  (1036 197)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1054 203)  (1054 203)  routing T_20_12.sp4_r_v_b_37 <X> T_20_12.lc_trk_g2_5
 (14 13)  (1050 205)  (1050 205)  routing T_20_12.sp4_r_v_b_40 <X> T_20_12.lc_trk_g3_0
 (17 13)  (1053 205)  (1053 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.glb_netwk_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_12

 (0 2)  (1144 194)  (1144 194)  routing T_22_12.glb_netwk_6 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 194)  (1145 194)  routing T_22_12.glb_netwk_6 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 194)  (1146 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 6)  (1160 198)  (1160 198)  routing T_22_12.sp12_h_l_18 <X> T_22_12.lc_trk_g1_5
 (17 6)  (1161 198)  (1161 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (31 6)  (1175 198)  (1175 198)  routing T_22_12.lc_trk_g1_5 <X> T_22_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 198)  (1176 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 198)  (1178 198)  routing T_22_12.lc_trk_g1_5 <X> T_22_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 198)  (1180 198)  LC_3 Logic Functioning bit
 (37 6)  (1181 198)  (1181 198)  LC_3 Logic Functioning bit
 (38 6)  (1182 198)  (1182 198)  LC_3 Logic Functioning bit
 (39 6)  (1183 198)  (1183 198)  LC_3 Logic Functioning bit
 (45 6)  (1189 198)  (1189 198)  LC_3 Logic Functioning bit
 (47 6)  (1191 198)  (1191 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (1162 199)  (1162 199)  routing T_22_12.sp12_h_l_18 <X> T_22_12.lc_trk_g1_5
 (36 7)  (1180 199)  (1180 199)  LC_3 Logic Functioning bit
 (37 7)  (1181 199)  (1181 199)  LC_3 Logic Functioning bit
 (38 7)  (1182 199)  (1182 199)  LC_3 Logic Functioning bit
 (39 7)  (1183 199)  (1183 199)  LC_3 Logic Functioning bit
 (44 7)  (1188 199)  (1188 199)  LC_3 Logic Functioning bit
 (0 14)  (1144 206)  (1144 206)  routing T_22_12.glb_netwk_4 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 206)  (1145 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_12

 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23


LogicTile_27_12

 (3 9)  (1405 201)  (1405 201)  routing T_27_12.sp12_h_l_22 <X> T_27_12.sp12_v_b_1
 (2 14)  (1404 206)  (1404 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_12

 (3 9)  (1513 201)  (1513 201)  routing T_29_12.sp12_h_l_22 <X> T_29_12.sp12_v_b_1


LogicTile_30_12

 (9 0)  (1573 192)  (1573 192)  routing T_30_12.sp4_h_l_47 <X> T_30_12.sp4_h_r_1
 (10 0)  (1574 192)  (1574 192)  routing T_30_12.sp4_h_l_47 <X> T_30_12.sp4_h_r_1


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 193)  (1739 193)  routing T_33_12.span4_horz_25 <X> T_33_12.span4_vert_b_0
 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_10_11

 (15 0)  (507 176)  (507 176)  routing T_10_11.top_op_1 <X> T_10_11.lc_trk_g0_1
 (17 0)  (509 176)  (509 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (510 177)  (510 177)  routing T_10_11.top_op_1 <X> T_10_11.lc_trk_g0_1
 (14 3)  (506 179)  (506 179)  routing T_10_11.top_op_4 <X> T_10_11.lc_trk_g0_4
 (15 3)  (507 179)  (507 179)  routing T_10_11.top_op_4 <X> T_10_11.lc_trk_g0_4
 (17 3)  (509 179)  (509 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 4)  (514 180)  (514 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 180)  (516 180)  routing T_10_11.top_op_3 <X> T_10_11.lc_trk_g1_3
 (21 5)  (513 181)  (513 181)  routing T_10_11.top_op_3 <X> T_10_11.lc_trk_g1_3
 (22 5)  (514 181)  (514 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 181)  (516 181)  routing T_10_11.top_op_2 <X> T_10_11.lc_trk_g1_2
 (25 5)  (517 181)  (517 181)  routing T_10_11.top_op_2 <X> T_10_11.lc_trk_g1_2
 (4 6)  (496 182)  (496 182)  routing T_10_11.sp4_h_r_3 <X> T_10_11.sp4_v_t_38
 (5 7)  (497 183)  (497 183)  routing T_10_11.sp4_h_r_3 <X> T_10_11.sp4_v_t_38
 (29 12)  (521 188)  (521 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 188)  (526 188)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 188)  (527 188)  routing T_10_11.lc_trk_g0_4 <X> T_10_11.input_2_6
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (43 12)  (535 188)  (535 188)  LC_6 Logic Functioning bit
 (26 13)  (518 189)  (518 189)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 189)  (519 189)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 189)  (521 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 189)  (523 189)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 189)  (524 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (529 189)  (529 189)  LC_6 Logic Functioning bit
 (51 13)  (543 189)  (543 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_11_11

 (15 0)  (561 176)  (561 176)  routing T_11_11.bot_op_1 <X> T_11_11.lc_trk_g0_1
 (17 0)  (563 176)  (563 176)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (567 176)  (567 176)  routing T_11_11.wire_logic_cluster/lc_3/out <X> T_11_11.lc_trk_g0_3
 (22 0)  (568 176)  (568 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 176)  (571 176)  routing T_11_11.sp4_h_r_10 <X> T_11_11.lc_trk_g0_2
 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 176)  (576 176)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (41 0)  (587 176)  (587 176)  LC_0 Logic Functioning bit
 (43 0)  (589 176)  (589 176)  LC_0 Logic Functioning bit
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 177)  (569 177)  routing T_11_11.sp4_h_r_10 <X> T_11_11.lc_trk_g0_2
 (24 1)  (570 177)  (570 177)  routing T_11_11.sp4_h_r_10 <X> T_11_11.lc_trk_g0_2
 (26 1)  (572 177)  (572 177)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 177)  (576 177)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 177)  (577 177)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (51 1)  (597 177)  (597 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 178)  (546 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 178)  (572 178)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 178)  (574 178)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 178)  (577 178)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 178)  (579 178)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 178)  (580 178)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 178)  (583 178)  LC_1 Logic Functioning bit
 (50 2)  (596 178)  (596 178)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (574 179)  (574 179)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 179)  (577 179)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (17 4)  (563 180)  (563 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (571 180)  (571 180)  routing T_11_11.bnr_op_2 <X> T_11_11.lc_trk_g1_2
 (26 4)  (572 180)  (572 180)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 180)  (575 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 180)  (577 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 180)  (578 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 180)  (579 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 180)  (580 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 180)  (582 180)  LC_2 Logic Functioning bit
 (37 4)  (583 180)  (583 180)  LC_2 Logic Functioning bit
 (38 4)  (584 180)  (584 180)  LC_2 Logic Functioning bit
 (41 4)  (587 180)  (587 180)  LC_2 Logic Functioning bit
 (42 4)  (588 180)  (588 180)  LC_2 Logic Functioning bit
 (43 4)  (589 180)  (589 180)  LC_2 Logic Functioning bit
 (50 4)  (596 180)  (596 180)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (564 181)  (564 181)  routing T_11_11.sp4_r_v_b_25 <X> T_11_11.lc_trk_g1_1
 (22 5)  (568 181)  (568 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 181)  (571 181)  routing T_11_11.bnr_op_2 <X> T_11_11.lc_trk_g1_2
 (26 5)  (572 181)  (572 181)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 181)  (573 181)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 181)  (574 181)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 181)  (575 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 181)  (577 181)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 181)  (582 181)  LC_2 Logic Functioning bit
 (37 5)  (583 181)  (583 181)  LC_2 Logic Functioning bit
 (39 5)  (585 181)  (585 181)  LC_2 Logic Functioning bit
 (42 5)  (588 181)  (588 181)  LC_2 Logic Functioning bit
 (43 5)  (589 181)  (589 181)  LC_2 Logic Functioning bit
 (22 6)  (568 182)  (568 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 182)  (570 182)  routing T_11_11.top_op_7 <X> T_11_11.lc_trk_g1_7
 (25 6)  (571 182)  (571 182)  routing T_11_11.sp4_h_r_14 <X> T_11_11.lc_trk_g1_6
 (27 6)  (573 182)  (573 182)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 182)  (576 182)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 182)  (582 182)  LC_3 Logic Functioning bit
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (41 6)  (587 182)  (587 182)  LC_3 Logic Functioning bit
 (42 6)  (588 182)  (588 182)  LC_3 Logic Functioning bit
 (43 6)  (589 182)  (589 182)  LC_3 Logic Functioning bit
 (45 6)  (591 182)  (591 182)  LC_3 Logic Functioning bit
 (50 6)  (596 182)  (596 182)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (567 183)  (567 183)  routing T_11_11.top_op_7 <X> T_11_11.lc_trk_g1_7
 (22 7)  (568 183)  (568 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 183)  (569 183)  routing T_11_11.sp4_h_r_14 <X> T_11_11.lc_trk_g1_6
 (24 7)  (570 183)  (570 183)  routing T_11_11.sp4_h_r_14 <X> T_11_11.lc_trk_g1_6
 (26 7)  (572 183)  (572 183)  routing T_11_11.lc_trk_g0_3 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 183)  (575 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 183)  (576 183)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (39 7)  (585 183)  (585 183)  LC_3 Logic Functioning bit
 (40 7)  (586 183)  (586 183)  LC_3 Logic Functioning bit
 (42 7)  (588 183)  (588 183)  LC_3 Logic Functioning bit
 (43 7)  (589 183)  (589 183)  LC_3 Logic Functioning bit
 (48 7)  (594 183)  (594 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (599 183)  (599 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (560 184)  (560 184)  routing T_11_11.sp4_h_r_40 <X> T_11_11.lc_trk_g2_0
 (17 8)  (563 184)  (563 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 184)  (564 184)  routing T_11_11.wire_logic_cluster/lc_1/out <X> T_11_11.lc_trk_g2_1
 (28 8)  (574 184)  (574 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 184)  (576 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 184)  (580 184)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 184)  (582 184)  LC_4 Logic Functioning bit
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (38 8)  (584 184)  (584 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (41 8)  (587 184)  (587 184)  LC_4 Logic Functioning bit
 (43 8)  (589 184)  (589 184)  LC_4 Logic Functioning bit
 (47 8)  (593 184)  (593 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (560 185)  (560 185)  routing T_11_11.sp4_h_r_40 <X> T_11_11.lc_trk_g2_0
 (15 9)  (561 185)  (561 185)  routing T_11_11.sp4_h_r_40 <X> T_11_11.lc_trk_g2_0
 (16 9)  (562 185)  (562 185)  routing T_11_11.sp4_h_r_40 <X> T_11_11.lc_trk_g2_0
 (17 9)  (563 185)  (563 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (31 9)  (577 185)  (577 185)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 185)  (582 185)  LC_4 Logic Functioning bit
 (37 9)  (583 185)  (583 185)  LC_4 Logic Functioning bit
 (38 9)  (584 185)  (584 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (41 9)  (587 185)  (587 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (17 10)  (563 186)  (563 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (567 186)  (567 186)  routing T_11_11.wire_logic_cluster/lc_7/out <X> T_11_11.lc_trk_g2_7
 (22 10)  (568 186)  (568 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (18 11)  (564 187)  (564 187)  routing T_11_11.sp4_r_v_b_37 <X> T_11_11.lc_trk_g2_5
 (14 12)  (560 188)  (560 188)  routing T_11_11.rgt_op_0 <X> T_11_11.lc_trk_g3_0
 (15 12)  (561 188)  (561 188)  routing T_11_11.rgt_op_1 <X> T_11_11.lc_trk_g3_1
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 188)  (564 188)  routing T_11_11.rgt_op_1 <X> T_11_11.lc_trk_g3_1
 (26 12)  (572 188)  (572 188)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 188)  (573 188)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 188)  (574 188)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 188)  (579 188)  routing T_11_11.lc_trk_g2_1 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 188)  (582 188)  LC_6 Logic Functioning bit
 (37 12)  (583 188)  (583 188)  LC_6 Logic Functioning bit
 (38 12)  (584 188)  (584 188)  LC_6 Logic Functioning bit
 (39 12)  (585 188)  (585 188)  LC_6 Logic Functioning bit
 (41 12)  (587 188)  (587 188)  LC_6 Logic Functioning bit
 (43 12)  (589 188)  (589 188)  LC_6 Logic Functioning bit
 (8 13)  (554 189)  (554 189)  routing T_11_11.sp4_h_r_10 <X> T_11_11.sp4_v_b_10
 (15 13)  (561 189)  (561 189)  routing T_11_11.rgt_op_0 <X> T_11_11.lc_trk_g3_0
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (572 189)  (572 189)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 189)  (573 189)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 189)  (574 189)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 189)  (575 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 189)  (582 189)  LC_6 Logic Functioning bit
 (37 13)  (583 189)  (583 189)  LC_6 Logic Functioning bit
 (38 13)  (584 189)  (584 189)  LC_6 Logic Functioning bit
 (39 13)  (585 189)  (585 189)  LC_6 Logic Functioning bit
 (0 14)  (546 190)  (546 190)  routing T_11_11.glb_netwk_4 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (568 190)  (568 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 190)  (570 190)  routing T_11_11.tnr_op_7 <X> T_11_11.lc_trk_g3_7
 (26 14)  (572 190)  (572 190)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 190)  (573 190)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 190)  (575 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 190)  (579 190)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 190)  (580 190)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 190)  (583 190)  LC_7 Logic Functioning bit
 (38 14)  (584 190)  (584 190)  LC_7 Logic Functioning bit
 (41 14)  (587 190)  (587 190)  LC_7 Logic Functioning bit
 (45 14)  (591 190)  (591 190)  LC_7 Logic Functioning bit
 (50 14)  (596 190)  (596 190)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (598 190)  (598 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (554 191)  (554 191)  routing T_11_11.sp4_h_r_10 <X> T_11_11.sp4_v_t_47
 (9 15)  (555 191)  (555 191)  routing T_11_11.sp4_h_r_10 <X> T_11_11.sp4_v_t_47
 (22 15)  (568 191)  (568 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 191)  (569 191)  routing T_11_11.sp4_v_b_46 <X> T_11_11.lc_trk_g3_6
 (24 15)  (570 191)  (570 191)  routing T_11_11.sp4_v_b_46 <X> T_11_11.lc_trk_g3_6
 (26 15)  (572 191)  (572 191)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 191)  (574 191)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 191)  (575 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 191)  (583 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (40 15)  (586 191)  (586 191)  LC_7 Logic Functioning bit


LogicTile_12_11

 (17 0)  (617 176)  (617 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 176)  (618 176)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g0_1
 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 176)  (624 176)  routing T_12_11.bot_op_3 <X> T_12_11.lc_trk_g0_3
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 176)  (636 176)  LC_0 Logic Functioning bit
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 177)  (624 177)  routing T_12_11.top_op_2 <X> T_12_11.lc_trk_g0_2
 (25 1)  (625 177)  (625 177)  routing T_12_11.top_op_2 <X> T_12_11.lc_trk_g0_2
 (26 1)  (626 177)  (626 177)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 177)  (628 177)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 177)  (634 177)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.input_2_0
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 178)  (624 178)  routing T_12_11.top_op_7 <X> T_12_11.lc_trk_g0_7
 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 178)  (630 178)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 178)  (633 178)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 178)  (635 178)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_1
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (21 3)  (621 179)  (621 179)  routing T_12_11.top_op_7 <X> T_12_11.lc_trk_g0_7
 (22 3)  (622 179)  (622 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 179)  (625 179)  routing T_12_11.sp4_r_v_b_30 <X> T_12_11.lc_trk_g0_6
 (26 3)  (626 179)  (626 179)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 179)  (630 179)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 179)  (631 179)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 179)  (635 179)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_1
 (46 3)  (646 179)  (646 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (653 179)  (653 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (601 180)  (601 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (609 180)  (609 180)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_r_4
 (12 4)  (612 180)  (612 180)  routing T_12_11.sp4_v_b_11 <X> T_12_11.sp4_h_r_5
 (16 4)  (616 180)  (616 180)  routing T_12_11.sp12_h_r_9 <X> T_12_11.lc_trk_g1_1
 (17 4)  (617 180)  (617 180)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (27 4)  (627 180)  (627 180)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 180)  (630 180)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (1 5)  (601 181)  (601 181)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (10 5)  (610 181)  (610 181)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_b_4
 (11 5)  (611 181)  (611 181)  routing T_12_11.sp4_v_b_11 <X> T_12_11.sp4_h_r_5
 (13 5)  (613 181)  (613 181)  routing T_12_11.sp4_v_b_11 <X> T_12_11.sp4_h_r_5
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 181)  (624 181)  routing T_12_11.bot_op_2 <X> T_12_11.lc_trk_g1_2
 (26 5)  (626 181)  (626 181)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 181)  (628 181)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 181)  (630 181)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 181)  (631 181)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 181)  (633 181)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_2
 (34 5)  (634 181)  (634 181)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_2
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (11 6)  (611 182)  (611 182)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (13 6)  (613 182)  (613 182)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (14 6)  (614 182)  (614 182)  routing T_12_11.wire_logic_cluster/lc_4/out <X> T_12_11.lc_trk_g1_4
 (21 6)  (621 182)  (621 182)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g1_7
 (22 6)  (622 182)  (622 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (631 182)  (631 182)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 182)  (634 182)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (37 6)  (637 182)  (637 182)  LC_3 Logic Functioning bit
 (38 6)  (638 182)  (638 182)  LC_3 Logic Functioning bit
 (39 6)  (639 182)  (639 182)  LC_3 Logic Functioning bit
 (42 6)  (642 182)  (642 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (50 6)  (650 182)  (650 182)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (611 183)  (611 183)  routing T_12_11.sp4_h_r_9 <X> T_12_11.sp4_h_l_40
 (12 7)  (612 183)  (612 183)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (13 7)  (613 183)  (613 183)  routing T_12_11.sp4_h_r_9 <X> T_12_11.sp4_h_l_40
 (17 7)  (617 183)  (617 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 183)  (622 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 183)  (624 183)  routing T_12_11.top_op_6 <X> T_12_11.lc_trk_g1_6
 (25 7)  (625 183)  (625 183)  routing T_12_11.top_op_6 <X> T_12_11.lc_trk_g1_6
 (31 7)  (631 183)  (631 183)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 183)  (636 183)  LC_3 Logic Functioning bit
 (37 7)  (637 183)  (637 183)  LC_3 Logic Functioning bit
 (38 7)  (638 183)  (638 183)  LC_3 Logic Functioning bit
 (39 7)  (639 183)  (639 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (43 7)  (643 183)  (643 183)  LC_3 Logic Functioning bit
 (53 7)  (653 183)  (653 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (615 184)  (615 184)  routing T_12_11.tnr_op_1 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (625 184)  (625 184)  routing T_12_11.rgt_op_2 <X> T_12_11.lc_trk_g2_2
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 185)  (624 185)  routing T_12_11.rgt_op_2 <X> T_12_11.lc_trk_g2_2
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 185)  (628 185)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (38 9)  (638 185)  (638 185)  LC_4 Logic Functioning bit
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (26 10)  (626 186)  (626 186)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 186)  (628 186)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 186)  (631 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 186)  (633 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 186)  (634 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (41 10)  (641 186)  (641 186)  LC_5 Logic Functioning bit
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 187)  (625 187)  routing T_12_11.sp4_r_v_b_38 <X> T_12_11.lc_trk_g2_6
 (26 11)  (626 187)  (626 187)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 187)  (630 187)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 187)  (632 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (634 187)  (634 187)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.input_2_5
 (35 11)  (635 187)  (635 187)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.input_2_5
 (39 11)  (639 187)  (639 187)  LC_5 Logic Functioning bit
 (15 12)  (615 188)  (615 188)  routing T_12_11.tnr_op_1 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (621 188)  (621 188)  routing T_12_11.rgt_op_3 <X> T_12_11.lc_trk_g3_3
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 188)  (624 188)  routing T_12_11.rgt_op_3 <X> T_12_11.lc_trk_g3_3
 (27 12)  (627 188)  (627 188)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (37 12)  (637 188)  (637 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (50 12)  (650 188)  (650 188)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (605 189)  (605 189)  routing T_12_11.sp4_h_r_9 <X> T_12_11.sp4_v_b_9
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (37 13)  (637 189)  (637 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (43 13)  (643 189)  (643 189)  LC_6 Logic Functioning bit
 (0 14)  (600 190)  (600 190)  routing T_12_11.glb_netwk_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 190)  (604 190)  routing T_12_11.sp4_h_r_9 <X> T_12_11.sp4_v_t_44
 (16 14)  (616 190)  (616 190)  routing T_12_11.sp4_v_b_37 <X> T_12_11.lc_trk_g3_5
 (17 14)  (617 190)  (617 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 190)  (618 190)  routing T_12_11.sp4_v_b_37 <X> T_12_11.lc_trk_g3_5
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (40 14)  (640 190)  (640 190)  LC_7 Logic Functioning bit
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (42 14)  (642 190)  (642 190)  LC_7 Logic Functioning bit
 (43 14)  (643 190)  (643 190)  LC_7 Logic Functioning bit
 (50 14)  (650 190)  (650 190)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (605 191)  (605 191)  routing T_12_11.sp4_h_r_9 <X> T_12_11.sp4_v_t_44
 (18 15)  (618 191)  (618 191)  routing T_12_11.sp4_v_b_37 <X> T_12_11.lc_trk_g3_5
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 191)  (627 191)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 191)  (631 191)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (40 15)  (640 191)  (640 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (42 15)  (642 191)  (642 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (21 0)  (675 176)  (675 176)  routing T_13_11.lft_op_3 <X> T_13_11.lc_trk_g0_3
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 176)  (678 176)  routing T_13_11.lft_op_3 <X> T_13_11.lc_trk_g0_3
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (38 0)  (692 176)  (692 176)  LC_0 Logic Functioning bit
 (44 0)  (698 176)  (698 176)  LC_0 Logic Functioning bit
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 177)  (685 177)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (38 1)  (692 177)  (692 177)  LC_0 Logic Functioning bit
 (50 1)  (704 177)  (704 177)  Carry_In_Mux bit 

 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (1 2)  (655 178)  (655 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 178)  (658 178)  routing T_13_11.sp4_h_r_6 <X> T_13_11.sp4_v_t_37
 (6 2)  (660 178)  (660 178)  routing T_13_11.sp4_h_r_6 <X> T_13_11.sp4_v_t_37
 (22 2)  (676 178)  (676 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 178)  (678 178)  routing T_13_11.top_op_7 <X> T_13_11.lc_trk_g0_7
 (27 2)  (681 178)  (681 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (44 2)  (698 178)  (698 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (47 2)  (701 178)  (701 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (659 179)  (659 179)  routing T_13_11.sp4_h_r_6 <X> T_13_11.sp4_v_t_37
 (21 3)  (675 179)  (675 179)  routing T_13_11.top_op_7 <X> T_13_11.lc_trk_g0_7
 (26 3)  (680 179)  (680 179)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (43 3)  (697 179)  (697 179)  LC_1 Logic Functioning bit
 (47 3)  (701 179)  (701 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (702 179)  (702 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (707 179)  (707 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 180)  (654 180)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 4)  (655 180)  (655 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 180)  (675 180)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 180)  (684 180)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (689 180)  (689 180)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_2
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (44 4)  (698 180)  (698 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (46 4)  (700 180)  (700 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (654 181)  (654 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 5)  (655 181)  (655 181)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (26 5)  (680 181)  (680 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (687 181)  (687 181)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_2
 (34 5)  (688 181)  (688 181)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_2
 (35 5)  (689 181)  (689 181)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_2
 (37 5)  (691 181)  (691 181)  LC_2 Logic Functioning bit
 (39 5)  (693 181)  (693 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (14 6)  (668 182)  (668 182)  routing T_13_11.sp4_h_l_9 <X> T_13_11.lc_trk_g1_4
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 182)  (672 182)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g1_5
 (21 6)  (675 182)  (675 182)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g1_7
 (22 6)  (676 182)  (676 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 182)  (679 182)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g1_6
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (691 182)  (691 182)  LC_3 Logic Functioning bit
 (39 6)  (693 182)  (693 182)  LC_3 Logic Functioning bit
 (44 6)  (698 182)  (698 182)  LC_3 Logic Functioning bit
 (45 6)  (699 182)  (699 182)  LC_3 Logic Functioning bit
 (46 6)  (700 182)  (700 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (668 183)  (668 183)  routing T_13_11.sp4_h_l_9 <X> T_13_11.lc_trk_g1_4
 (15 7)  (669 183)  (669 183)  routing T_13_11.sp4_h_l_9 <X> T_13_11.lc_trk_g1_4
 (16 7)  (670 183)  (670 183)  routing T_13_11.sp4_h_l_9 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 183)  (680 183)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (43 7)  (697 183)  (697 183)  LC_3 Logic Functioning bit
 (47 7)  (701 183)  (701 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (707 183)  (707 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (679 184)  (679 184)  routing T_13_11.sp4_v_t_23 <X> T_13_11.lc_trk_g2_2
 (26 8)  (680 184)  (680 184)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (691 184)  (691 184)  LC_4 Logic Functioning bit
 (39 8)  (693 184)  (693 184)  LC_4 Logic Functioning bit
 (44 8)  (698 184)  (698 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 185)  (677 185)  routing T_13_11.sp4_v_t_23 <X> T_13_11.lc_trk_g2_2
 (25 9)  (679 185)  (679 185)  routing T_13_11.sp4_v_t_23 <X> T_13_11.lc_trk_g2_2
 (26 9)  (680 185)  (680 185)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 185)  (681 185)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 185)  (682 185)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (44 10)  (698 186)  (698 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (26 11)  (680 187)  (680 187)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (43 11)  (697 187)  (697 187)  LC_5 Logic Functioning bit
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 188)  (677 188)  routing T_13_11.sp12_v_b_11 <X> T_13_11.lc_trk_g3_3
 (25 12)  (679 188)  (679 188)  routing T_13_11.bnl_op_2 <X> T_13_11.lc_trk_g3_2
 (26 12)  (680 188)  (680 188)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (691 188)  (691 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (44 12)  (698 188)  (698 188)  LC_6 Logic Functioning bit
 (45 12)  (699 188)  (699 188)  LC_6 Logic Functioning bit
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 189)  (679 189)  routing T_13_11.bnl_op_2 <X> T_13_11.lc_trk_g3_2
 (26 13)  (680 189)  (680 189)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 189)  (681 189)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 189)  (682 189)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (43 13)  (697 189)  (697 189)  LC_6 Logic Functioning bit
 (14 14)  (668 190)  (668 190)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g3_4
 (21 14)  (675 190)  (675 190)  routing T_13_11.sp4_v_t_26 <X> T_13_11.lc_trk_g3_7
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 190)  (677 190)  routing T_13_11.sp4_v_t_26 <X> T_13_11.lc_trk_g3_7
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (675 191)  (675 191)  routing T_13_11.sp4_v_t_26 <X> T_13_11.lc_trk_g3_7
 (26 15)  (680 191)  (680 191)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (43 15)  (697 191)  (697 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (9 0)  (717 176)  (717 176)  routing T_14_11.sp4_v_t_36 <X> T_14_11.sp4_h_r_1
 (25 0)  (733 176)  (733 176)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (43 0)  (751 176)  (751 176)  LC_0 Logic Functioning bit
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (27 1)  (735 177)  (735 177)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (37 1)  (745 177)  (745 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (21 2)  (729 178)  (729 178)  routing T_14_11.sp12_h_l_4 <X> T_14_11.lc_trk_g0_7
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 178)  (732 178)  routing T_14_11.sp12_h_l_4 <X> T_14_11.lc_trk_g0_7
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 178)  (741 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (21 3)  (729 179)  (729 179)  routing T_14_11.sp12_h_l_4 <X> T_14_11.lc_trk_g0_7
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (15 4)  (723 180)  (723 180)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 180)  (726 180)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g1_1
 (21 4)  (729 180)  (729 180)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g1_3
 (25 4)  (733 180)  (733 180)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g1_2
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 180)  (738 180)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (43 4)  (751 180)  (751 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 181)  (732 181)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g1_2
 (26 5)  (734 181)  (734 181)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 181)  (736 181)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 181)  (745 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (19 6)  (727 182)  (727 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 8)  (710 184)  (710 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (723 184)  (723 184)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (730 184)  (730 184)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 184)  (732 184)  routing T_14_11.tnl_op_3 <X> T_14_11.lc_trk_g2_3
 (28 8)  (736 184)  (736 184)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 184)  (739 184)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 184)  (741 184)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (18 9)  (726 185)  (726 185)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g2_1
 (21 9)  (729 185)  (729 185)  routing T_14_11.tnl_op_3 <X> T_14_11.lc_trk_g2_3
 (26 9)  (734 185)  (734 185)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 185)  (739 185)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (15 10)  (723 186)  (723 186)  routing T_14_11.sp4_h_l_16 <X> T_14_11.lc_trk_g2_5
 (16 10)  (724 186)  (724 186)  routing T_14_11.sp4_h_l_16 <X> T_14_11.lc_trk_g2_5
 (17 10)  (725 186)  (725 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (729 186)  (729 186)  routing T_14_11.bnl_op_7 <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (734 186)  (734 186)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 186)  (736 186)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 186)  (738 186)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 186)  (739 186)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 186)  (741 186)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 186)  (742 186)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (43 10)  (751 186)  (751 186)  LC_5 Logic Functioning bit
 (50 10)  (758 186)  (758 186)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (726 187)  (726 187)  routing T_14_11.sp4_h_l_16 <X> T_14_11.lc_trk_g2_5
 (21 11)  (729 187)  (729 187)  routing T_14_11.bnl_op_7 <X> T_14_11.lc_trk_g2_7
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 187)  (732 187)  routing T_14_11.tnl_op_6 <X> T_14_11.lc_trk_g2_6
 (25 11)  (733 187)  (733 187)  routing T_14_11.tnl_op_6 <X> T_14_11.lc_trk_g2_6
 (26 11)  (734 187)  (734 187)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 187)  (738 187)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 187)  (739 187)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (43 11)  (751 187)  (751 187)  LC_5 Logic Functioning bit
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.bnl_op_1 <X> T_14_11.lc_trk_g3_1
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (18 13)  (726 189)  (726 189)  routing T_14_11.bnl_op_1 <X> T_14_11.lc_trk_g3_1
 (27 13)  (735 189)  (735 189)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 189)  (739 189)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (742 189)  (742 189)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.input_2_6
 (35 13)  (743 189)  (743 189)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.input_2_6
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 190)  (732 190)  routing T_14_11.tnl_op_7 <X> T_14_11.lc_trk_g3_7
 (14 15)  (722 191)  (722 191)  routing T_14_11.sp4_r_v_b_44 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (729 191)  (729 191)  routing T_14_11.tnl_op_7 <X> T_14_11.lc_trk_g3_7


LogicTile_15_11

 (22 0)  (784 176)  (784 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (783 177)  (783 177)  routing T_15_11.sp4_r_v_b_32 <X> T_15_11.lc_trk_g0_3
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 178)  (777 178)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g0_5
 (17 2)  (779 178)  (779 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (780 179)  (780 179)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g0_5
 (0 4)  (762 180)  (762 180)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 180)  (793 180)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (38 4)  (800 180)  (800 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (43 4)  (805 180)  (805 180)  LC_2 Logic Functioning bit
 (1 5)  (763 181)  (763 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (27 5)  (789 181)  (789 181)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 181)  (790 181)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (43 5)  (805 181)  (805 181)  LC_2 Logic Functioning bit
 (15 6)  (777 182)  (777 182)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g1_5
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (780 183)  (780 183)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g1_5
 (14 8)  (776 184)  (776 184)  routing T_15_11.sp4_v_b_24 <X> T_15_11.lc_trk_g2_0
 (15 8)  (777 184)  (777 184)  routing T_15_11.sp4_h_r_41 <X> T_15_11.lc_trk_g2_1
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp4_h_r_41 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 184)  (780 184)  routing T_15_11.sp4_h_r_41 <X> T_15_11.lc_trk_g2_1
 (4 9)  (766 185)  (766 185)  routing T_15_11.sp4_v_t_36 <X> T_15_11.sp4_h_r_6
 (16 9)  (778 185)  (778 185)  routing T_15_11.sp4_v_b_24 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (780 185)  (780 185)  routing T_15_11.sp4_h_r_41 <X> T_15_11.lc_trk_g2_1
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 185)  (786 185)  routing T_15_11.tnr_op_2 <X> T_15_11.lc_trk_g2_2
 (25 10)  (787 186)  (787 186)  routing T_15_11.sp4_v_b_30 <X> T_15_11.lc_trk_g2_6
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 187)  (785 187)  routing T_15_11.sp4_v_b_30 <X> T_15_11.lc_trk_g2_6
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (787 188)  (787 188)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g3_2
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 188)  (797 188)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.input_2_6
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 189)  (785 189)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g3_2
 (24 13)  (786 189)  (786 189)  routing T_15_11.sp4_h_r_34 <X> T_15_11.lc_trk_g3_2
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 189)  (793 189)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 189)  (796 189)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.input_2_6
 (36 13)  (798 189)  (798 189)  LC_6 Logic Functioning bit
 (38 13)  (800 189)  (800 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 190)  (777 190)  routing T_15_11.tnr_op_5 <X> T_15_11.lc_trk_g3_5
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (789 190)  (789 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 190)  (795 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (50 14)  (812 190)  (812 190)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (814 190)  (814 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 191)  (785 191)  routing T_15_11.sp4_v_b_46 <X> T_15_11.lc_trk_g3_6
 (24 15)  (786 191)  (786 191)  routing T_15_11.sp4_v_b_46 <X> T_15_11.lc_trk_g3_6
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (21 0)  (837 176)  (837 176)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g0_3
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 176)  (839 176)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g0_3
 (21 1)  (837 177)  (837 177)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g0_3
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 177)  (840 177)  routing T_16_11.top_op_2 <X> T_16_11.lc_trk_g0_2
 (25 1)  (841 177)  (841 177)  routing T_16_11.top_op_2 <X> T_16_11.lc_trk_g0_2
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 178)  (831 178)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (12 3)  (828 179)  (828 179)  routing T_16_11.sp4_h_l_39 <X> T_16_11.sp4_v_t_39
 (18 3)  (834 179)  (834 179)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g0_5
 (22 3)  (838 179)  (838 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 179)  (840 179)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g0_6
 (25 3)  (841 179)  (841 179)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g0_6
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (19 4)  (835 180)  (835 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g1_3
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 180)  (843 180)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 180)  (846 180)  routing T_16_11.lc_trk_g1_4 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 180)  (851 180)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_2
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (40 4)  (856 180)  (856 180)  LC_2 Logic Functioning bit
 (43 4)  (859 180)  (859 180)  LC_2 Logic Functioning bit
 (45 4)  (861 180)  (861 180)  LC_2 Logic Functioning bit
 (53 4)  (869 180)  (869 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (14 5)  (830 181)  (830 181)  routing T_16_11.top_op_0 <X> T_16_11.lc_trk_g1_0
 (15 5)  (831 181)  (831 181)  routing T_16_11.top_op_0 <X> T_16_11.lc_trk_g1_0
 (17 5)  (833 181)  (833 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (837 181)  (837 181)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g1_3
 (27 5)  (843 181)  (843 181)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 181)  (847 181)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 181)  (848 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (849 181)  (849 181)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_2
 (34 5)  (850 181)  (850 181)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.input_2_2
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (41 5)  (857 181)  (857 181)  LC_2 Logic Functioning bit
 (15 6)  (831 182)  (831 182)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g1_5
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_t_23
 (14 7)  (830 183)  (830 183)  routing T_16_11.top_op_4 <X> T_16_11.lc_trk_g1_4
 (15 7)  (831 183)  (831 183)  routing T_16_11.top_op_4 <X> T_16_11.lc_trk_g1_4
 (17 7)  (833 183)  (833 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (834 183)  (834 183)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g1_5
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 186)  (843 186)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 186)  (844 186)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (39 10)  (855 186)  (855 186)  LC_5 Logic Functioning bit
 (45 10)  (861 186)  (861 186)  LC_5 Logic Functioning bit
 (52 10)  (868 186)  (868 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (15 12)  (831 188)  (831 188)  routing T_16_11.sp4_h_r_25 <X> T_16_11.lc_trk_g3_1
 (16 12)  (832 188)  (832 188)  routing T_16_11.sp4_h_r_25 <X> T_16_11.lc_trk_g3_1
 (17 12)  (833 188)  (833 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (834 189)  (834 189)  routing T_16_11.sp4_h_r_25 <X> T_16_11.lc_trk_g3_1
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 190)  (831 190)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g3_5
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 190)  (847 190)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (38 14)  (854 190)  (854 190)  LC_7 Logic Functioning bit
 (39 14)  (855 190)  (855 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (52 14)  (868 190)  (868 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (834 191)  (834 191)  routing T_16_11.tnl_op_5 <X> T_16_11.lc_trk_g3_5
 (30 15)  (846 191)  (846 191)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 191)  (847 191)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 191)  (848 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (850 191)  (850 191)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.input_2_7
 (36 15)  (852 191)  (852 191)  LC_7 Logic Functioning bit
 (38 15)  (854 191)  (854 191)  LC_7 Logic Functioning bit
 (39 15)  (855 191)  (855 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 178)  (885 178)  routing T_17_11.sp4_h_l_44 <X> T_17_11.sp4_v_t_39
 (0 4)  (874 180)  (874 180)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (877 180)  (877 180)  routing T_17_11.sp12_v_t_23 <X> T_17_11.sp12_h_r_0
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.tnl_op_2 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.tnl_op_2 <X> T_17_11.lc_trk_g2_2
 (5 10)  (879 186)  (879 186)  routing T_17_11.sp4_v_b_6 <X> T_17_11.sp4_h_l_43
 (21 10)  (895 186)  (895 186)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g2_7
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 186)  (897 186)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g2_7
 (24 10)  (898 186)  (898 186)  routing T_17_11.sp4_h_r_39 <X> T_17_11.lc_trk_g2_7
 (16 12)  (890 188)  (890 188)  routing T_17_11.sp4_v_b_33 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 188)  (892 188)  routing T_17_11.sp4_v_b_33 <X> T_17_11.lc_trk_g3_1
 (28 12)  (902 188)  (902 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 188)  (907 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 188)  (908 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 188)  (909 188)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.input_2_6
 (36 12)  (910 188)  (910 188)  LC_6 Logic Functioning bit
 (37 12)  (911 188)  (911 188)  LC_6 Logic Functioning bit
 (43 12)  (917 188)  (917 188)  LC_6 Logic Functioning bit
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (18 13)  (892 189)  (892 189)  routing T_17_11.sp4_v_b_33 <X> T_17_11.lc_trk_g3_1
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 189)  (902 189)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 189)  (905 189)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (907 189)  (907 189)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.input_2_6
 (34 13)  (908 189)  (908 189)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.input_2_6
 (36 13)  (910 189)  (910 189)  LC_6 Logic Functioning bit
 (52 13)  (926 189)  (926 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (882 190)  (882 190)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_47
 (9 14)  (883 190)  (883 190)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_47
 (10 14)  (884 190)  (884 190)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_47
 (15 14)  (889 190)  (889 190)  routing T_17_11.tnl_op_5 <X> T_17_11.lc_trk_g3_5
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (899 190)  (899 190)  routing T_17_11.bnl_op_6 <X> T_17_11.lc_trk_g3_6
 (18 15)  (892 191)  (892 191)  routing T_17_11.tnl_op_5 <X> T_17_11.lc_trk_g3_5
 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 191)  (899 191)  routing T_17_11.bnl_op_6 <X> T_17_11.lc_trk_g3_6


LogicTile_18_11

 (12 2)  (940 178)  (940 178)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_h_l_39
 (11 3)  (939 179)  (939 179)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_h_l_39
 (13 3)  (941 179)  (941 179)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_h_l_39
 (8 9)  (936 185)  (936 185)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_v_b_7
 (9 9)  (937 185)  (937 185)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_v_b_7
 (10 9)  (938 185)  (938 185)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_v_b_7


LogicTile_19_11

 (4 14)  (986 190)  (986 190)  routing T_19_11.sp4_h_r_3 <X> T_19_11.sp4_v_t_44
 (6 14)  (988 190)  (988 190)  routing T_19_11.sp4_h_r_3 <X> T_19_11.sp4_v_t_44
 (5 15)  (987 191)  (987 191)  routing T_19_11.sp4_h_r_3 <X> T_19_11.sp4_v_t_44


LogicTile_20_11

 (19 15)  (1055 191)  (1055 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_27_11

 (2 12)  (1404 188)  (1404 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_11

 (3 2)  (1567 178)  (1567 178)  routing T_30_11.sp12_v_t_23 <X> T_30_11.sp12_h_l_23
 (8 8)  (1572 184)  (1572 184)  routing T_30_11.sp4_h_l_46 <X> T_30_11.sp4_h_r_7
 (10 8)  (1574 184)  (1574 184)  routing T_30_11.sp4_h_l_46 <X> T_30_11.sp4_h_r_7


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 179)  (1739 179)  routing T_33_11.span4_horz_31 <X> T_33_11.span4_vert_b_1
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_2_10

 (3 4)  (75 164)  (75 164)  routing T_2_10.sp12_v_t_23 <X> T_2_10.sp12_h_r_0


LogicTile_10_10

 (2 8)  (494 168)  (494 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_10

 (22 2)  (568 162)  (568 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 162)  (569 162)  routing T_11_10.sp4_v_b_23 <X> T_11_10.lc_trk_g0_7
 (24 2)  (570 162)  (570 162)  routing T_11_10.sp4_v_b_23 <X> T_11_10.lc_trk_g0_7
 (26 2)  (572 162)  (572 162)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 162)  (573 162)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 162)  (574 162)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 162)  (575 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 162)  (577 162)  routing T_11_10.lc_trk_g0_4 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 162)  (578 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 162)  (581 162)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.input_2_1
 (14 3)  (560 163)  (560 163)  routing T_11_10.top_op_4 <X> T_11_10.lc_trk_g0_4
 (15 3)  (561 163)  (561 163)  routing T_11_10.top_op_4 <X> T_11_10.lc_trk_g0_4
 (17 3)  (563 163)  (563 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (573 163)  (573 163)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 163)  (574 163)  routing T_11_10.lc_trk_g3_4 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 163)  (575 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 163)  (578 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (581 163)  (581 163)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.input_2_1
 (37 3)  (583 163)  (583 163)  LC_1 Logic Functioning bit
 (17 12)  (563 172)  (563 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (4 14)  (550 174)  (550 174)  routing T_11_10.sp4_h_r_9 <X> T_11_10.sp4_v_t_44
 (5 15)  (551 175)  (551 175)  routing T_11_10.sp4_h_r_9 <X> T_11_10.sp4_v_t_44
 (17 15)  (563 175)  (563 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_10

 (22 0)  (622 160)  (622 160)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 160)  (624 160)  routing T_12_10.top_op_3 <X> T_12_10.lc_trk_g0_3
 (25 0)  (625 160)  (625 160)  routing T_12_10.wire_logic_cluster/lc_2/out <X> T_12_10.lc_trk_g0_2
 (14 1)  (614 161)  (614 161)  routing T_12_10.sp4_h_r_0 <X> T_12_10.lc_trk_g0_0
 (15 1)  (615 161)  (615 161)  routing T_12_10.sp4_h_r_0 <X> T_12_10.lc_trk_g0_0
 (16 1)  (616 161)  (616 161)  routing T_12_10.sp4_h_r_0 <X> T_12_10.lc_trk_g0_0
 (17 1)  (617 161)  (617 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (621 161)  (621 161)  routing T_12_10.top_op_3 <X> T_12_10.lc_trk_g0_3
 (22 1)  (622 161)  (622 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (600 162)  (600 162)  routing T_12_10.glb_netwk_6 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (1 2)  (601 162)  (601 162)  routing T_12_10.glb_netwk_6 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (622 162)  (622 162)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 162)  (624 162)  routing T_12_10.top_op_7 <X> T_12_10.lc_trk_g0_7
 (21 3)  (621 163)  (621 163)  routing T_12_10.top_op_7 <X> T_12_10.lc_trk_g0_7
 (1 4)  (601 164)  (601 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 164)  (621 164)  routing T_12_10.sp12_h_r_3 <X> T_12_10.lc_trk_g1_3
 (22 4)  (622 164)  (622 164)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 164)  (624 164)  routing T_12_10.sp12_h_r_3 <X> T_12_10.lc_trk_g1_3
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 164)  (631 164)  routing T_12_10.lc_trk_g0_7 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (641 164)  (641 164)  LC_2 Logic Functioning bit
 (45 4)  (645 164)  (645 164)  LC_2 Logic Functioning bit
 (46 4)  (646 164)  (646 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (600 165)  (600 165)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (1 5)  (601 165)  (601 165)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_7/cen
 (21 5)  (621 165)  (621 165)  routing T_12_10.sp12_h_r_3 <X> T_12_10.lc_trk_g1_3
 (29 5)  (629 165)  (629 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 165)  (630 165)  routing T_12_10.lc_trk_g0_3 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 165)  (631 165)  routing T_12_10.lc_trk_g0_7 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 165)  (632 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 165)  (633 165)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.input_2_2
 (37 5)  (637 165)  (637 165)  LC_2 Logic Functioning bit
 (39 5)  (639 165)  (639 165)  LC_2 Logic Functioning bit
 (40 5)  (640 165)  (640 165)  LC_2 Logic Functioning bit
 (41 5)  (641 165)  (641 165)  LC_2 Logic Functioning bit
 (42 5)  (642 165)  (642 165)  LC_2 Logic Functioning bit
 (51 5)  (651 165)  (651 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 6)  (627 166)  (627 166)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 166)  (628 166)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 166)  (640 166)  LC_3 Logic Functioning bit
 (42 6)  (642 166)  (642 166)  LC_3 Logic Functioning bit
 (52 6)  (652 166)  (652 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (626 167)  (626 167)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 167)  (628 167)  routing T_12_10.lc_trk_g2_3 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 167)  (629 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 167)  (631 167)  routing T_12_10.lc_trk_g0_2 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (47 7)  (647 167)  (647 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (648 167)  (648 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 167)  (651 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (614 168)  (614 168)  routing T_12_10.rgt_op_0 <X> T_12_10.lc_trk_g2_0
 (22 8)  (622 168)  (622 168)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 168)  (624 168)  routing T_12_10.tnr_op_3 <X> T_12_10.lc_trk_g2_3
 (15 9)  (615 169)  (615 169)  routing T_12_10.rgt_op_0 <X> T_12_10.lc_trk_g2_0
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 12)  (615 172)  (615 172)  routing T_12_10.tnr_op_1 <X> T_12_10.lc_trk_g3_1
 (17 12)  (617 172)  (617 172)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (5 13)  (605 173)  (605 173)  routing T_12_10.sp4_h_r_9 <X> T_12_10.sp4_v_b_9


LogicTile_13_10

 (3 0)  (657 160)  (657 160)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_v_b_0
 (15 0)  (669 160)  (669 160)  routing T_13_10.top_op_1 <X> T_13_10.lc_trk_g0_1
 (17 0)  (671 160)  (671 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (43 0)  (697 160)  (697 160)  LC_0 Logic Functioning bit
 (18 1)  (672 161)  (672 161)  routing T_13_10.top_op_1 <X> T_13_10.lc_trk_g0_1
 (22 1)  (676 161)  (676 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 161)  (678 161)  routing T_13_10.top_op_2 <X> T_13_10.lc_trk_g0_2
 (25 1)  (679 161)  (679 161)  routing T_13_10.top_op_2 <X> T_13_10.lc_trk_g0_2
 (26 1)  (680 161)  (680 161)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 161)  (682 161)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 161)  (683 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 161)  (686 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 161)  (689 161)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.input_2_0
 (37 1)  (691 161)  (691 161)  LC_0 Logic Functioning bit
 (42 1)  (696 161)  (696 161)  LC_0 Logic Functioning bit
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 162)  (688 162)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 162)  (691 162)  LC_1 Logic Functioning bit
 (41 2)  (695 162)  (695 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (26 3)  (680 163)  (680 163)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 163)  (681 163)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 163)  (683 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 163)  (684 163)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 163)  (685 163)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 163)  (686 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 164)  (678 164)  routing T_13_10.top_op_3 <X> T_13_10.lc_trk_g1_3
 (25 4)  (679 164)  (679 164)  routing T_13_10.lft_op_2 <X> T_13_10.lc_trk_g1_2
 (26 4)  (680 164)  (680 164)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 164)  (685 164)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 164)  (687 164)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 164)  (694 164)  LC_2 Logic Functioning bit
 (42 4)  (696 164)  (696 164)  LC_2 Logic Functioning bit
 (46 4)  (700 164)  (700 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (675 165)  (675 165)  routing T_13_10.top_op_3 <X> T_13_10.lc_trk_g1_3
 (22 5)  (676 165)  (676 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 165)  (678 165)  routing T_13_10.lft_op_2 <X> T_13_10.lc_trk_g1_2
 (28 5)  (682 165)  (682 165)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 165)  (683 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (43 5)  (697 165)  (697 165)  LC_2 Logic Functioning bit
 (22 9)  (676 169)  (676 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 169)  (678 169)  routing T_13_10.tnl_op_2 <X> T_13_10.lc_trk_g2_2
 (25 9)  (679 169)  (679 169)  routing T_13_10.tnl_op_2 <X> T_13_10.lc_trk_g2_2
 (11 10)  (665 170)  (665 170)  routing T_13_10.sp4_h_l_38 <X> T_13_10.sp4_v_t_45
 (15 10)  (669 170)  (669 170)  routing T_13_10.sp4_v_t_32 <X> T_13_10.lc_trk_g2_5
 (16 10)  (670 170)  (670 170)  routing T_13_10.sp4_v_t_32 <X> T_13_10.lc_trk_g2_5
 (17 10)  (671 170)  (671 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (668 171)  (668 171)  routing T_13_10.sp4_h_l_17 <X> T_13_10.lc_trk_g2_4
 (15 11)  (669 171)  (669 171)  routing T_13_10.sp4_h_l_17 <X> T_13_10.lc_trk_g2_4
 (16 11)  (670 171)  (670 171)  routing T_13_10.sp4_h_l_17 <X> T_13_10.lc_trk_g2_4
 (17 11)  (671 171)  (671 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (25 12)  (679 172)  (679 172)  routing T_13_10.sp4_v_t_23 <X> T_13_10.lc_trk_g3_2
 (32 12)  (686 172)  (686 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 172)  (687 172)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 172)  (688 172)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 172)  (694 172)  LC_6 Logic Functioning bit
 (41 12)  (695 172)  (695 172)  LC_6 Logic Functioning bit
 (42 12)  (696 172)  (696 172)  LC_6 Logic Functioning bit
 (43 12)  (697 172)  (697 172)  LC_6 Logic Functioning bit
 (47 12)  (701 172)  (701 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (706 172)  (706 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (676 173)  (676 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 173)  (677 173)  routing T_13_10.sp4_v_t_23 <X> T_13_10.lc_trk_g3_2
 (25 13)  (679 173)  (679 173)  routing T_13_10.sp4_v_t_23 <X> T_13_10.lc_trk_g3_2
 (31 13)  (685 173)  (685 173)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 173)  (694 173)  LC_6 Logic Functioning bit
 (41 13)  (695 173)  (695 173)  LC_6 Logic Functioning bit
 (42 13)  (696 173)  (696 173)  LC_6 Logic Functioning bit
 (43 13)  (697 173)  (697 173)  LC_6 Logic Functioning bit
 (32 14)  (686 174)  (686 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 174)  (688 174)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 174)  (694 174)  LC_7 Logic Functioning bit
 (42 14)  (696 174)  (696 174)  LC_7 Logic Functioning bit
 (5 15)  (659 175)  (659 175)  routing T_13_10.sp4_h_l_44 <X> T_13_10.sp4_v_t_44
 (26 15)  (680 175)  (680 175)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 175)  (681 175)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 175)  (683 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 175)  (685 175)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (41 15)  (695 175)  (695 175)  LC_7 Logic Functioning bit
 (43 15)  (697 175)  (697 175)  LC_7 Logic Functioning bit
 (51 15)  (705 175)  (705 175)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (707 175)  (707 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_10

 (22 1)  (730 161)  (730 161)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 161)  (732 161)  routing T_14_10.bot_op_2 <X> T_14_10.lc_trk_g0_2
 (31 8)  (739 168)  (739 168)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 168)  (741 168)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 168)  (742 168)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 168)  (744 168)  LC_4 Logic Functioning bit
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (38 8)  (746 168)  (746 168)  LC_4 Logic Functioning bit
 (39 8)  (747 168)  (747 168)  LC_4 Logic Functioning bit
 (46 8)  (754 168)  (754 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (734 169)  (734 169)  routing T_14_10.lc_trk_g0_2 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 169)  (737 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (40 9)  (748 169)  (748 169)  LC_4 Logic Functioning bit
 (41 9)  (749 169)  (749 169)  LC_4 Logic Functioning bit
 (42 9)  (750 169)  (750 169)  LC_4 Logic Functioning bit
 (43 9)  (751 169)  (751 169)  LC_4 Logic Functioning bit
 (14 14)  (722 174)  (722 174)  routing T_14_10.sp4_h_r_44 <X> T_14_10.lc_trk_g3_4
 (14 15)  (722 175)  (722 175)  routing T_14_10.sp4_h_r_44 <X> T_14_10.lc_trk_g3_4
 (15 15)  (723 175)  (723 175)  routing T_14_10.sp4_h_r_44 <X> T_14_10.lc_trk_g3_4
 (16 15)  (724 175)  (724 175)  routing T_14_10.sp4_h_r_44 <X> T_14_10.lc_trk_g3_4
 (17 15)  (725 175)  (725 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_15_10

 (12 4)  (774 164)  (774 164)  routing T_15_10.sp4_v_t_40 <X> T_15_10.sp4_h_r_5
 (8 6)  (770 166)  (770 166)  routing T_15_10.sp4_v_t_41 <X> T_15_10.sp4_h_l_41
 (9 6)  (771 166)  (771 166)  routing T_15_10.sp4_v_t_41 <X> T_15_10.sp4_h_l_41
 (5 15)  (767 175)  (767 175)  routing T_15_10.sp4_h_l_44 <X> T_15_10.sp4_v_t_44


LogicTile_16_10

 (21 2)  (837 162)  (837 162)  routing T_16_10.sp4_h_l_10 <X> T_16_10.lc_trk_g0_7
 (22 2)  (838 162)  (838 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 162)  (839 162)  routing T_16_10.sp4_h_l_10 <X> T_16_10.lc_trk_g0_7
 (24 2)  (840 162)  (840 162)  routing T_16_10.sp4_h_l_10 <X> T_16_10.lc_trk_g0_7
 (21 3)  (837 163)  (837 163)  routing T_16_10.sp4_h_l_10 <X> T_16_10.lc_trk_g0_7
 (3 12)  (819 172)  (819 172)  routing T_16_10.sp12_v_b_1 <X> T_16_10.sp12_h_r_1
 (21 12)  (837 172)  (837 172)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g3_3
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 172)  (839 172)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g3_3
 (26 12)  (842 172)  (842 172)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 172)  (843 172)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 172)  (844 172)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 172)  (847 172)  routing T_16_10.lc_trk_g0_7 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 172)  (852 172)  LC_6 Logic Functioning bit
 (38 12)  (854 172)  (854 172)  LC_6 Logic Functioning bit
 (39 12)  (855 172)  (855 172)  LC_6 Logic Functioning bit
 (41 12)  (857 172)  (857 172)  LC_6 Logic Functioning bit
 (43 12)  (859 172)  (859 172)  LC_6 Logic Functioning bit
 (3 13)  (819 173)  (819 173)  routing T_16_10.sp12_v_b_1 <X> T_16_10.sp12_h_r_1
 (21 13)  (837 173)  (837 173)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g3_3
 (22 13)  (838 173)  (838 173)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 173)  (840 173)  routing T_16_10.tnl_op_2 <X> T_16_10.lc_trk_g3_2
 (25 13)  (841 173)  (841 173)  routing T_16_10.tnl_op_2 <X> T_16_10.lc_trk_g3_2
 (27 13)  (843 173)  (843 173)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 173)  (844 173)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 173)  (845 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 173)  (846 173)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 173)  (847 173)  routing T_16_10.lc_trk_g0_7 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 173)  (848 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 173)  (849 173)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.input_2_6
 (34 13)  (850 173)  (850 173)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.input_2_6
 (35 13)  (851 173)  (851 173)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.input_2_6
 (36 13)  (852 173)  (852 173)  LC_6 Logic Functioning bit
 (38 13)  (854 173)  (854 173)  LC_6 Logic Functioning bit
 (43 13)  (859 173)  (859 173)  LC_6 Logic Functioning bit
 (17 14)  (833 174)  (833 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (834 175)  (834 175)  routing T_16_10.sp4_r_v_b_45 <X> T_16_10.lc_trk_g3_5


LogicTile_17_10

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 12)  (877 172)  (877 172)  routing T_17_10.sp12_v_t_22 <X> T_17_10.sp12_h_r_1
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 172)  (907 172)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 172)  (908 172)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (37 12)  (911 172)  (911 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (45 12)  (919 172)  (919 172)  LC_6 Logic Functioning bit
 (52 12)  (926 172)  (926 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (896 173)  (896 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (905 173)  (905 173)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (37 13)  (911 173)  (911 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (44 13)  (918 173)  (918 173)  LC_6 Logic Functioning bit
 (0 14)  (874 174)  (874 174)  routing T_17_10.glb_netwk_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_10

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 164)  (961 164)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 164)  (962 164)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 164)  (964 164)  LC_2 Logic Functioning bit
 (37 4)  (965 164)  (965 164)  LC_2 Logic Functioning bit
 (38 4)  (966 164)  (966 164)  LC_2 Logic Functioning bit
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (45 4)  (973 164)  (973 164)  LC_2 Logic Functioning bit
 (47 4)  (975 164)  (975 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (964 165)  (964 165)  LC_2 Logic Functioning bit
 (37 5)  (965 165)  (965 165)  LC_2 Logic Functioning bit
 (38 5)  (966 165)  (966 165)  LC_2 Logic Functioning bit
 (39 5)  (967 165)  (967 165)  LC_2 Logic Functioning bit
 (44 5)  (972 165)  (972 165)  LC_2 Logic Functioning bit
 (14 12)  (942 172)  (942 172)  routing T_18_10.sp4_h_r_40 <X> T_18_10.lc_trk_g3_0
 (14 13)  (942 173)  (942 173)  routing T_18_10.sp4_h_r_40 <X> T_18_10.lc_trk_g3_0
 (15 13)  (943 173)  (943 173)  routing T_18_10.sp4_h_r_40 <X> T_18_10.lc_trk_g3_0
 (16 13)  (944 173)  (944 173)  routing T_18_10.sp4_h_r_40 <X> T_18_10.lc_trk_g3_0
 (17 13)  (945 173)  (945 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_10

 (8 14)  (990 174)  (990 174)  routing T_19_10.sp4_v_t_47 <X> T_19_10.sp4_h_l_47
 (9 14)  (991 174)  (991 174)  routing T_19_10.sp4_v_t_47 <X> T_19_10.sp4_h_l_47


LogicTile_24_10

 (3 1)  (1255 161)  (1255 161)  routing T_24_10.sp12_h_l_23 <X> T_24_10.sp12_v_b_0


LogicTile_28_10

 (3 9)  (1459 169)  (1459 169)  routing T_28_10.sp12_h_l_22 <X> T_28_10.sp12_v_b_1


LogicTile_29_10

 (3 9)  (1513 169)  (1513 169)  routing T_29_10.sp12_h_l_22 <X> T_29_10.sp12_v_b_1


LogicTile_30_10

 (4 13)  (1568 173)  (1568 173)  routing T_30_10.sp4_v_t_41 <X> T_30_10.sp4_h_r_9


IO_Tile_33_10

 (5 0)  (1731 160)  (1731 160)  routing T_33_10.span4_horz_33 <X> T_33_10.lc_trk_g0_1
 (6 0)  (1732 160)  (1732 160)  routing T_33_10.span4_horz_33 <X> T_33_10.lc_trk_g0_1
 (7 0)  (1733 160)  (1733 160)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 160)  (1734 160)  routing T_33_10.span4_horz_33 <X> T_33_10.lc_trk_g0_1
 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 8)  (499 152)  (499 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (36 4)  (744 148)  (744 148)  LC_2 Logic Functioning bit
 (37 4)  (745 148)  (745 148)  LC_2 Logic Functioning bit
 (38 4)  (746 148)  (746 148)  LC_2 Logic Functioning bit
 (39 4)  (747 148)  (747 148)  LC_2 Logic Functioning bit
 (40 4)  (748 148)  (748 148)  LC_2 Logic Functioning bit
 (41 4)  (749 148)  (749 148)  LC_2 Logic Functioning bit
 (42 4)  (750 148)  (750 148)  LC_2 Logic Functioning bit
 (43 4)  (751 148)  (751 148)  LC_2 Logic Functioning bit
 (47 4)  (755 148)  (755 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (744 149)  (744 149)  LC_2 Logic Functioning bit
 (37 5)  (745 149)  (745 149)  LC_2 Logic Functioning bit
 (38 5)  (746 149)  (746 149)  LC_2 Logic Functioning bit
 (39 5)  (747 149)  (747 149)  LC_2 Logic Functioning bit
 (40 5)  (748 149)  (748 149)  LC_2 Logic Functioning bit
 (41 5)  (749 149)  (749 149)  LC_2 Logic Functioning bit
 (42 5)  (750 149)  (750 149)  LC_2 Logic Functioning bit
 (43 5)  (751 149)  (751 149)  LC_2 Logic Functioning bit
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (11 2)  (773 146)  (773 146)  routing T_15_9.sp4_v_b_11 <X> T_15_9.sp4_v_t_39
 (12 3)  (774 147)  (774 147)  routing T_15_9.sp4_v_b_11 <X> T_15_9.sp4_v_t_39
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (847 146)  (847 146)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 146)  (849 146)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 146)  (852 146)  LC_1 Logic Functioning bit
 (37 2)  (853 146)  (853 146)  LC_1 Logic Functioning bit
 (38 2)  (854 146)  (854 146)  LC_1 Logic Functioning bit
 (39 2)  (855 146)  (855 146)  LC_1 Logic Functioning bit
 (45 2)  (861 146)  (861 146)  LC_1 Logic Functioning bit
 (51 2)  (867 146)  (867 146)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (31 3)  (847 147)  (847 147)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 147)  (852 147)  LC_1 Logic Functioning bit
 (37 3)  (853 147)  (853 147)  LC_1 Logic Functioning bit
 (38 3)  (854 147)  (854 147)  LC_1 Logic Functioning bit
 (39 3)  (855 147)  (855 147)  LC_1 Logic Functioning bit
 (44 3)  (860 147)  (860 147)  LC_1 Logic Functioning bit
 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 155)  (839 155)  routing T_16_9.sp4_v_b_46 <X> T_16_9.lc_trk_g2_6
 (24 11)  (840 155)  (840 155)  routing T_16_9.sp4_v_b_46 <X> T_16_9.lc_trk_g2_6
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 158)  (816 158)  routing T_16_9.glb_netwk_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (19 13)  (947 157)  (947 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_9

 (3 1)  (1039 145)  (1039 145)  routing T_20_9.sp12_h_l_23 <X> T_20_9.sp12_v_b_0
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_9

 (8 3)  (1098 147)  (1098 147)  routing T_21_9.sp4_h_l_36 <X> T_21_9.sp4_v_t_36


LogicTile_22_9

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1151 158)  (1151 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (3 2)  (1567 146)  (1567 146)  routing T_30_9.sp12_v_t_23 <X> T_30_9.sp12_h_l_23


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (14 7)  (1740 151)  (1740 151)  routing T_33_9.span4_vert_t_14 <X> T_33_9.span4_vert_b_2


IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8



LogicTile_11_8

 (4 2)  (550 130)  (550 130)  routing T_11_8.sp4_v_b_4 <X> T_11_8.sp4_v_t_37
 (6 2)  (552 130)  (552 130)  routing T_11_8.sp4_v_b_4 <X> T_11_8.sp4_v_t_37


LogicTile_12_8



LogicTile_13_8

 (3 12)  (657 140)  (657 140)  routing T_13_8.sp12_v_t_22 <X> T_13_8.sp12_h_r_1


LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (10 0)  (884 128)  (884 128)  routing T_17_8.sp4_v_t_45 <X> T_17_8.sp4_h_r_1
 (13 14)  (887 142)  (887 142)  routing T_17_8.sp4_v_b_11 <X> T_17_8.sp4_v_t_46


LogicTile_18_8

 (5 0)  (933 128)  (933 128)  routing T_18_8.sp4_v_t_37 <X> T_18_8.sp4_h_r_0


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (9 4)  (1099 132)  (1099 132)  routing T_21_8.sp4_h_l_36 <X> T_21_8.sp4_h_r_4
 (10 4)  (1100 132)  (1100 132)  routing T_21_8.sp4_h_l_36 <X> T_21_8.sp4_h_r_4


LogicTile_22_8

 (4 8)  (1148 136)  (1148 136)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6
 (6 8)  (1150 136)  (1150 136)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6
 (5 9)  (1149 137)  (1149 137)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6
 (2 10)  (1146 138)  (1146 138)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (9 8)  (1315 136)  (1315 136)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_h_r_7
 (10 8)  (1316 136)  (1316 136)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_h_r_7
 (11 9)  (1317 137)  (1317 137)  routing T_25_8.sp4_h_l_45 <X> T_25_8.sp4_h_r_8


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (11 0)  (1521 128)  (1521 128)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2
 (13 0)  (1523 128)  (1523 128)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2
 (12 1)  (1522 129)  (1522 129)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2
 (19 5)  (1529 133)  (1529 133)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (8 9)  (1518 137)  (1518 137)  routing T_29_8.sp4_h_l_42 <X> T_29_8.sp4_v_b_7
 (9 9)  (1519 137)  (1519 137)  routing T_29_8.sp4_h_l_42 <X> T_29_8.sp4_v_b_7
 (19 10)  (1529 138)  (1529 138)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 129)  (1740 129)  routing T_33_8.span4_vert_t_12 <X> T_33_8.span4_vert_b_0
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (5 9)  (185 121)  (185 121)  routing T_4_7.sp4_h_r_6 <X> T_4_7.sp4_v_b_6


RAM_Tile_8_7

 (5 10)  (401 122)  (401 122)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_h_l_43
 (4 11)  (400 123)  (400 123)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_h_l_43


LogicTile_9_7

 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (31 14)  (469 126)  (469 126)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 126)  (470 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (478 126)  (478 126)  LC_7 Logic Functioning bit
 (41 14)  (479 126)  (479 126)  LC_7 Logic Functioning bit
 (42 14)  (480 126)  (480 126)  LC_7 Logic Functioning bit
 (43 14)  (481 126)  (481 126)  LC_7 Logic Functioning bit
 (40 15)  (478 127)  (478 127)  LC_7 Logic Functioning bit
 (41 15)  (479 127)  (479 127)  LC_7 Logic Functioning bit
 (42 15)  (480 127)  (480 127)  LC_7 Logic Functioning bit
 (43 15)  (481 127)  (481 127)  LC_7 Logic Functioning bit
 (46 15)  (484 127)  (484 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_7

 (6 10)  (880 122)  (880 122)  routing T_17_7.sp4_v_b_3 <X> T_17_7.sp4_v_t_43
 (5 11)  (879 123)  (879 123)  routing T_17_7.sp4_v_b_3 <X> T_17_7.sp4_v_t_43


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 115)  (1740 115)  routing T_33_7.span4_vert_t_13 <X> T_33_7.span4_vert_b_1
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_12_6

 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_v_t_23
 (19 9)  (619 105)  (619 105)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 12)  (604 108)  (604 108)  routing T_12_6.sp4_v_t_44 <X> T_12_6.sp4_v_b_9


LogicTile_14_6

 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_l_23 <X> T_14_6.sp12_v_t_23


LogicTile_15_6

 (3 8)  (765 104)  (765 104)  routing T_15_6.sp12_v_t_22 <X> T_15_6.sp12_v_b_1
 (19 11)  (781 107)  (781 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_16_6

 (3 8)  (819 104)  (819 104)  routing T_16_6.sp12_v_t_22 <X> T_16_6.sp12_v_b_1


LogicTile_29_6

 (19 5)  (1529 101)  (1529 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_6

 (4 0)  (1730 96)  (1730 96)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g0_0
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 97)  (1731 97)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (4 14)  (1730 110)  (1730 110)  routing T_33_6.span4_vert_b_14 <X> T_33_6.lc_trk_g1_6
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit
 (5 15)  (1731 111)  (1731 111)  routing T_33_6.span4_vert_b_14 <X> T_33_6.lc_trk_g1_6
 (7 15)  (1733 111)  (1733 111)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_12_5

 (2 12)  (602 92)  (602 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_5

 (12 15)  (774 95)  (774 95)  routing T_15_5.sp4_h_l_46 <X> T_15_5.sp4_v_t_46


LogicTile_16_5

 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_v_t_23


LogicTile_29_5

 (12 4)  (1522 84)  (1522 84)  routing T_29_5.sp4_v_t_40 <X> T_29_5.sp4_h_r_5
 (9 12)  (1519 92)  (1519 92)  routing T_29_5.sp4_v_t_47 <X> T_29_5.sp4_h_r_10


IO_Tile_33_5

 (4 0)  (1730 80)  (1730 80)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g0_0
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 81)  (1730 81)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g0_0
 (5 1)  (1731 81)  (1731 81)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g0_0
 (6 1)  (1732 81)  (1732 81)  routing T_33_5.span4_horz_40 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g0_7
 (6 6)  (1732 86)  (1732 86)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 86)  (1734 86)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g0_7
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g0_7
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


RAM_Tile_8_4

 (2 12)  (398 76)  (398 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_4

 (10 7)  (556 71)  (556 71)  routing T_11_4.sp4_h_l_46 <X> T_11_4.sp4_v_t_41


LogicTile_14_4

 (2 12)  (710 76)  (710 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_4

 (3 12)  (819 76)  (819 76)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_r_1


LogicTile_17_4

 (3 4)  (877 68)  (877 68)  routing T_17_4.sp12_v_t_23 <X> T_17_4.sp12_h_r_0
 (12 15)  (886 79)  (886 79)  routing T_17_4.sp4_h_l_46 <X> T_17_4.sp4_v_t_46


LogicTile_21_4

 (2 0)  (1092 64)  (1092 64)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (1 3)  (1091 67)  (1091 67)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_43 <X> T_22_4.sp4_v_b_6


LogicTile_24_4

 (13 4)  (1265 68)  (1265 68)  routing T_24_4.sp4_h_l_40 <X> T_24_4.sp4_v_b_5
 (8 5)  (1260 69)  (1260 69)  routing T_24_4.sp4_h_l_41 <X> T_24_4.sp4_v_b_4
 (9 5)  (1261 69)  (1261 69)  routing T_24_4.sp4_h_l_41 <X> T_24_4.sp4_v_b_4
 (12 5)  (1264 69)  (1264 69)  routing T_24_4.sp4_h_l_40 <X> T_24_4.sp4_v_b_5


LogicTile_27_4

 (19 9)  (1421 73)  (1421 73)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_29_4

 (11 4)  (1521 68)  (1521 68)  routing T_29_4.sp4_v_t_39 <X> T_29_4.sp4_v_b_5
 (12 5)  (1522 69)  (1522 69)  routing T_29_4.sp4_v_t_39 <X> T_29_4.sp4_v_b_5
 (9 8)  (1519 72)  (1519 72)  routing T_29_4.sp4_v_t_42 <X> T_29_4.sp4_h_r_7
 (19 11)  (1529 75)  (1529 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 66)  (1730 66)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (4 3)  (1730 67)  (1730 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 68)  (1734 68)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g0_5
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (11 0)  (191 48)  (191 48)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_v_b_2
 (13 0)  (193 48)  (193 48)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_v_b_2


LogicTile_6_3

 (5 9)  (293 57)  (293 57)  routing T_6_3.sp4_h_r_6 <X> T_6_3.sp4_v_b_6
 (8 9)  (296 57)  (296 57)  routing T_6_3.sp4_h_r_7 <X> T_6_3.sp4_v_b_7


LogicTile_7_3

 (2 4)  (344 52)  (344 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 6)  (344 54)  (344 54)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 6)  (345 54)  (345 54)  routing T_7_3.sp12_v_b_0 <X> T_7_3.sp12_v_t_23


RAM_Tile_8_3

 (11 8)  (407 56)  (407 56)  routing T_8_3.sp4_h_r_3 <X> T_8_3.sp4_v_b_8


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (5 6)  (605 54)  (605 54)  routing T_12_3.sp4_v_t_44 <X> T_12_3.sp4_h_l_38
 (4 7)  (604 55)  (604 55)  routing T_12_3.sp4_v_t_44 <X> T_12_3.sp4_h_l_38
 (6 7)  (606 55)  (606 55)  routing T_12_3.sp4_v_t_44 <X> T_12_3.sp4_h_l_38
 (3 10)  (603 58)  (603 58)  routing T_12_3.sp12_v_t_22 <X> T_12_3.sp12_h_l_22


LogicTile_13_3

 (3 2)  (657 50)  (657 50)  routing T_13_3.sp12_v_t_23 <X> T_13_3.sp12_h_l_23
 (19 6)  (673 54)  (673 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_3

 (9 9)  (771 57)  (771 57)  routing T_15_3.sp4_v_t_46 <X> T_15_3.sp4_v_b_7
 (10 9)  (772 57)  (772 57)  routing T_15_3.sp4_v_t_46 <X> T_15_3.sp4_v_b_7


LogicTile_17_3

 (3 4)  (877 52)  (877 52)  routing T_17_3.sp12_v_t_23 <X> T_17_3.sp12_h_r_0
 (6 6)  (880 54)  (880 54)  routing T_17_3.sp4_v_b_0 <X> T_17_3.sp4_v_t_38
 (5 7)  (879 55)  (879 55)  routing T_17_3.sp4_v_b_0 <X> T_17_3.sp4_v_t_38


LogicTile_24_3

 (19 6)  (1271 54)  (1271 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_3

 (3 1)  (1513 49)  (1513 49)  routing T_29_3.sp12_h_l_23 <X> T_29_3.sp12_v_b_0
 (12 4)  (1522 52)  (1522 52)  routing T_29_3.sp4_v_t_40 <X> T_29_3.sp4_h_r_5


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 56)  (1730 56)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (4 9)  (1730 57)  (1730 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (5 9)  (1731 57)  (1731 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (6 9)  (1732 57)  (1732 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (7 9)  (1733 57)  (1733 57)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_0 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_12_2

 (4 12)  (604 44)  (604 44)  routing T_12_2.sp4_v_t_44 <X> T_12_2.sp4_v_b_9


LogicTile_26_2

 (3 4)  (1351 36)  (1351 36)  routing T_26_2.sp12_v_t_23 <X> T_26_2.sp12_h_r_0


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (5 4)  (1731 36)  (1731 36)  routing T_33_2.span4_vert_b_13 <X> T_33_2.lc_trk_g0_5
 (7 4)  (1733 36)  (1733 36)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 36)  (1734 36)  routing T_33_2.span4_vert_b_13 <X> T_33_2.lc_trk_g0_5
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (6 5)  (1732 37)  (1732 37)  routing T_33_2.span12_horz_12 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_5 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



RAM_Tile_25_1

 (3 4)  (1309 20)  (1309 20)  routing T_25_1.sp12_v_t_23 <X> T_25_1.sp12_h_r_0


LogicTile_27_1

 (13 1)  (1415 17)  (1415 17)  routing T_27_1.sp4_v_t_44 <X> T_27_1.sp4_h_r_2


LogicTile_29_1

 (10 4)  (1520 20)  (1520 20)  routing T_29_1.sp4_v_t_46 <X> T_29_1.sp4_h_r_4


LogicTile_31_1

 (2 4)  (1620 20)  (1620 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 12)  (1626 28)  (1626 28)  routing T_31_1.sp4_h_l_39 <X> T_31_1.sp4_h_r_10
 (10 12)  (1628 28)  (1628 28)  routing T_31_1.sp4_h_l_39 <X> T_31_1.sp4_h_r_10


IO_Tile_33_1

 (5 0)  (1731 16)  (1731 16)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g0_1
 (6 0)  (1732 16)  (1732 16)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g0_1
 (7 0)  (1733 16)  (1733 16)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 16)  (1734 16)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g0_1
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (8 1)  (1734 17)  (1734 17)  routing T_33_1.span4_horz_41 <X> T_33_1.lc_trk_g0_1
 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_horz_23 <X> T_33_1.lc_trk_g1_7
 (6 14)  (1732 30)  (1732 30)  routing T_33_1.span4_horz_23 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_23 lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (4 11)  (196 5)  (196 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (6 11)  (198 5)  (198 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (305 8)  (305 8)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (6 6)  (306 8)  (306 8)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (7 6)  (307 8)  (307 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (4 7)  (304 9)  (304 9)  routing T_6_0.span4_vert_30 <X> T_6_0.lc_trk_g0_6
 (5 7)  (305 9)  (305 9)  routing T_6_0.span4_vert_30 <X> T_6_0.lc_trk_g0_6
 (6 7)  (306 9)  (306 9)  routing T_6_0.span4_vert_30 <X> T_6_0.lc_trk_g0_6
 (7 7)  (307 9)  (307 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_30 lc_trk_g0_6
 (8 7)  (308 9)  (308 9)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (10 10)  (320 4)  (320 4)  routing T_6_0.lc_trk_g0_6 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (10 11)  (320 5)  (320 5)  routing T_6_0.lc_trk_g0_6 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (346 6)  (346 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (4 0)  (412 15)  (412 15)  routing T_8_0.span4_vert_32 <X> T_8_0.lc_trk_g0_0
 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (5 1)  (413 14)  (413 14)  routing T_8_0.span4_vert_32 <X> T_8_0.lc_trk_g0_0
 (6 1)  (414 14)  (414 14)  routing T_8_0.span4_vert_32 <X> T_8_0.lc_trk_g0_0
 (7 1)  (415 14)  (415 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (563 12)  (563 12)  routing T_11_0.span4_horz_r_11 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (566 12)  (566 12)  routing T_11_0.span4_horz_r_11 <X> T_11_0.lc_trk_g0_3
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 4)  (617 11)  (617 11)  routing T_12_0.span4_horz_r_5 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g0_4 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (5 5)  (617 10)  (617 10)  routing T_12_0.span4_vert_20 <X> T_12_0.lc_trk_g0_4
 (6 5)  (618 10)  (618 10)  routing T_12_0.span4_vert_20 <X> T_12_0.lc_trk_g0_4
 (7 5)  (619 10)  (619 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (8 5)  (620 10)  (620 10)  routing T_12_0.span4_horz_r_5 <X> T_12_0.lc_trk_g0_5
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (12 2)  (796 12)  (796 12)  routing T_15_0.span4_vert_31 <X> T_15_0.span4_horz_l_13
 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (6 11)  (780 5)  (780 5)  routing T_15_0.span12_vert_10 <X> T_15_0.lc_trk_g1_2
 (7 11)  (781 5)  (781 5)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (6 3)  (834 13)  (834 13)  routing T_16_0.span12_vert_10 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (1 0)  (899 15)  (899 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span12_vert_16 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span12_vert_16 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_1 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1268 7)  (1268 7)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (5 8)  (1269 7)  (1269 7)  routing T_24_0.span4_vert_41 <X> T_24_0.lc_trk_g1_1
 (6 8)  (1270 7)  (1270 7)  routing T_24_0.span4_vert_41 <X> T_24_0.lc_trk_g1_1
 (7 8)  (1271 7)  (1271 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
 (8 8)  (1272 7)  (1272 7)  routing T_24_0.span4_vert_41 <X> T_24_0.lc_trk_g1_1
 (4 9)  (1268 6)  (1268 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (5 9)  (1269 6)  (1269 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (6 9)  (1270 6)  (1270 6)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g1_0
 (7 9)  (1271 6)  (1271 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (8 9)  (1272 6)  (1272 6)  routing T_24_0.span4_vert_41 <X> T_24_0.lc_trk_g1_1
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_0 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1287 2)  (1287 2)  routing T_24_0.span4_vert_43 <X> T_24_0.span4_horz_r_3
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1323 0)  (1323 0)  routing T_25_0.span4_horz_r_7 <X> T_25_0.lc_trk_g1_7
 (7 14)  (1325 0)  (1325 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1326 1)  (1326 1)  routing T_25_0.span4_horz_r_7 <X> T_25_0.lc_trk_g1_7


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (4 3)  (1472 13)  (1472 13)  routing T_28_0.span12_vert_18 <X> T_28_0.lc_trk_g0_2
 (6 3)  (1474 13)  (1474 13)  routing T_28_0.span12_vert_18 <X> T_28_0.lc_trk_g0_2
 (7 3)  (1475 13)  (1475 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g0_2 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (4 0)  (1526 15)  (1526 15)  routing T_29_0.span4_vert_40 <X> T_29_0.lc_trk_g0_0
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1526 14)  (1526 14)  routing T_29_0.span4_vert_40 <X> T_29_0.lc_trk_g0_0
 (5 1)  (1527 14)  (1527 14)  routing T_29_0.span4_vert_40 <X> T_29_0.lc_trk_g0_0
 (6 1)  (1528 14)  (1528 14)  routing T_29_0.span4_vert_40 <X> T_29_0.lc_trk_g0_0
 (7 1)  (1529 14)  (1529 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_4 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g1_4 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1526 3)  (1526 3)  routing T_29_0.span12_vert_4 <X> T_29_0.lc_trk_g1_4
 (4 13)  (1526 2)  (1526 2)  routing T_29_0.span12_vert_4 <X> T_29_0.lc_trk_g1_4
 (5 13)  (1527 2)  (1527 2)  routing T_29_0.span12_vert_4 <X> T_29_0.lc_trk_g1_4
 (7 13)  (1529 2)  (1529 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


