INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:55:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 buffer102/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer32/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 1.994ns (25.587%)  route 5.799ns (74.413%))
  Logic Levels:           21  (CARRY4=5 LUT3=2 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2331, unset)         0.508     0.508    buffer102/clk
                         FDRE                                         r  buffer102/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer102/outs_reg[0]/Q
                         net (fo=5, unplaced)         0.444     1.178    buffer261/fifo/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.297 r  buffer261/fifo/transmitValue_i_9__7/O
                         net (fo=1, unplaced)         0.000     1.297    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.581 r  cmpi1/transmitValue_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     1.588    cmpi1/transmitValue_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     1.723 r  cmpi1/transmitValue_reg_i_2/CO[0]
                         net (fo=99, unplaced)        0.271     1.994    fork97/control/generateBlocks[1].regblock/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.127     2.121 f  fork97/control/generateBlocks[1].regblock/dataReg[0]_i_2__1/O
                         net (fo=22, unplaced)        0.306     2.427    buffer264/fifo/fork97_outs_1_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     2.470 r  buffer264/fifo/transmitValue_i_3__109/O
                         net (fo=3, unplaced)         0.262     2.732    buffer264/fifo/transmitValue_i_3__109_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.775 r  buffer264/fifo/transmitValue_i_2__192/O
                         net (fo=9, unplaced)         0.285     3.060    control_merge1/tehb/control/transmitValue_reg_20
                         LUT5 (Prop_lut5_I4_O)        0.043     3.103 r  control_merge1/tehb/control/outputValid_i_4__6/O
                         net (fo=6, unplaced)         0.276     3.379    control_merge1/tehb/control/control_merge1_index
                         LUT5 (Prop_lut5_I4_O)        0.043     3.422 f  control_merge1/tehb/control/B_storeAddr[6]_INST_0_i_3/O
                         net (fo=28, unplaced)        0.312     3.734    buffer32/control/p_1_in
                         LUT5 (Prop_lut5_I4_O)        0.043     3.777 r  buffer32/control/B_storeAddr[1]_INST_0_i_1/O
                         net (fo=30, unplaced)        0.775     4.552    buffer32/control/dataReg_reg[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.595 r  buffer32/control/Memory[0][5]_i_1__5/O
                         net (fo=7, unplaced)         0.279     4.874    buffer123/fifo/D[5]
                         LUT3 (Prop_lut3_I0_O)        0.047     4.921 r  buffer123/fifo/Memory[0][5]_i_1__4/O
                         net (fo=4, unplaced)         0.729     5.650    cmpi8/buffer123_outs[5]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.693 r  cmpi8/transmitValue_i_16/O
                         net (fo=1, unplaced)         0.000     5.693    cmpi8/transmitValue_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.939 r  cmpi8/transmitValue_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.007     5.946    cmpi8/transmitValue_reg_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.996 r  cmpi8/transmitValue_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.996    cmpi8/transmitValue_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     6.118 f  cmpi8/transmitValue_reg_i_2/CO[2]
                         net (fo=6, unplaced)         0.276     6.394    fork41/control/generateBlocks[1].regblock/result[0]
                         LUT6 (Prop_lut6_I5_O)        0.122     6.516 f  fork41/control/generateBlocks[1].regblock/A_loadEn_INST_0_i_7/O
                         net (fo=2, unplaced)         0.233     6.749    buffer123/fifo/mux90_outs_valid
                         LUT5 (Prop_lut5_I1_O)        0.043     6.792 f  buffer123/fifo/Memory[0][6]_i_4/O
                         net (fo=5, unplaced)         0.272     7.064    buffer123/fifo/fullReg_reg
                         LUT3 (Prop_lut3_I0_O)        0.043     7.107 f  buffer123/fifo/transmitValue_i_12__1/O
                         net (fo=3, unplaced)         0.262     7.369    buffer123/fifo/Full_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.043     7.412 r  buffer123/fifo/transmitValue_i_2__94/O
                         net (fo=3, unplaced)         0.262     7.674    buffer123/fifo/transmitValue_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.043     7.717 r  buffer123/fifo/fullReg_i_4__5/O
                         net (fo=7, unplaced)         0.257     7.974    fork14/control/generateBlocks[3].regblock/dataReg_reg[7]_1
                         LUT6 (Prop_lut6_I3_O)        0.043     8.017 r  fork14/control/generateBlocks[3].regblock/dataReg[7]_i_1__6/O
                         net (fo=8, unplaced)         0.284     8.301    buffer32/E[0]
                         FDRE                                         r  buffer32/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=2331, unset)         0.483    15.183    buffer32/clk
                         FDRE                                         r  buffer32/dataReg_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.955    buffer32/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  6.654    




