-- -------------------------------------------------------------
--
--  Entity Declaration for clkgen
--
-- Generated
--  by:  wig
--  on:  Wed Aug  6 13:50:14 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: clkgen-e.vhd,v 1.1 2004/04/06 11:15:47 wig Exp $
-- $Date: 2004/04/06 11:15:47 $
-- $Log: clkgen-e.vhd,v $
-- Revision 1.1  2004/04/06 11:15:47  wig
-- Adding result/bugver
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.22 2003/07/23 13:34:40 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.14 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity clkgen
--
entity clkgen is
        -- Generics:
		-- No Generated Generics for Entity clkgen

    	-- Generated Port Declaration:
		-- No Generated Port for Entity clkgen

end clkgen;
--
-- End of Generated Entity clkgen
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
