{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 02:40:12 2021 " "Info: Processing started: Sat May 29 02:40:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c CLOCK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c CLOCK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74160:sec1\|6 register 74160:hour0\|9 273.6 MHz 3.655 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 273.6 MHz between source register \"74160:sec1\|6\" and destination register \"74160:hour0\|9\" (period= 3.655 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.436 ns + Longest register register " "Info: + Longest register to register delay is 3.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:sec1\|6 1 REG LCFF_X13_Y10_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N17; Fanout = 5; REG Node = '74160:sec1\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.275 ns) 1.080 ns inst7 2 COMB LCCOMB_X12_Y9_N14 14 " "Info: 2: + IC(0.805 ns) + CELL(0.275 ns) = 1.080 ns; Loc. = LCCOMB_X12_Y9_N14; Fanout = 14; COMB Node = 'inst7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { 74160:sec1|6 inst7 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -264 1136 1200 -184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.413 ns) 1.974 ns 74160:hour0\|13~1 3 COMB LCCOMB_X12_Y9_N2 2 " "Info: 3: + IC(0.481 ns) + CELL(0.413 ns) = 1.974 ns; Loc. = LCCOMB_X12_Y9_N2; Fanout = 2; COMB Node = '74160:hour0\|13~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { inst7 74160:hour0|13~1 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.419 ns) 2.650 ns 74160:hour0\|13~2 4 COMB LCCOMB_X12_Y9_N12 1 " "Info: 4: + IC(0.257 ns) + CELL(0.419 ns) = 2.650 ns; Loc. = LCCOMB_X12_Y9_N12; Fanout = 1; COMB Node = '74160:hour0\|13~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 74160:hour0|13~1 74160:hour0|13~2 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 3.352 ns 74160:hour0\|13~3 5 COMB LCCOMB_X12_Y9_N18 1 " "Info: 5: + IC(0.264 ns) + CELL(0.438 ns) = 3.352 ns; Loc. = LCCOMB_X12_Y9_N18; Fanout = 1; COMB Node = '74160:hour0\|13~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { 74160:hour0|13~2 74160:hour0|13~3 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.436 ns 74160:hour0\|9 6 REG LCFF_X12_Y9_N19 5 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.436 ns; Loc. = LCFF_X12_Y9_N19; Fanout = 5; REG Node = '74160:hour0\|9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74160:hour0|13~3 74160:hour0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 47.41 % ) " "Info: Total cell delay = 1.629 ns ( 47.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.807 ns ( 52.59 % ) " "Info: Total interconnect delay = 1.807 ns ( 52.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { 74160:sec1|6 inst7 74160:hour0|13~1 74160:hour0|13~2 74160:hour0|13~3 74160:hour0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.436 ns" { 74160:sec1|6 {} inst7 {} 74160:hour0|13~1 {} 74160:hour0|13~2 {} 74160:hour0|13~3 {} 74160:hour0|9 {} } { 0.000ns 0.805ns 0.481ns 0.257ns 0.264ns 0.000ns } { 0.000ns 0.275ns 0.413ns 0.419ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.357 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns 74160:hour0\|9 3 REG LCFF_X12_Y9_N19 5 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X12_Y9_N19; Fanout = 5; REG Node = '74160:hour0\|9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { CLK~clkctrl 74160:hour0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { CLK CLK~clkctrl 74160:hour0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour0|9 {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.362 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns 74160:sec1\|6 3 REG LCFF_X13_Y10_N17 5 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X13_Y10_N17; Fanout = 5; REG Node = '74160:sec1\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { CLK~clkctrl 74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLK CLK~clkctrl 74160:sec1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec1|6 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { CLK CLK~clkctrl 74160:hour0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour0|9 {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLK CLK~clkctrl 74160:sec1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec1|6 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { 74160:sec1|6 inst7 74160:hour0|13~1 74160:hour0|13~2 74160:hour0|13~3 74160:hour0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.436 ns" { 74160:sec1|6 {} inst7 {} 74160:hour0|13~1 {} 74160:hour0|13~2 {} 74160:hour0|13~3 {} 74160:hour0|9 {} } { 0.000ns 0.805ns 0.481ns 0.257ns 0.264ns 0.000ns } { 0.000ns 0.275ns 0.413ns 0.419ns 0.438ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { CLK CLK~clkctrl 74160:hour0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour0|9 {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLK CLK~clkctrl 74160:sec1|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec1|6 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74160:min1\|8 PE CLK 7.867 ns register " "Info: tsu for register \"74160:min1\|8\" (data pin = \"PE\", clock pin = \"CLK\") is 7.867 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.254 ns + Longest pin register " "Info: + Longest pin to register delay is 10.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns PE 1 PIN PIN_26 35 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_26; Fanout = 35; PIN Node = 'PE'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PE } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 480 -32 136 496 "PE" "" } { -296 104 144 -280 "PE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.767 ns) + CELL(0.398 ns) 8.027 ns 74160:min1\|11~2 2 COMB LCCOMB_X12_Y8_N2 1 " "Info: 2: + IC(6.767 ns) + CELL(0.398 ns) = 8.027 ns; Loc. = LCCOMB_X12_Y8_N2; Fanout = 1; COMB Node = '74160:min1\|11~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.165 ns" { PE 74160:min1|11~2 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.150 ns) 8.895 ns 74160:min1\|11~3 3 COMB LCCOMB_X12_Y9_N6 2 " "Info: 3: + IC(0.718 ns) + CELL(0.150 ns) = 8.895 ns; Loc. = LCCOMB_X12_Y9_N6; Fanout = 2; COMB Node = '74160:min1\|11~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { 74160:min1|11~2 74160:min1|11~3 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.150 ns) 9.774 ns 74160:min1\|12~2 4 COMB LCCOMB_X12_Y8_N12 1 " "Info: 4: + IC(0.729 ns) + CELL(0.150 ns) = 9.774 ns; Loc. = LCCOMB_X12_Y8_N12; Fanout = 1; COMB Node = '74160:min1\|12~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { 74160:min1|11~3 74160:min1|12~2 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 10.170 ns 74160:min1\|12~3 5 COMB LCCOMB_X12_Y8_N14 1 " "Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 10.170 ns; Loc. = LCCOMB_X12_Y8_N14; Fanout = 1; COMB Node = '74160:min1\|12~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { 74160:min1|12~2 74160:min1|12~3 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.254 ns 74160:min1\|8 6 REG LCFF_X12_Y8_N15 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.254 ns; Loc. = LCFF_X12_Y8_N15; Fanout = 3; REG Node = '74160:min1\|8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74160:min1|12~3 74160:min1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.794 ns ( 17.50 % ) " "Info: Total cell delay = 1.794 ns ( 17.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.460 ns ( 82.50 % ) " "Info: Total interconnect delay = 8.460 ns ( 82.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.254 ns" { PE 74160:min1|11~2 74160:min1|11~3 74160:min1|12~2 74160:min1|12~3 74160:min1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.254 ns" { PE {} PE~combout {} 74160:min1|11~2 {} 74160:min1|11~3 {} 74160:min1|12~2 {} 74160:min1|12~3 {} 74160:min1|8 {} } { 0.000ns 0.000ns 6.767ns 0.718ns 0.729ns 0.246ns 0.000ns } { 0.000ns 0.862ns 0.398ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.351 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.537 ns) 2.351 ns 74160:min1\|8 3 REG LCFF_X12_Y8_N15 3 " "Info: 3: + IC(0.703 ns) + CELL(0.537 ns) = 2.351 ns; Loc. = LCFF_X12_Y8_N15; Fanout = 3; REG Node = '74160:min1\|8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { CLK~clkctrl 74160:min1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.91 % ) " "Info: Total cell delay = 1.526 ns ( 64.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 35.09 % ) " "Info: Total interconnect delay = 0.825 ns ( 35.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLK CLK~clkctrl 74160:min1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:min1|8 {} } { 0.000ns 0.000ns 0.122ns 0.703ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.254 ns" { PE 74160:min1|11~2 74160:min1|11~3 74160:min1|12~2 74160:min1|12~3 74160:min1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.254 ns" { PE {} PE~combout {} 74160:min1|11~2 {} 74160:min1|11~3 {} 74160:min1|12~2 {} 74160:min1|12~3 {} 74160:min1|8 {} } { 0.000ns 0.000ns 6.767ns 0.718ns 0.729ns 0.246ns 0.000ns } { 0.000ns 0.862ns 0.398ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLK CLK~clkctrl 74160:min1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:min1|8 {} } { 0.000ns 0.000ns 0.122ns 0.703ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK S0\[0\] 74160:sec0\|6 7.446 ns register " "Info: tco from clock \"CLK\" to destination pin \"S0\[0\]\" through register \"74160:sec0\|6\" is 7.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.362 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns 74160:sec0\|6 3 REG LCFF_X12_Y10_N17 8 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X12_Y10_N17; Fanout = 8; REG Node = '74160:sec0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { CLK~clkctrl 74160:sec0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLK CLK~clkctrl 74160:sec0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|6 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.834 ns + Longest register pin " "Info: + Longest register to pin delay is 4.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:sec0\|6 1 REG LCFF_X12_Y10_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y10_N17; Fanout = 8; REG Node = '74160:sec0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:sec0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(2.799 ns) 4.834 ns S0\[0\] 2 PIN PIN_31 0 " "Info: 2: + IC(2.035 ns) + CELL(2.799 ns) = 4.834 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'S0\[0\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { 74160:sec0|6 S0[0] } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 184 1344 1520 200 "S0\[3..0\]" "" } { 192 1200 1318 204 "S0\[1\]" "" } { 208 1200 1323 220 "S0\[2\]" "" } { 224 1248 1318 236 "S0\[3\]" "" } { 176 1264 1316 188 "S0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.799 ns ( 57.90 % ) " "Info: Total cell delay = 2.799 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.035 ns ( 42.10 % ) " "Info: Total interconnect delay = 2.035 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { 74160:sec0|6 S0[0] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.834 ns" { 74160:sec0|6 {} S0[0] {} } { 0.000ns 2.035ns } { 0.000ns 2.799ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { CLK CLK~clkctrl 74160:sec0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|6 {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { 74160:sec0|6 S0[0] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.834 ns" { 74160:sec0|6 {} S0[0] {} } { 0.000ns 2.035ns } { 0.000ns 2.799ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74160:hour0\|6 H0P\[0\] CLK 0.206 ns register " "Info: th for register \"74160:hour0\|6\" (data pin = \"H0P\[0\]\", clock pin = \"CLK\") is 0.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.357 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns 74160:hour0\|6 3 REG LCFF_X13_Y9_N17 8 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 8; REG Node = '74160:hour0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { CLK~clkctrl 74160:hour0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { CLK CLK~clkctrl 74160:hour0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour0|6 {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.417 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns H0P\[0\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'H0P\[0\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0P[0] } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 648 -96 72 664 "H0P\[3..0\]" "" } { 872 170 256 888 "H0P\[0\]" "" } { 952 170 256 968 "H0P\[1\]" "" } { 1032 170 256 1048 "H0P\[2\]" "" } { 1112 168 256 1128 "H0P\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.366 ns) 2.417 ns 74160:hour0\|6 2 REG LCFF_X13_Y9_N17 8 " "Info: 2: + IC(1.062 ns) + CELL(0.366 ns) = 2.417 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 8; REG Node = '74160:hour0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { H0P[0] 74160:hour0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 56.06 % ) " "Info: Total cell delay = 1.355 ns ( 56.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 43.94 % ) " "Info: Total interconnect delay = 1.062 ns ( 43.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { H0P[0] 74160:hour0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { H0P[0] {} H0P[0]~combout {} 74160:hour0|6 {} } { 0.000ns 0.000ns 1.062ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { CLK CLK~clkctrl 74160:hour0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour0|6 {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { H0P[0] 74160:hour0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { H0P[0] {} H0P[0]~combout {} 74160:hour0|6 {} } { 0.000ns 0.000ns 1.062ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 02:40:12 2021 " "Info: Processing ended: Sat May 29 02:40:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
