m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Github/ECE385/Final_Project/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1639363347
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IBiM[;hQi]R7SC9<@E3ieS1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1639288291
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
Z4 L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1639363347.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-vlog01compat -work lab8_soc
Z8 !s92 -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules
Z9 tCvgOpt 0
valtera_avalon_st_clock_crosser
Z10 !s110 1639363350
!i10b 1
!s100 YbU`iK^TYJ_9Hz`CZekjQ3
ITI84f4JZFY[4Y7nJS^Y1N3
R2
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
L0 22
R5
r1
!s85 0
31
Z11 !s108 1639363350.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!i113 1
R7
R8
R9
valtera_avalon_st_handshake_clock_crosser
R10
!i10b 1
!s100 3f<J9K;e[9FU@JKn0^PK?0
Ij>X[H=P;E1`6N92YV027o1
R2
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Z12 L0 24
R5
r1
!s85 0
31
R11
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!i113 1
R7
R8
R9
valtera_merlin_arb_adder
Z13 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R10
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
I`kca`kW75PkCb]W=NlnB80
R2
Z14 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R3
Z15 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Z16 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
R11
Z17 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv|
Z18 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
Z19 o-sv -work lab8_soc
Z20 !s92 -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules
R9
valtera_merlin_arbitrator
R13
R10
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
Iga^@Zlf3NF0DhP>hfM^:93
R2
R14
S1
R0
R3
R15
R16
L0 103
R5
r1
!s85 0
31
R11
R17
R18
!i113 1
R19
R20
R9
valtera_merlin_burst_uncompressor
R13
Z21 !s110 1639363352
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IUB`1[UQ5_n@:6NW@Pn;oB1
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R5
r1
!s85 0
31
Z22 !s108 1639363352.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R19
R20
R9
valtera_merlin_master_agent
R13
R21
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
I?YmP`gn5oPRmTkM?<aTgl0
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R5
r1
!s85 0
31
R22
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R19
R20
R9
valtera_merlin_master_translator
R13
R21
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I>Gl0J=2_3[>knlW>z7ARR3
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R22
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R19
R20
R9
valtera_merlin_slave_agent
R13
R21
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
I3OZ9mkK_aL5JPYPb3[QP:2
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
Z23 L0 34
R5
r1
!s85 0
31
R22
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R19
R20
R9
valtera_merlin_slave_translator
R13
R21
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I0oOgaOeiSNGmF`10SC4@T1
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R22
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R19
R20
R9
valtera_reset_controller
R1
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IbQ0I@4OcU]n_M9^3G2z5X1
R2
R0
Z24 w1639288289
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
R6
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v|
!i113 1
R7
R8
R9
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
II>e_Z2h4X?`bcG923Ce;Q3
R2
R0
R24
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
R12
R5
r1
!s85 0
31
R6
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R7
R8
R9
valtera_std_synchronizer_nocut
R10
!i10b 1
!s100 b8zV2<79GgkNg0GC<P[GJ2
I[a@cllL]n3;EmELW=Ig<Q2
R2
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
L0 44
R5
r1
!s85 0
31
R11
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v|
!i113 1
R7
R8
R9
vlab8_soc
R1
!i10b 1
!s100 kM:^BRBz<bM5ob`H@nId_3
IL8<>W<]aBjf=JZcSckBde0
R2
R0
w1639288202
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v
L0 6
R5
r1
!s85 0
31
!s108 1639363346.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v|
!i113 1
R7
!s92 -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis
R9
vlab8_soc_irq_mapper
R13
R10
!i10b 1
!s100 i:Dk0T<C<IAh=]2[XU43d0
IGQDTAJ42RVPK0gD]=jz=;2
R2
!s105 lab8_soc_irq_mapper_sv_unit
S1
R0
R24
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
R11
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv|
!i113 1
R19
R20
R9
vlab8_soc_jtag_uart_0
Z25 !s110 1639363349
!i10b 1
!s100 CJD0]eXeSmcnXQ;?1M<3A3
I0V4hROHN<65eWB0B1f@5b0
R2
R0
Z26 w1639288206
Z27 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
Z28 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
L0 331
R5
r1
!s85 0
31
Z29 !s108 1639363349.000000
Z30 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v|
Z31 !s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v|
!i113 1
R7
R8
R9
vlab8_soc_jtag_uart_0_scfifo_r
R25
!i10b 1
!s100 1JieNa4U<MLDYYDbQnHSj2
IQdbdB09YIab[n01kLz_i;3
R2
R0
R26
R27
R28
L0 243
R5
r1
!s85 0
31
R29
R30
R31
!i113 1
R7
R8
R9
vlab8_soc_jtag_uart_0_scfifo_w
R25
!i10b 1
!s100 NNb8EMJSGOko@R;K4kk_O0
I71ak^n_LNibnSW7A]K@a[2
R2
R0
R26
R27
R28
L0 78
R5
r1
!s85 0
31
R29
R30
R31
!i113 1
R7
R8
R9
vlab8_soc_jtag_uart_0_sim_scfifo_r
R25
!i10b 1
!s100 5Q7e8R]@WIeVZ<GoMU05G3
IL;MEa2;Y`V4XHeX4zNo4R3
R2
R0
R26
R27
R28
L0 164
R5
r1
!s85 0
31
R29
R30
R31
!i113 1
R7
R8
R9
vlab8_soc_jtag_uart_0_sim_scfifo_w
R25
!i10b 1
!s100 IO6zCmT:c8O>BX_UZa[9k2
IdFU>BXYjG9WZi`<[O]Jg;3
R2
R0
R26
R27
R28
R4
R5
r1
!s85 0
31
R29
R30
R31
!i113 1
R7
R8
R9
vlab8_soc_keycode1
R25
!i10b 1
!s100 mkoD?VOE4:R8m]bXkLGO<3
IdJ2A>6_IIHA8nkj>FidoW2
R2
R0
R26
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v
R4
R5
r1
!s85 0
31
R29
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v|
!i113 1
R7
R8
R9
vlab8_soc_mm_interconnect_0
R1
!i10b 1
!s100 Poad55NFK?BfJ@[0C_m0c0
ITNY9@L6>A4ZY=`mDn?<j`3
R2
R0
R24
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R6
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v|
!i113 1
R7
R8
R9
vlab8_soc_mm_interconnect_0_avalon_st_adapter
R1
!i10b 1
!s100 43o2z_MeJJ_gDmMW?:a5n0
IU<4WTK8IViL@MmB6[XlYU0
R2
R0
Z32 w1639288293
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R6
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
R9
vlab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R13
R10
!i10b 1
!s100 V`im:a`SiWT2zFY6dmF=k0
IM1WUBQ[B5cQV7=WKTCDEm2
R2
!s105 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R32
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R5
r1
!s85 0
31
R11
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_cmd_demux
R13
Z33 !s110 1639363351
!i10b 1
!s100 ZH0f1cL;2ijo>0nkj76Y31
IoU3@a;43m]^WcPK`U4k>g3
R2
!s105 lab8_soc_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
Z34 L0 43
R5
r1
!s85 0
31
Z35 !s108 1639363351.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_cmd_demux_001
R13
R33
!i10b 1
!s100 797zKP_I`:7MnJHK86^]R2
IoCPcYKe4:_Im>2QGlEJGz2
R2
!s105 lab8_soc_mm_interconnect_0_cmd_demux_001_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
R34
R5
r1
!s85 0
31
R35
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_cmd_mux
R13
R33
!i10b 1
!s100 eZAz`KCj^Yz]=aJUWcHYW0
I9hD9VSAe0mVdGX>07liS=0
R2
!s105 lab8_soc_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
Z36 L0 51
R5
r1
!s85 0
31
R35
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_cmd_mux_001
R13
R33
!i10b 1
!s100 Yoz>:<A:H1g4f0o98dPSl0
I[VzChf<j=_970kRn5`f5V0
R2
!s105 lab8_soc_mm_interconnect_0_cmd_mux_001_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
R36
R5
r1
!s85 0
31
R35
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_router
R13
R21
!i10b 1
!s100 =HDhiz]@HTdMKQHczlD471
IK;48F4KeVnX<3AC:m;f4_1
R2
Z37 !s105 lab8_soc_mm_interconnect_0_router_sv_unit
S1
R0
R3
Z38 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
Z39 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
Z40 L0 84
R5
r1
!s85 0
31
R22
Z41 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv|
Z42 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_router_001
R13
R21
!i10b 1
!s100 ?3KPlEIC0=OA4HSj7a<kf0
I5oDH2bF]M5?FJde@k`ffz3
R2
Z43 !s105 lab8_soc_mm_interconnect_0_router_001_sv_unit
S1
R0
R3
Z44 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
Z45 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
R40
R5
r1
!s85 0
31
R35
Z46 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv|
Z47 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_router_001_default_decode
R13
R21
!i10b 1
!s100 @EUBC3_Lohm>C8O:OIMN40
IP<h=mDD2N[gFUM5A9o7;91
R2
R43
S1
R0
R3
R44
R45
Z48 L0 45
R5
r1
!s85 0
31
R35
R46
R47
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_router_002
R13
R33
!i10b 1
!s100 CP6Kk6eQ1bZ3JnSgCQQ451
I?a354^1iTQVP3F6YMca;73
R2
Z49 !s105 lab8_soc_mm_interconnect_0_router_002_sv_unit
S1
R0
R3
Z50 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
Z51 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
R40
R5
r1
!s85 0
31
R35
Z52 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv|
Z53 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_router_002_default_decode
R13
R33
!i10b 1
!s100 B7><URR^7HF?EGL]09F5H3
IzX^P?cRV`>BamzKDdmoN>0
R2
R49
S1
R0
R3
R50
R51
R48
R5
r1
!s85 0
31
R35
R52
R53
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_router_003
R13
R33
!i10b 1
!s100 1X^mGL>ISTAhC;5PgieIY1
Ic>U2fFoI;QjnOOdkNCz8f1
R2
Z54 !s105 lab8_soc_mm_interconnect_0_router_003_sv_unit
S1
R0
R3
Z55 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
Z56 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
R40
R5
r1
!s85 0
31
R35
Z57 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv|
Z58 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_router_003_default_decode
R13
R33
!i10b 1
!s100 AUblZ>PDh6Zz?FXLbUbYg1
I`<6gZ<l=FV9zd[=WCjYaD3
R2
R54
S1
R0
R3
R55
R56
R48
R5
r1
!s85 0
31
R35
R57
R58
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_router_default_decode
R13
R21
!i10b 1
!s100 nd4A>1]=f:5Oz74zC76YB3
Im;=1dS>AJFYT2V8Yd7hfC0
R2
R37
S1
R0
R3
R38
R39
R48
R5
r1
!s85 0
31
R22
R41
R42
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_rsp_demux
R13
R33
!i10b 1
!s100 Q;YJ10fkfl388IF7Gc_L]1
I58d6Ug3<AJ5][WgNo18Od1
R2
!s105 lab8_soc_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
R34
R5
r1
!s85 0
31
R35
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_rsp_demux_001
R13
R33
!i10b 1
!s100 ]dH[dT=BAmXg1Nm1[LSV=3
I4]T@nVh=SO^E5hdZ905i`1
R2
!s105 lab8_soc_mm_interconnect_0_rsp_demux_001_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
R34
R5
r1
!s85 0
31
R35
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_rsp_mux
R13
R33
!i10b 1
!s100 L4YO:X3=4PjHj?Cf<K6eo1
IUHNza453KF6;R`Sj]L@=Y3
R2
!s105 lab8_soc_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
R36
R5
r1
!s85 0
31
R35
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv|
!i113 1
R19
R20
R9
vlab8_soc_mm_interconnect_0_rsp_mux_001
R13
R10
!i10b 1
!s100 K^I_3k7VbH:9^eITS;K?d2
IUNT6Noc;B4g]0<heT1dkF3
R2
!s105 lab8_soc_mm_interconnect_0_rsp_mux_001_sv_unit
S1
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
R36
R5
r1
!s85 0
31
R11
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R19
R20
R9
vlab8_soc_nios2_gen2_0
Z59 !s110 1639363348
!i10b 1
!s100 ?EHKUa<Si2hKCm839UD771
IkFE7I<>h^GMc8=bCbgP@g0
R2
R0
Z60 w1639288209
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
L0 9
R5
r1
!s85 0
31
Z61 !s108 1639363348.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v|
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu
R59
!i10b 1
!s100 nLQGb04F=e9dEjbgc3o300
I2[02AO6L;JC@?Fd1MA:Bk0
R2
R0
R3
Z62 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
Z63 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
L0 2834
R5
r1
!s85 0
31
R61
Z64 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v|
Z65 !s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v|
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk
R59
!i10b 1
!s100 =V@534MnblH3?Wjal1U5i1
IbRZMTMf>EV<iJV1N?PNLd3
R2
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
R4
R5
r1
!s85 0
31
R61
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_debug_slave_tck
R59
!i10b 1
!s100 VcFB42X2z5bWg>>MOb42^1
IPGK0L1MJzE;:]BL`Mcl>H3
R2
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
R4
R5
r1
!s85 0
31
R61
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper
R25
!i10b 1
!s100 okUV`814ADld@?k8f7A<F2
I`P<Tb8[=4;QM91mokYO0k3
R2
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
R4
R5
r1
!s85 0
31
R29
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg
R59
!i10b 1
!s100 1V?Ai^2UT?=^NzX4R[?D_3
ILl??1zlR`zGi?MN11>ak?0
R2
R0
R3
R62
R63
L0 2023
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci
R59
!i10b 1
!s100 zWQhG62gf^@f`T8Fb15iB0
I<CTYjIT=PodW:XYC:6LL:2
R2
R0
R3
R62
R63
L0 2362
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_break
R59
!i10b 1
!s100 PDcWM`[4?A1U^N;Nl?SY13
IEEn`^zD7^1Oa2QOkzf2ZL0
R2
R0
R3
R62
R63
L0 295
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
R59
!i10b 1
!s100 11HDo7@=CNO0?>DmSO[TI2
IzJkFLfX_fb9E8>TdLI7>b0
R2
R0
R3
R62
R63
L0 1265
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
R59
!i10b 1
!s100 @X<zbgN?kz6o1Ui@0MZmA0
IdfLEEc9;9?8fe@8l]WLo:0
R2
R0
R3
R62
R63
L0 795
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_debug
R59
!i10b 1
!s100 JlG_HZoVJOJ2H_@<2Af9a1
I=4A50D4aI?HkDTa?dV23a2
R2
R0
R3
R62
R63
L0 153
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
R59
!i10b 1
!s100 R8n1j@nFZin3jc]g]1ELE2
IeDm5Obcg0^b;WaF3;VC1@2
R2
R0
R3
R62
R63
L0 1183
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo
R59
!i10b 1
!s100 zjFVdH0YTV59YVK7fAPHg1
IcM=DMDaYG^P41Zgi3B<LZ1
R2
R0
R3
R62
R63
L0 1427
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
R59
!i10b 1
!s100 93Fo?na5dAom5mMU@<dC<3
IT:<VRC`JFkWQEe7PSl<=N1
R2
R0
R3
R62
R63
L0 1380
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
R59
!i10b 1
!s100 VO6lNZP[P@^BTVQjVM]TL3
IUd_Vh04=38n1UIC?H4EQW0
R2
R0
R3
R62
R63
L0 1337
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_im
R59
!i10b 1
!s100 b0Lg?48[Y^Yf54fJzLLXV3
IAT:Y;J02_l3`[6b?nanR:2
R2
R0
R3
R62
R63
L0 1936
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace
R59
!i10b 1
!s100 DlahG`KLUggk[_MMQSzco0
IeDz[=iM5?W<K>>Tlnc<@03
R2
R0
R3
R62
R63
L0 982
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_pib
R59
!i10b 1
!s100 ImGl^4OMLZ8>2mZn;=88a1
IL:F=]VNE6bHom^diMhfj_1
R2
R0
R3
R62
R63
L0 1913
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
R59
!i10b 1
!s100 <?W[k7NA`M0MjZDUFoWn82
I`73TBi0fZ2TGJC^MQRejH1
R2
R0
R3
R62
R63
L0 1115
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
R59
!i10b 1
!s100 Q]m]<V:^EkLJ3T^[z@Qfg0
I^cNJcCOj:INi`]0_AYWOB1
R2
R0
R3
R62
R63
L0 588
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_ocimem
R59
!i10b 1
!s100 45CE20T9zRk6hSnf7RA@W1
IUbkD^lAg1OWLkK7jOAkX=3
R2
R0
R3
R62
R63
L0 2181
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors
R59
!i10b 1
!s100 eJN?h=AAR[K_oc?53LX>`2
ISG0=2@C`FYG_>M9nJ:N9>2
R2
R0
R3
R62
R63
L0 2006
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
R59
!i10b 1
!s100 d@kdJEYnIMNh6_P[=@W^C1
Idi2QG;KH:3K`nPHheJ7gZ2
R2
R0
R3
R62
R63
L0 2116
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_register_bank_a_module
R59
!i10b 1
!s100 UU<z07X7oZ0mh?QR@on]@2
IPlU5f<3YX3UlPOPL0RGHH2
R2
R0
R3
R62
R63
R4
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_register_bank_b_module
R59
!i10b 1
!s100 nfP;fCFKFa7Y6Wn5DzJVL3
If5iJF77RPi0^IGgY7`dfd2
R2
R0
R3
R62
R63
L0 87
R5
r1
!s85 0
31
R61
R64
R65
!i113 1
R7
R8
R9
vlab8_soc_nios2_gen2_0_cpu_test_bench
R25
!i10b 1
!s100 ZI3;Ah>cBlWWRK21`GL2X3
I9`N1XidLI47n_nGP;=[A`1
R2
R0
R3
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
R4
R5
r1
!s85 0
31
R29
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v|
!i113 1
R7
R8
R9
vlab8_soc_onchip_memory2_0
R59
!i10b 1
!s100 8c05kY>4EdQOGJS3g]Mcf1
I>kI;2C4e:KMRWm18dD6FL2
R2
R0
R60
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
R4
R5
r1
!s85 0
31
R61
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v|
!i113 1
R7
R8
R9
vlab8_soc_otg_hpi_address
R59
!i10b 1
!s100 =^Qo8^2bHK]UA_[TLQ>hW0
IN?Ij8GzHB]Q3Gh89HG@:M2
R2
R0
R60
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
R4
R5
r1
!s85 0
31
R61
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v|
!i113 1
R7
R8
R9
vlab8_soc_otg_hpi_cs
R59
!i10b 1
!s100 F1P?R^?amheSNULcE?YZ12
IHGBJRT26>?eS37`;KUY0>0
R2
R0
R60
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
R4
R5
r1
!s85 0
31
R61
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v|
!i113 1
R7
R8
R9
vlab8_soc_otg_hpi_data
R59
!i10b 1
!s100 QzTP]9nLQa::f]mG?Q>o72
I2@88h;TGK^`l:8]bfhTdR0
R2
R0
Z66 w1639288210
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
R4
R5
r1
!s85 0
31
R61
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v|
!i113 1
R7
R8
R9
vlab8_soc_sdram
R1
!i10b 1
!s100 ^RC^j>RgM<ofj6<FK]h_61
I;B9f^4G]gi3Rhk1V`5@WH3
R2
R0
R66
Z67 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v
Z68 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v
L0 159
R5
r1
!s85 0
31
R6
Z69 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v|
Z70 !s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v|
!i113 1
R7
R8
R9
vlab8_soc_sdram_input_efifo_module
R1
!i10b 1
!s100 Y1XXF5<:BFeA_NYNio[nB1
I7`4:3A@hb1nCYL@1maJWQ3
R2
R0
R66
R67
R68
R4
R5
r1
!s85 0
31
R6
R69
R70
!i113 1
R7
R8
R9
vlab8_soc_sdram_pll
R1
!i10b 1
!s100 z22k4<?c07;GbIhLMb28U2
IaZVLYH`Z1?Qz]`hS3Uh:m1
R2
R0
Z71 w1639288218
Z72 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
Z73 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
L0 218
R5
r1
!s85 0
31
R6
Z74 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v|
Z75 !s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v|
!i113 1
R7
R8
R9
vlab8_soc_sdram_pll_altpll_lqa2
R1
!i10b 1
!s100 @Tn5LRP0fVGiCW4IUMUbm1
I1QZSldBT^N1Dk4MzQEkAM1
R2
R0
R71
R72
R73
L0 131
R5
r1
!s85 0
31
R6
R74
R75
!i113 1
R7
R8
R9
vlab8_soc_sdram_pll_dffpipe_l2c
R1
!i10b 1
!s100 9@7_bjiX:ZARLgDe>=?4T3
Ii@PN=Vo_Q45Knb_OnoG0o0
R2
R0
R71
R72
R73
L0 38
R5
r1
!s85 0
31
R6
R74
R75
!i113 1
R7
R8
R9
vlab8_soc_sdram_pll_stdsync_sv6
R1
!i10b 1
!s100 49^KngRU@4QC:k3bfZSz`2
I]h]^O]G1k5FX`=DPWRN`j2
R2
R0
R71
R72
R73
L0 99
R5
r1
!s85 0
31
R6
R74
R75
!i113 1
R7
R8
R9
vlab8_soc_sysid_qsys_0
R1
!i10b 1
!s100 f^5ISM[:9Hz3nijAR?ZBR1
Ii<WVX][Mm=en]0YkDjDgK0
R2
R0
R71
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
R23
R5
r1
!s85 0
31
R6
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v|
!i113 1
R7
R8
R9
