INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sources_1/imports/TP1/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sources_1/new/inpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INPUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sim_1/new/aluTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sim_1/new/testInput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testInput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sim_1/new/testGeneral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testGeneral
ERROR: [VRFC 10-2989] 'o_o' is not declared [C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sim_1/new/testGeneral.v:91]
ERROR: [VRFC 10-2865] module 'testGeneral' ignored due to previous errors [C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sim_1/new/testGeneral.v:15]
