// Seed: 3792381499
module module_0 #(
    parameter id_1 = 32'd0,
    parameter id_2 = 32'd8
) ();
  defparam id_1 = id_1, id_2 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input logic id_4,
    output supply1 id_5,
    output uwire id_6
);
  id_8(
      .id_0(-1 + id_5), .id_1(1 - id_0), .id_2(-1)
  );
  assign id_5 = 1;
  module_0 modCall_1 ();
  bit id_9, id_10, id_11;
  final begin : LABEL_0
    id_9 <= id_4;
  end
endmodule
