// Seed: 297187726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    .id_28(id_15),
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign {1, id_8 == 1 + 1, 1'b0 - id_21} = 1;
  wire id_29;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5 :
  assert property (@(id_3) id_2[1])
  else;
  assign id_1[1] = id_5;
  assign id_4 = 1;
  wire id_6;
  wire id_7;
  module_0(
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_4,
      id_4,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_6
  );
  assign id_5 = "";
  integer id_8 (
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(id_6),
      .id_4(1),
      .id_5(1),
      .id_6(id_5),
      .id_7()
  );
  wire id_9 = id_9;
endmodule
