0.6
2018.3
Dec  7 2018
00:33:28
D:/VivadoProject/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/VivadoProject/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div.v,1637147980,verilog,,D:/VivadoProject/实验3 利用IP设计电路/memory_top.v,,clk_div,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/VivadoProject/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div_clk_wiz.v,1637147980,verilog,,D:/VivadoProject/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div.v,,clk_div_clk_wiz,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/VivadoProject/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v,1637076690,verilog,,D:/VivadoProject/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div_1/clk_div_clk_wiz.v,,led_mem,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/VivadoProject/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v,1637854089,verilog,,D:/VivadoProject/实验3 利用IP设计电路/testbench.v,,memory_w_r,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/VivadoProject/实验3 利用IP设计电路/memory_top.v,1637850015,verilog,,D:/VivadoProject/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v,,memory_top,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
D:/VivadoProject/实验3 利用IP设计电路/testbench.v,1637210144,verilog,,,,testbench,,,../../../../memory_w_r.srcs/sources_1/ip/clk_div_1,,,,,
