Timing Analyzer report for niosv_soc_epcs_sdram_freertos_top
Sat Sep 28 16:23:53 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'EXT_CLK_50MHz'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'EXT_CLK_50MHz'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 36. Slow 1200mV 0C Model Setup: 'EXT_CLK_50MHz'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'EXT_CLK_50MHz'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 56. Fast 1200mV 0C Model Setup: 'EXT_CLK_50MHz'
 57. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 60. Fast 1200mV 0C Model Hold: 'EXT_CLK_50MHz'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 67. Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; niosv_soc_epcs_sdram_freertos_top                          ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE22F17C6                                               ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.82        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.0%      ;
;     Processor 3            ;  14.3%      ;
;     Processor 4            ;  10.4%      ;
;     Processors 5-14        ;   4.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                           ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                       ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; ../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sat Sep 28 16:23:51 2024 ;
; ../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sat Sep 28 16:23:51 2024 ;
; ../constraints/timing_de0nano_brd.sdc                                               ; OK     ; Sat Sep 28 16:23:51 2024 ;
+-------------------------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+
; Clock Name                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                       ; Targets                                        ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+
; altera_reserved_tck                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                              ; { altera_reserved_tck }                        ;
; EXT_CLK_50MHz                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                              ; { EXT_CLK_50MHz }                              ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] } ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] } ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] } ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 85.84 MHz  ; 85.84 MHz       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 104.36 MHz ; 104.36 MHz      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 114.73 MHz ; 114.73 MHz      ; altera_reserved_tck                        ;      ;
; 177.97 MHz ; 177.97 MHz      ; EXT_CLK_50MHz                              ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.418  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.175 ; 0.000         ;
; EXT_CLK_50MHz                              ; 14.381 ; 0.000         ;
; altera_reserved_tck                        ; 45.642 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.313 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.313 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.357 ; 0.000         ;
; altera_reserved_tck                        ; 0.358 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.852  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 17.039 ; 0.000         ;
; altera_reserved_tck                        ; 48.283 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.893 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 2.036 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3.532 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.736  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.588  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.742 ; 0.000         ;
; altera_reserved_tck                        ; 49.541 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.384     ; 9.193      ;
; 0.555 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.386     ; 9.054      ;
; 0.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 9.368      ;
; 0.591 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 9.358      ;
; 0.593 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 9.331      ;
; 0.593 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 9.331      ;
; 0.597 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 9.350      ;
; 0.604 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 9.321      ;
; 0.606 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 9.347      ;
; 0.611 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 9.349      ;
; 0.620 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.009      ; 9.384      ;
; 0.620 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 9.323      ;
; 0.640 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 9.331      ;
; 0.706 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 9.229      ;
; 0.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.388     ; 8.882      ;
; 0.728 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 9.219      ;
; 0.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 9.192      ;
; 0.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 9.192      ;
; 0.734 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 9.211      ;
; 0.736 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 9.198      ;
; 0.741 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 9.182      ;
; 0.743 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 9.208      ;
; 0.748 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 9.210      ;
; 0.751 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 9.244      ;
; 0.755 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 9.215      ;
; 0.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 9.184      ;
; 0.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.007      ; 9.245      ;
; 0.773 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 9.175      ;
; 0.777 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 9.192      ;
; 0.801 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 9.171      ;
; 0.801 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 9.151      ;
; 0.801 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.002     ; 9.192      ;
; 0.802 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 9.147      ;
; 0.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 9.121      ;
; 0.811 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~74_OTERM170                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 9.146      ;
; 0.811 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 9.146      ;
; 0.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.382     ; 8.794      ;
; 0.833 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 9.126      ;
; 0.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 9.111      ;
; 0.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 9.059      ;
; 0.875 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.384     ; 8.736      ;
; 0.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 9.057      ;
; 0.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 9.037      ;
; 0.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 9.037      ;
; 0.898 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 9.047      ;
; 0.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 9.020      ;
; 0.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 9.020      ;
; 0.904 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 9.039      ;
; 0.904 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 9.037      ;
; 0.907 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 9.051      ;
; 0.907 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 9.051      ;
; 0.910 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 9.036      ;
; 0.911 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 9.010      ;
; 0.913 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 9.036      ;
; 0.918 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 9.038      ;
; 0.919 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[0]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.382     ; 8.694      ;
; 0.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM136                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.382     ; 8.691      ;
; 0.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[2]_OTERM138                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.382     ; 8.691      ;
; 0.924 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.382     ; 8.689      ;
; 0.927 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.005      ; 9.073      ;
; 0.927 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 9.012      ;
; 0.938 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 9.012      ;
; 0.939 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 9.008      ;
; 0.941 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 9.020      ;
; 0.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.982      ;
; 0.947 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 9.020      ;
; 0.948 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 9.007      ;
; 0.949 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~74_OTERM170                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 9.006      ;
; 0.954 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[3]~3_OTERM168                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 9.018      ;
; 0.956 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 9.003      ;
; 0.956 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 9.003      ;
; 0.970 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.987      ;
; 0.975 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[0]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.384     ; 8.636      ;
; 0.978 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM136                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.384     ; 8.633      ;
; 0.978 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[2]_OTERM138                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.384     ; 8.633      ;
; 0.980 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.384     ; 8.631      ;
; 0.982 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 8.972      ;
; 1.029 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.898      ;
; 1.029 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.898      ;
; 1.041 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.898      ;
; 1.041 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 8.929      ;
; 1.043 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 8.887      ;
; 1.044 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 8.912      ;
; 1.044 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 8.912      ;
; 1.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.386     ; 8.564      ;
; 1.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[3]~3_OTERM168                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 8.902      ;
; 1.078 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 8.881      ;
; 1.080 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.864      ;
; 1.087 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 8.885      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.864      ;
; 1.093 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.864      ;
; 1.107 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.027     ; 8.861      ;
; 1.108 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 8.840      ;
; 1.108 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[25]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 8.802      ;
; 1.109 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 8.836      ;
; 1.115 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.810      ;
; 1.118 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.835      ;
; 1.125 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 8.811      ;
; 1.135 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.255      ; 9.148      ;
; 1.137 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.253      ; 9.144      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.175 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.752      ;
; 14.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.722      ;
; 14.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.630      ;
; 14.314 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.586      ;
; 14.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[16]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 5.514      ;
; 14.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[17]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 5.514      ;
; 14.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[18]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 5.514      ;
; 14.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.091     ; 5.496      ;
; 14.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.091     ; 5.496      ;
; 14.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.091     ; 5.496      ;
; 14.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.091     ; 5.496      ;
; 14.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.091     ; 5.496      ;
; 14.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.091     ; 5.496      ;
; 14.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.091     ; 5.496      ;
; 14.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[12]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.090     ; 5.448      ;
; 14.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.090     ; 5.448      ;
; 14.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[14]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.090     ; 5.448      ;
; 14.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[15]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.090     ; 5.448      ;
; 14.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[19]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.090     ; 5.448      ;
; 14.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[20]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.090     ; 5.448      ;
; 14.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[21]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.090     ; 5.448      ;
; 14.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[22]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.090     ; 5.448      ;
; 14.461 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.466      ;
; 14.494 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.433      ;
; 14.494 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.433      ;
; 14.494 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.433      ;
; 14.494 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 5.433      ;
; 14.510 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.421      ;
; 14.543 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 5.388      ;
; 14.596 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.304      ;
; 14.603 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.297      ;
; 14.650 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.268      ;
; 14.657 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 5.260      ;
; 14.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[7]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.255      ;
; 14.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.255      ;
; 14.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.255      ;
; 14.675 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.274      ; 5.594      ;
; 14.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.205      ;
; 14.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.205      ;
; 14.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.205      ;
; 14.750 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.180      ;
; 14.750 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.180      ;
; 14.750 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.180      ;
; 14.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.124      ;
; 14.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.124      ;
; 14.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.124      ;
; 14.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.124      ;
; 14.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.124      ;
; 14.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.124      ;
; 14.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.124      ;
; 14.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.124      ;
; 14.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 5.102      ;
; 14.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 5.102      ;
; 14.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 5.102      ;
; 14.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 5.102      ;
; 14.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 5.102      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.087      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.087      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.087      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.087      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.087      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.087      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.087      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 5.087      ;
; 14.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.077      ;
; 14.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.077      ;
; 14.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.077      ;
; 14.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.077      ;
; 14.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.077      ;
; 14.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.077      ;
; 14.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.077      ;
; 14.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.077      ;
; 14.835 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.083      ;
; 14.835 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.083      ;
; 14.835 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.083      ;
; 14.835 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.083      ;
; 14.835 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.083      ;
; 14.835 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.083      ;
; 14.835 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.083      ;
; 14.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.051      ;
; 14.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.051      ;
; 14.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.051      ;
; 14.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.051      ;
; 14.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.051      ;
; 14.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.051      ;
; 14.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.051      ;
; 14.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 5.051      ;
; 14.866 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.034      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.033      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.033      ;
; 14.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.032      ;
; 14.869 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.031      ;
; 14.869 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.031      ;
; 14.874 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.095     ; 5.026      ;
; 14.879 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.268      ; 5.384      ;
; 14.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 5.033      ;
; 14.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 5.033      ;
; 14.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 5.033      ;
; 14.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 5.033      ;
; 14.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][4]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 5.033      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 14.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 5.177      ;
; 14.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 5.177      ;
; 14.386 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 5.172      ;
; 14.386 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 5.172      ;
; 14.478 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 5.080      ;
; 14.478 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 5.080      ;
; 14.484 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 5.074      ;
; 14.484 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 5.074      ;
; 14.668 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.890      ;
; 14.668 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.890      ;
; 14.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.845      ;
; 14.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.845      ;
; 14.716 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.842      ;
; 14.721 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.837      ;
; 14.760 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.798      ;
; 14.760 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.798      ;
; 14.783 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.784      ;
; 14.788 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.779      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.750      ;
; 14.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.750      ;
; 14.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.745      ;
; 14.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.739      ;
; 14.826 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.733      ;
; 14.831 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.728      ;
; 14.880 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.687      ;
; 14.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.681      ;
; 14.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.636      ;
; 14.929 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.630      ;
; 15.003 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.555      ;
; 15.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.508      ;
; 15.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.497      ;
; 15.095 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.463      ;
; 15.102 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.465      ;
; 15.113 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.446      ;
; 15.143 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.437     ; 4.415      ;
; 15.149 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.410      ;
; 15.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.408      ;
; 15.156 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.403      ;
; 15.162 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.405      ;
; 15.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.354      ;
; 15.210 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.357      ;
; 15.248 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.311      ;
; 15.253 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.306      ;
; 15.254 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.305      ;
; 15.382 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.177      ;
; 15.387 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.172      ;
; 15.438 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.121      ;
; 15.461 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.470      ;
; 15.461 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.470      ;
; 15.471 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.088      ;
; 15.479 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.080      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.074      ;
; 15.530 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 4.029      ;
; 15.578 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 3.981      ;
; 15.669 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 3.890      ;
; 15.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.867      ;
; 15.691 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.862      ;
; 15.694 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.859      ;
; 15.699 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.854      ;
; 15.703 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 3.856      ;
; 15.734 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.819      ;
; 15.739 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.814      ;
; 15.761 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 3.798      ;
; 15.783 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.770      ;
; 15.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.764      ;
; 15.791 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.762      ;
; 15.796 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.064     ; 4.135      ;
; 15.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.756      ;
; 15.809 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.436     ; 3.750      ;
; 15.831 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.087     ; 4.077      ;
; 15.831 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.722      ;
; 15.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.716      ;
; 15.877 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.056      ;
; 15.877 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.056      ;
; 15.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 4.026      ;
; 15.965 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.588      ;
; 15.968 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.585      ;
; 15.970 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.583      ;
; 15.973 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.580      ;
; 15.974 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.958      ;
; 15.974 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.958      ;
; 16.021 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.532      ;
; 16.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.518      ;
; 16.065 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.488      ;
; 16.073 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.480      ;
; 16.092 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.461      ;
; 16.097 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.456      ;
; 16.103 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                 ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.829      ;
; 16.103 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.829      ;
; 16.103 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.829      ;
; 16.113 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.440      ;
; 16.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.392      ;
; 16.175 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.378      ;
; 16.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.442     ; 3.373      ;
; 16.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.737      ;
; 16.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.737      ;
; 16.212 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 3.721      ;
; 16.231 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.701      ;
; 16.247 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.085     ; 3.663      ;
; 16.248 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.063     ; 3.684      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.531      ;
; 45.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.522      ;
; 45.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.474      ;
; 45.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.276      ;
; 46.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.104      ;
; 46.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 4.031      ;
; 46.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.997      ;
; 46.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.944      ;
; 46.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.757      ;
; 46.703 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 3.465      ;
; 46.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.453      ;
; 46.723 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 3.444      ;
; 46.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.431      ;
; 46.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 3.198      ;
; 47.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.049      ;
; 47.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.921      ;
; 47.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.826      ;
; 47.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.524      ;
; 47.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.458      ;
; 48.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.156      ;
; 48.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.144      ;
; 48.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 1.926      ;
; 48.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 1.855      ;
; 48.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.437      ;
; 48.838 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 1.334      ;
; 93.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 5.787      ;
; 93.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 5.787      ;
; 93.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 5.787      ;
; 93.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 5.787      ;
; 93.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 5.787      ;
; 93.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 5.787      ;
; 93.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 5.787      ;
; 93.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.415     ; 5.787      ;
; 93.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.755      ;
; 93.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.755      ;
; 93.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.755      ;
; 93.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.755      ;
; 93.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.755      ;
; 93.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.755      ;
; 93.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.755      ;
; 93.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.427     ; 5.755      ;
; 93.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.738      ;
; 93.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.738      ;
; 93.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.738      ;
; 93.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.738      ;
; 93.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.738      ;
; 93.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.738      ;
; 94.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.864      ;
; 94.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.864      ;
; 94.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.864      ;
; 94.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.864      ;
; 94.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.864      ;
; 94.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.864      ;
; 94.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.864      ;
; 94.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.864      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.855      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.855      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.855      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.855      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.855      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.855      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.855      ;
; 94.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.855      ;
; 94.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.811      ;
; 94.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.811      ;
; 94.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.811      ;
; 94.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.811      ;
; 94.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.811      ;
; 94.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.811      ;
; 94.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.811      ;
; 94.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.811      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.802      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.802      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.802      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.802      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.802      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.802      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.802      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.802      ;
; 94.120 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.767      ;
; 94.120 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.767      ;
; 94.120 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.767      ;
; 94.120 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.767      ;
; 94.120 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.767      ;
; 94.120 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.767      ;
; 94.120 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.767      ;
; 94.120 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.767      ;
; 94.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.807      ;
; 94.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.807      ;
; 94.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.807      ;
; 94.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.807      ;
; 94.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.807      ;
; 94.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.807      ;
; 94.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.807      ;
; 94.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.807      ;
; 94.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.808      ;
; 94.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.808      ;
; 94.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.808      ;
; 94.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.808      ;
; 94.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.808      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.883      ;
; 0.314 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[24]                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[24]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 0.922      ;
; 0.318 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[10]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.889      ;
; 0.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[11]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.890      ;
; 0.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[18]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.890      ;
; 0.320 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[12]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.891      ;
; 0.320 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[13]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.891      ;
; 0.320 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.891      ;
; 0.320 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.890      ;
; 0.320 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.890      ;
; 0.322 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[15]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.893      ;
; 0.336 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.904      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[22]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 0.908      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[31]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[31]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mtie                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mtie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[4]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[2]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_pc[12]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 0.907      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[24]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[24]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.881      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.881      ;
; 0.323 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.891      ;
; 0.324 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.892      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.908      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.911      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.347 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.915      ;
; 0.354 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.381      ; 0.922      ;
; 0.355 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.362 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.596      ;
; 0.384 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.603      ;
; 0.386 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.607      ;
; 0.446 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.666      ;
; 0.480 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.699      ;
; 0.517 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.736      ;
; 0.556 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.775      ;
; 0.558 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.777      ;
; 0.561 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.780      ;
; 0.564 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.782      ;
; 0.571 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.790      ;
; 0.574 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.795      ;
; 0.584 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.803      ;
; 0.584 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.802      ;
; 0.597 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.816      ;
; 0.637 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.856      ;
; 0.641 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.861      ;
; 0.652 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.871      ;
; 0.654 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.874      ;
; 0.671 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.891      ;
; 0.676 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.896      ;
; 0.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.902      ;
; 0.691 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.910      ;
; 0.696 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.915      ;
; 0.717 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.937      ;
; 0.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.289     ; 0.593      ;
; 0.742 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.962      ;
; 0.775 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.067      ; 0.999      ;
; 0.777 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.067      ; 1.001      ;
; 0.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.006      ;
; 0.792 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.012      ;
; 0.792 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.012      ;
; 0.794 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.013      ;
; 0.794 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.014      ;
; 0.795 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.014      ;
; 0.800 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.019      ;
; 0.802 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.022      ;
; 0.823 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.042      ;
; 0.824 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.044      ;
; 0.833 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.051      ;
; 0.834 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.052      ;
; 0.835 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.053      ;
; 0.836 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.054      ;
; 0.841 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.066      ; 1.064      ;
; 0.841 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.059      ;
; 0.847 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.067      ;
; 0.850 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.068      ;
; 0.851 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.069      ;
; 0.851 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.069      ;
; 0.853 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.071      ;
; 0.862 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.082      ;
; 0.869 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.089      ;
; 0.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.091      ;
; 0.884 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.104      ;
; 0.895 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.114      ;
; 0.941 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.066      ; 1.164      ;
; 0.944 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.162      ;
; 0.945 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.163      ;
; 0.946 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.164      ;
; 0.947 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.165      ;
; 0.960 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.178      ;
; 0.962 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.180      ;
; 0.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.064      ; 1.184      ;
; 0.963 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.183      ;
; 0.967 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.057      ; 1.181      ;
; 0.967 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.185      ;
; 0.967 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.066      ; 1.190      ;
; 0.967 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.185      ;
; 0.974 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.192      ;
; 0.976 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.194      ;
; 0.997 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.057      ; 1.211      ;
; 1.018 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.237      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.362 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.595      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[34]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.852 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.538     ; 4.502      ;
; 4.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.534     ; 4.503      ;
; 4.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.534     ; 4.503      ;
; 4.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.534     ; 4.503      ;
; 4.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.535     ; 4.502      ;
; 4.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.537     ; 4.500      ;
; 4.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.534     ; 4.503      ;
; 4.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.534     ; 4.503      ;
; 4.856 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.536     ; 4.500      ;
; 4.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.559     ; 4.401      ;
; 4.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.559     ; 4.401      ;
; 4.933 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.564     ; 4.395      ;
; 4.935 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.557     ; 4.400      ;
; 4.935 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.557     ; 4.400      ;
; 4.935 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.504      ;
; 4.935 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.504      ;
; 4.935 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.456     ; 4.507      ;
; 4.935 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.504      ;
; 4.935 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.504      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.456     ; 4.504      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.456     ; 4.504      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.503      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.506      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.503      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.464     ; 4.498      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.458     ; 4.502      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.456     ; 4.504      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.505      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.505      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.505      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.505      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.505      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.464     ; 4.498      ;
; 4.938 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.503      ;
; 4.939 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.502      ;
; 4.939 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.502      ;
; 4.939 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.469     ; 4.492      ;
; 4.939 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.469     ; 4.492      ;
; 4.940 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.571     ; 4.381      ;
; 4.940 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.571     ; 4.381      ;
; 4.941 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.462     ; 4.497      ;
; 4.941 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.462     ; 4.497      ;
; 4.943 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.471     ; 4.486      ;
; 4.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.475     ; 4.480      ;
; 4.946 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.473     ; 4.481      ;
; 4.946 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.476     ; 4.478      ;
; 4.946 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.476     ; 4.478      ;
; 4.946 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.473     ; 4.481      ;
; 4.960 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.476     ; 4.464      ;
; 4.981 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.458     ; 4.556      ;
; 4.981 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.458     ; 4.556      ;
; 4.981 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.458     ; 4.556      ;
; 4.981 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.458     ; 4.556      ;
; 4.981 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.458     ; 4.556      ;
; 4.981 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.458     ; 4.556      ;
; 4.981 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.458     ; 4.556      ;
; 5.017 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.523      ;
; 5.017 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.523      ;
; 5.037 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.499      ;
; 5.037 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.499      ;
; 5.037 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.499      ;
; 5.037 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.499      ;
; 5.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.456     ; 4.498      ;
; 5.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.456     ; 4.498      ;
; 5.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.497      ;
; 5.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.497      ;
; 5.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.497      ;
; 5.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.497      ;
; 5.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.497      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.498      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.498      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.498      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.498      ;
; 5.042 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.455     ; 4.498      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.490      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.490      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.490      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.454     ; 4.490      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.051 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.457     ; 4.487      ;
; 5.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.484      ;
; 5.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.484      ;
; 5.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.459     ; 4.484      ;
; 5.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.456     ; 4.487      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.885      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.880      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 2.881      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.884      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.884      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.875      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.880      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.880      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.880      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.883      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 2.880      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.884      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.879      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 2.883      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.871      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 2.883      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.882      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.882      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.882      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.882      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.882      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.882      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.882      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.882      ;
; 17.053 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.881      ;
; 17.053 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.881      ;
; 17.055 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.883      ;
; 17.055 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.883      ;
; 17.055 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.883      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.882      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 2.879      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.882      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.882      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 2.882      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.865      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.865      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.865      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.865      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.865      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.865      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.865      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.865      ;
; 36.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.068     ; 3.255      ;
; 36.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.068     ; 3.255      ;
; 36.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.068     ; 3.255      ;
; 36.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.068     ; 3.255      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.682 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.069     ; 3.244      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
; 36.683 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 3.245      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.885      ;
; 48.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 1.542      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.212      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.161      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.161      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.161      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.161      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.161      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.161      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.143      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.898      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.898      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.898      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.898      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.871      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.856      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.855      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.593      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.557      ;
; 98.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.557      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.405      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.252      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.893  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.112      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.206  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.426      ;
; 1.206  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.426      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.462      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.466  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.699      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.725      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.749      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.749      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.749      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.749      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.518  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.733      ;
; 1.763  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.991      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.000      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.000      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.000      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.000      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.000      ;
; 1.768  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.000      ;
; 1.781  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.020      ;
; 50.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.313      ; 1.426      ;
; 51.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.329      ; 1.732      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.036 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.489      ; 2.682      ;
; 2.036 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.489      ; 2.682      ;
; 2.036 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.489      ; 2.682      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.040 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.478      ; 2.675      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_status                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_rdid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_sid_en                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_isr_valid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_imr_valid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.041 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ill_write_reg ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.474      ; 2.672      ;
; 2.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.673      ;
; 2.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.673      ;
; 2.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.673      ;
; 2.056 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.460      ; 2.673      ;
; 2.064 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 2.678      ;
; 2.064 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.673      ;
; 2.064 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.673      ;
; 2.064 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.673      ;
; 2.064 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.673      ;
; 2.064 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.673      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|waitrequest_reset_override                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.458      ; 2.680      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.674      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.674      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.674      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.674      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.455      ; 2.678      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.455      ; 2.678      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.670      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.670      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[3]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.455      ; 2.678      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.670      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.670      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.670      ;
; 2.066 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.447      ; 2.670      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.444      ; 2.669      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.444      ; 2.669      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[23]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.444      ; 2.669      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.671      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[7]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.671      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[9]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.671      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[12]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.671      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.671      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.671      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.671      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[17]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.445      ; 2.671      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.069 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.668      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.074 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.665      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.681      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.681      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.681      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.681      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.681      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.681      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.681      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.449      ; 2.681      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.676      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.676      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.675      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.442      ; 2.675      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.676      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.676      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.676      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.443      ; 2.676      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.430      ; 2.663      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.430      ; 2.663      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.430      ; 2.663      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[21]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.126      ; 3.815      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[7]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.818      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[6]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.818      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[5]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.818      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[8]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.818      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[14]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.818      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[12]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.818      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[23]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.126      ; 3.815      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[20]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.126      ; 3.815      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[19]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.126      ; 3.815      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[18]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.126      ; 3.815      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[17]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.126      ; 3.815      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[16]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.126      ; 3.815      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[15]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.818      ;
; 3.532 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[13]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 3.818      ;
; 3.533 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_branch_op                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.139      ; 3.829      ;
; 3.554 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[14]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.832      ;
; 3.554 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[15]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 3.832      ;
; 3.554 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 3.839      ;
; 3.554 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 3.839      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[24]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[23]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[22]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[21]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[12]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[13]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[20]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[19]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[18]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[17]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[16]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[15]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[14]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 3.812      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[2]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.818      ;
; 3.557 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[4]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 3.818      ;
; 3.558 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.112      ; 3.827      ;
; 3.558 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.112      ; 3.827      ;
; 3.558 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[3]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.112      ; 3.827      ;
; 3.568 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[5]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.827      ;
; 3.568 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[4]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.827      ;
; 3.568 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[6]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.827      ;
; 3.568 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.827      ;
; 3.568 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.827      ;
; 3.568 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.827      ;
; 3.568 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.827      ;
; 3.568 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 3.827      ;
; 3.569 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 3.827      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.835      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.835      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.835      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.835      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.835      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.835      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.831      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[2]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.103      ; 3.831      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|read_0                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.824      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.824      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.824      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.824      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.824      ;
; 3.571 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.824      ;
; 3.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[17]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.827      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 3.832      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 3.835      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 3.835      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[10]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[11]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[9]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[8]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[7]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[2]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[6]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[5]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[4]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[3]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[1]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[0]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.821      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_read                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.579 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.820      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_taken                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.834      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_update                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.834      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_multicycle_instr                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.828      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.825      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_cmd_access                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.825      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 3.838      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 3.838      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.815      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.822      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.815      ;
; 3.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.815      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 11.322 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 94.55 MHz  ; 94.55 MHz       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 115.47 MHz ; 115.47 MHz      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 130.21 MHz ; 130.21 MHz      ; altera_reserved_tck                        ;      ;
; 198.18 MHz ; 198.18 MHz      ; EXT_CLK_50MHz                              ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1.340  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.712 ; 0.000         ;
; EXT_CLK_50MHz                              ; 14.954 ; 0.000         ;
; altera_reserved_tck                        ; 46.160 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.292 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.298 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.311 ; 0.000         ;
; altera_reserved_tck                        ; 0.311 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 5.386  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 17.365 ; 0.000         ;
; altera_reserved_tck                        ; 48.538 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.797 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.815 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3.188 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.733  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.592  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.740 ; 0.000         ;
; altera_reserved_tck                        ; 49.500 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.344     ; 8.311      ;
; 1.479 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 8.464      ;
; 1.488 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 8.443      ;
; 1.494 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 8.470      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.450      ;
; 1.503 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.346     ; 8.146      ;
; 1.504 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.449      ;
; 1.507 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 8.423      ;
; 1.507 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 8.423      ;
; 1.510 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.447      ;
; 1.515 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 8.434      ;
; 1.525 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.010      ; 8.480      ;
; 1.548 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.019     ; 8.428      ;
; 1.617 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.322      ;
; 1.625 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.001      ; 8.371      ;
; 1.642 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.347     ; 8.006      ;
; 1.642 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 8.299      ;
; 1.651 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.278      ;
; 1.653 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 8.319      ;
; 1.657 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 8.305      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 8.296      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 8.309      ;
; 1.666 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.285      ;
; 1.667 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.284      ;
; 1.670 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.258      ;
; 1.670 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.258      ;
; 1.673 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 8.282      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.341     ; 7.976      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 8.269      ;
; 1.685 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 8.250      ;
; 1.685 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 8.273      ;
; 1.688 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.008      ; 8.315      ;
; 1.692 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~74_OTERM170                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 8.269      ;
; 1.694 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 8.261      ;
; 1.701 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 8.260      ;
; 1.704 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.001     ; 8.290      ;
; 1.711 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 8.263      ;
; 1.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 8.251      ;
; 1.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 8.230      ;
; 1.745 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.189      ;
; 1.745 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.189      ;
; 1.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 8.203      ;
; 1.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 8.203      ;
; 1.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.343     ; 7.893      ;
; 1.780 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 8.166      ;
; 1.780 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 8.157      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 8.159      ;
; 1.790 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.138      ;
; 1.795 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.341     ; 7.859      ;
; 1.796 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 8.165      ;
; 1.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[0]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.341     ; 7.857      ;
; 1.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM136                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.341     ; 7.857      ;
; 1.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[2]_OTERM138                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.341     ; 7.855      ;
; 1.805 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 8.145      ;
; 1.806 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 8.144      ;
; 1.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[3]~3_OTERM168                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 8.166      ;
; 1.809 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.118      ;
; 1.809 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.118      ;
; 1.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 8.153      ;
; 1.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 8.153      ;
; 1.812 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 8.142      ;
; 1.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.151      ;
; 1.817 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 8.129      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 8.131      ;
; 1.827 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.007      ; 8.175      ;
; 1.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~74_OTERM170                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 8.122      ;
; 1.848 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 8.108      ;
; 1.848 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 8.085      ;
; 1.850 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.123      ;
; 1.857 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.096      ;
; 1.864 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 8.095      ;
; 1.875 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 8.086      ;
; 1.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.343     ; 7.776      ;
; 1.878 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[0]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.343     ; 7.774      ;
; 1.878 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM136                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.343     ; 7.774      ;
; 1.880 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[2]_OTERM138                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.343     ; 7.772      ;
; 1.893 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM172                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 8.065      ;
; 1.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 8.071      ;
; 1.908 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.024      ;
; 1.908 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.024      ;
; 1.913 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 8.061      ;
; 1.919 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 8.017      ;
; 1.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 8.038      ;
; 1.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 8.038      ;
; 1.939 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[3]~3_OTERM168                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 8.033      ;
; 1.943 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.344     ; 7.708      ;
; 1.943 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.001      ;
; 1.960 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 7.991      ;
; 1.969 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 8.002      ;
; 1.973 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 7.988      ;
; 1.973 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 7.988      ;
; 1.976 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 7.965      ;
; 1.978 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 7.986      ;
; 1.987 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.945      ;
; 1.987 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 7.968      ;
; 1.988 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 7.986      ;
; 1.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.010      ; 8.012      ;
; 1.996 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 7.956      ;
; 1.996 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.214      ; 8.238      ;
; 2.000 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.217      ; 8.237      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.213      ;
; 14.747 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.178      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.061      ;
; 14.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 5.022      ;
; 14.944 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.982      ;
; 14.944 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.982      ;
; 14.944 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.982      ;
; 14.944 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.982      ;
; 14.944 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.982      ;
; 14.944 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.982      ;
; 14.944 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.982      ;
; 14.960 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 4.965      ;
; 14.991 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[16]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.948      ;
; 14.991 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[17]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.948      ;
; 14.991 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[18]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.948      ;
; 15.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[12]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.905      ;
; 15.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.905      ;
; 15.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[14]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.905      ;
; 15.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[15]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.905      ;
; 15.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[19]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.905      ;
; 15.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[20]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.905      ;
; 15.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[21]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.905      ;
; 15.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[22]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.905      ;
; 15.041 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 4.906      ;
; 15.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.880      ;
; 15.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.880      ;
; 15.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.880      ;
; 15.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.880      ;
; 15.082 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 4.865      ;
; 15.166 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.757      ;
; 15.169 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.771      ;
; 15.174 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.749      ;
; 15.183 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.756      ;
; 15.220 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.258      ; 5.033      ;
; 15.229 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[7]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.711      ;
; 15.229 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.711      ;
; 15.229 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.711      ;
; 15.247 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 4.699      ;
; 15.247 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 4.699      ;
; 15.247 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 4.699      ;
; 15.266 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 4.680      ;
; 15.266 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 4.680      ;
; 15.266 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 4.680      ;
; 15.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.638      ;
; 15.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.638      ;
; 15.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.638      ;
; 15.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.638      ;
; 15.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.638      ;
; 15.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.638      ;
; 15.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.638      ;
; 15.271 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.638      ;
; 15.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.608      ;
; 15.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.608      ;
; 15.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.608      ;
; 15.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.608      ;
; 15.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.608      ;
; 15.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.608      ;
; 15.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.608      ;
; 15.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.086     ; 4.608      ;
; 15.314 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.625      ;
; 15.314 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.625      ;
; 15.314 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.625      ;
; 15.314 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.625      ;
; 15.314 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.625      ;
; 15.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.252      ; 4.871      ;
; 15.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.562      ;
; 15.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.562      ;
; 15.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.562      ;
; 15.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.562      ;
; 15.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.562      ;
; 15.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.562      ;
; 15.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 4.562      ;
; 15.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.546      ;
; 15.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.546      ;
; 15.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.546      ;
; 15.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.546      ;
; 15.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.546      ;
; 15.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.546      ;
; 15.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.546      ;
; 15.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.546      ;
; 15.396 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.527      ;
; 15.397 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.526      ;
; 15.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.525      ;
; 15.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.525      ;
; 15.399 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.524      ;
; 15.399 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.524      ;
; 15.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.518      ;
; 15.407 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 4.531      ;
; 15.407 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 4.531      ;
; 15.407 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 4.531      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.523      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.523      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.523      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.523      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.523      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.523      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.523      ;
; 15.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.523      ;
; 15.424 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 4.518      ;
; 15.424 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 4.518      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 14.954 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.650      ;
; 14.954 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.650      ;
; 14.958 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.646      ;
; 14.958 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.646      ;
; 15.047 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.558      ;
; 15.047 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.558      ;
; 15.052 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.553      ;
; 15.052 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.553      ;
; 15.208 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.396      ;
; 15.208 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.396      ;
; 15.232 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.372      ;
; 15.232 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.372      ;
; 15.261 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.343      ;
; 15.265 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.339      ;
; 15.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.307      ;
; 15.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.307      ;
; 15.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 4.273      ;
; 15.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 4.272      ;
; 15.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.262      ;
; 15.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.262      ;
; 15.354 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.251      ;
; 15.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.246      ;
; 15.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.230      ;
; 15.380 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 4.226      ;
; 15.435 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 4.177      ;
; 15.440 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 4.172      ;
; 15.469 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 4.138      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 4.133      ;
; 15.515 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.089      ;
; 15.547 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.391     ; 4.057      ;
; 15.564 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 4.047      ;
; 15.569 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 4.042      ;
; 15.605 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 4.000      ;
; 15.618 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.988      ;
; 15.623 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.983      ;
; 15.650 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.390     ; 3.955      ;
; 15.679 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.927      ;
; 15.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.923      ;
; 15.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.926      ;
; 15.692 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.920      ;
; 15.720 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.887      ;
; 15.746 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.861      ;
; 15.772 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.835      ;
; 15.777 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.830      ;
; 15.885 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.721      ;
; 15.889 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.717      ;
; 15.911 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.695      ;
; 15.916 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.690      ;
; 15.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.057     ; 4.016      ;
; 15.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.057     ; 4.016      ;
; 15.978 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.629      ;
; 15.983 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.624      ;
; 16.023 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.584      ;
; 16.039 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.568      ;
; 16.114 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.486      ;
; 16.115 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.485      ;
; 16.123 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.483      ;
; 16.126 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.474      ;
; 16.127 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.473      ;
; 16.128 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.389     ; 3.478      ;
; 16.177 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.423      ;
; 16.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.422      ;
; 16.229 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.057     ; 3.709      ;
; 16.229 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.378      ;
; 16.240 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.361      ;
; 16.241 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.360      ;
; 16.251 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.388     ; 3.356      ;
; 16.252 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.349      ;
; 16.253 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.348      ;
; 16.259 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.078     ; 3.658      ;
; 16.288 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.651      ;
; 16.288 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.651      ;
; 16.290 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.311      ;
; 16.295 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.306      ;
; 16.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.260      ;
; 16.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.599      ;
; 16.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.255      ;
; 16.352 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.248      ;
; 16.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.243      ;
; 16.365 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.575      ;
; 16.365 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.575      ;
; 16.403 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.197      ;
; 16.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.192      ;
; 16.462 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.139      ;
; 16.468 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.133      ;
; 16.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.127      ;
; 16.480 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.121      ;
; 16.488 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                 ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.452      ;
; 16.488 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.452      ;
; 16.488 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.452      ;
; 16.525 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.076      ;
; 16.531 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.394     ; 3.070      ;
; 16.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.350      ;
; 16.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.350      ;
; 16.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.010      ;
; 16.591 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.395     ; 3.009      ;
; 16.595 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.056     ; 3.344      ;
; 16.621 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.297      ;
; 16.631 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.309      ;
; 16.634 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.306      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.065      ;
; 46.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.061      ;
; 46.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.986      ;
; 46.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.841      ;
; 46.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.676      ;
; 46.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.602      ;
; 46.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.574      ;
; 46.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.539      ;
; 46.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.384      ;
; 47.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.111      ;
; 47.132 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.087      ;
; 47.140 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.079      ;
; 47.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.067      ;
; 47.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.860      ;
; 47.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.724      ;
; 47.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.623      ;
; 47.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.553      ;
; 47.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.275      ;
; 48.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.177      ;
; 48.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 1.932      ;
; 48.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.912      ;
; 48.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 1.723      ;
; 48.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.655      ;
; 48.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.271      ;
; 49.019 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 1.203      ;
; 94.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.223      ;
; 94.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.223      ;
; 94.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.223      ;
; 94.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.223      ;
; 94.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.223      ;
; 94.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.223      ;
; 94.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.223      ;
; 94.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.372     ; 5.223      ;
; 94.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.195      ;
; 94.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.195      ;
; 94.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.195      ;
; 94.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.195      ;
; 94.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.195      ;
; 94.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.195      ;
; 94.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.195      ;
; 94.418 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.382     ; 5.195      ;
; 94.450 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.176      ;
; 94.450 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.176      ;
; 94.450 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.176      ;
; 94.450 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.176      ;
; 94.450 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.176      ;
; 94.450 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.176      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.288      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.288      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.288      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.288      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.288      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.288      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.288      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.288      ;
; 94.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.282      ;
; 94.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.282      ;
; 94.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.282      ;
; 94.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.282      ;
; 94.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.282      ;
; 94.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.282      ;
; 94.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.282      ;
; 94.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.282      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.259      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.259      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.259      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.259      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.259      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.259      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.259      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.259      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.253      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.253      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.253      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.253      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.253      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.253      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.253      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.253      ;
; 94.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.206      ;
; 94.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.206      ;
; 94.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.206      ;
; 94.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.206      ;
; 94.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.206      ;
; 94.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.206      ;
; 94.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.206      ;
; 94.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.206      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.240      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.240      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.240      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.240      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.240      ;
; 94.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.240      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.233      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.233      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.233      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.233      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.233      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.233      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.233      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.292 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[24]                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[24]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 0.840      ;
; 0.293 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[10]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.806      ;
; 0.295 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[18]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.808      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[11]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.810      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.810      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[12]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.811      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[13]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.811      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mtie                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mtie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[15]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.812      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[31]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[31]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[4]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[2]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[24]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[24]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[12]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[12]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.select                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.select                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.305 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.816      ;
; 0.306 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.519      ;
; 0.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[2]                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[2]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.304 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 0.813      ;
; 0.304 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.340      ; 0.813      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.519      ;
; 0.334 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.533      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.541      ;
; 0.350 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.549      ;
; 0.394 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.593      ;
; 0.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.632      ;
; 0.466 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.666      ;
; 0.499 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.700      ;
; 0.504 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.704      ;
; 0.514 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.716      ;
; 0.521 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.721      ;
; 0.527 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.726      ;
; 0.528 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.728      ;
; 0.571 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.770      ;
; 0.577 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.776      ;
; 0.579 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.778      ;
; 0.583 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.782      ;
; 0.602 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.801      ;
; 0.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.808      ;
; 0.613 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.812      ;
; 0.621 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.820      ;
; 0.629 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.828      ;
; 0.644 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.844      ;
; 0.655 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.260     ; 0.539      ;
; 0.680 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.879      ;
; 0.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.059      ; 0.915      ;
; 0.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.912      ;
; 0.714 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.913      ;
; 0.715 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.059      ; 0.918      ;
; 0.715 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.914      ;
; 0.720 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.919      ;
; 0.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.924      ;
; 0.727 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.926      ;
; 0.744 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.945      ;
; 0.749 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 0.947      ;
; 0.752 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.953      ;
; 0.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.960      ;
; 0.764 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.059      ; 0.967      ;
; 0.765 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.965      ;
; 0.773 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.972      ;
; 0.778 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.977      ;
; 0.779 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.978      ;
; 0.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.985      ;
; 0.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.988      ;
; 0.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.996      ;
; 0.803 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.003      ;
; 0.833 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.032      ;
; 0.838 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.037      ;
; 0.840 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.039      ;
; 0.845 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.044      ;
; 0.848 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.047      ;
; 0.850 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.049      ;
; 0.855 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.056      ;
; 0.862 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.061      ;
; 0.864 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.058      ; 1.066      ;
; 0.866 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.057      ; 1.067      ;
; 0.869 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.068      ;
; 0.872 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.071      ;
; 0.879 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.050      ; 1.073      ;
; 0.885 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 1.083      ;
; 0.888 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.058      ; 1.090      ;
; 0.907 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.049      ; 1.100      ;
; 0.914 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.113      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.328 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.540      ;
; 0.328 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.540      ;
; 0.329 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.541      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[34]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 5.386 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.489     ; 4.022      ;
; 5.388 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.485     ; 4.024      ;
; 5.388 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.488     ; 4.021      ;
; 5.388 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.485     ; 4.024      ;
; 5.388 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.485     ; 4.024      ;
; 5.388 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.486     ; 4.023      ;
; 5.388 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.489     ; 4.020      ;
; 5.388 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.485     ; 4.024      ;
; 5.388 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.486     ; 4.023      ;
; 5.461 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.505     ; 3.931      ;
; 5.461 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.505     ; 3.931      ;
; 5.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.508     ; 3.927      ;
; 5.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.513     ; 3.922      ;
; 5.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.508     ; 3.927      ;
; 5.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.414     ; 4.027      ;
; 5.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.414     ; 4.027      ;
; 5.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.030      ;
; 5.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.414     ; 4.027      ;
; 5.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.414     ; 4.027      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.028      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.028      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.027      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 4.029      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 4.026      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.027      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 4.026      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.414     ; 4.025      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.028      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.028      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 4.029      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 4.029      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 4.029      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 4.029      ;
; 5.464 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 4.026      ;
; 5.466 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.520     ; 3.911      ;
; 5.466 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.520     ; 3.911      ;
; 5.477 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.016      ;
; 5.477 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.016      ;
; 5.478 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.420     ; 4.007      ;
; 5.478 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.415     ; 4.012      ;
; 5.478 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.415     ; 4.012      ;
; 5.478 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.423     ; 4.004      ;
; 5.478 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.420     ; 4.007      ;
; 5.482 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.427     ; 3.996      ;
; 5.482 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.427     ; 3.996      ;
; 5.483 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.423     ; 3.999      ;
; 5.483 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.424     ; 3.998      ;
; 5.483 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.423     ; 3.999      ;
; 5.495 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.426     ; 3.984      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.054      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.054      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.054      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.054      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.054      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.054      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.412     ; 4.054      ;
; 5.561 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.409     ; 4.025      ;
; 5.561 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.409     ; 4.025      ;
; 5.578 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 4.004      ;
; 5.578 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 4.004      ;
; 5.578 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 4.004      ;
; 5.578 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 4.004      ;
; 5.582 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.409     ; 4.004      ;
; 5.582 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.409     ; 4.004      ;
; 5.582 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.409     ; 4.004      ;
; 5.582 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.409     ; 4.004      ;
; 5.582 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.409     ; 4.004      ;
; 5.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 4.002      ;
; 5.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 4.002      ;
; 5.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.001      ;
; 5.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.001      ;
; 5.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.001      ;
; 5.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.001      ;
; 5.583 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 4.001      ;
; 5.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 3.992      ;
; 5.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 3.992      ;
; 5.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 3.992      ;
; 5.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 3.992      ;
; 5.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.411     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 3.989      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 3.989      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.413     ; 3.989      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.407     ; 3.995      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.407     ; 3.995      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.407     ; 3.995      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.407     ; 3.995      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
; 5.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.410     ; 3.992      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 17.365 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.558      ;
; 17.365 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.558      ;
; 17.365 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 2.558      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.071     ; 2.558      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.081     ; 2.548      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.556      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 2.552      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.366 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.076     ; 2.553      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.555      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.556      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.556      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.555      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.542      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 2.556      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.552      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.555      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.555      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.555      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.555      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.375 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 2.554      ;
; 17.376 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.539      ;
; 17.376 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.539      ;
; 17.376 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.539      ;
; 17.376 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.539      ;
; 17.376 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.539      ;
; 17.376 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.539      ;
; 17.376 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.539      ;
; 17.376 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 2.539      ;
; 37.054 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.881      ;
; 37.054 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.881      ;
; 37.054 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.881      ;
; 37.054 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.881      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.061 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.060     ; 2.874      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
; 37.062 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.061     ; 2.872      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 1.680      ;
; 48.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.382      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.982      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.946      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.946      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.946      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.946      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.946      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.946      ;
; 98.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.912      ;
; 98.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.713      ;
; 98.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.713      ;
; 98.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.713      ;
; 98.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.713      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.675      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.659      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.668      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.429      ;
; 98.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.394      ;
; 98.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.394      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.251      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.123      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.797  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.996      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 0.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.161      ;
; 1.099  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.299      ;
; 1.099  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.299      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.134  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.329      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.344  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.566      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.577      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.596      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.596      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.596      ;
; 1.386  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.596      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.824      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.820      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.824      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.824      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.824      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.824      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.824      ;
; 1.625  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.842      ;
; 50.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.349      ; 1.292      ;
; 51.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.362      ; 1.578      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.815 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 2.397      ;
; 1.815 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 2.397      ;
; 1.815 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 2.397      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_status                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_rdid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_sid_en                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_isr_valid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_imr_valid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.819 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ill_write_reg ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.424      ; 2.387      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.821 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.426      ; 2.391      ;
; 1.836 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.389      ;
; 1.836 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.389      ;
; 1.836 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.389      ;
; 1.836 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.409      ; 2.389      ;
; 1.841 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|waitrequest_reset_override                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.410      ; 2.395      ;
; 1.842 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.407      ; 2.393      ;
; 1.842 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.403      ; 2.389      ;
; 1.842 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.403      ; 2.389      ;
; 1.842 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.403      ; 2.389      ;
; 1.842 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.403      ; 2.389      ;
; 1.842 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.403      ; 2.389      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 2.393      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 2.393      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.386      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.386      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[3]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 2.393      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.386      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.386      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.386      ;
; 1.843 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.386      ;
; 1.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.402      ; 2.390      ;
; 1.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.402      ; 2.390      ;
; 1.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.402      ; 2.390      ;
; 1.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.402      ; 2.390      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.847 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.384      ;
; 1.848 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.385      ;
; 1.848 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.385      ;
; 1.848 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[23]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.385      ;
; 1.849 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.387      ;
; 1.849 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[7]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.387      ;
; 1.849 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[9]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.387      ;
; 1.849 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[12]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.387      ;
; 1.849 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.387      ;
; 1.849 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.387      ;
; 1.849 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.387      ;
; 1.849 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[17]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.394      ; 2.387      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.396      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.396      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.396      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.396      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.396      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.396      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.396      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.399      ; 2.396      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.386      ; 2.384      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.391      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.391      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.391      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.391      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.391      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.391      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.391      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.392      ; 2.391      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.383      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.383      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.384      ; 2.383      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_branch_op                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.123      ; 3.455      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[21]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 3.444      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[7]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.447      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[6]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.447      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[5]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.447      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[8]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.447      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[14]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.447      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[12]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.447      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[23]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 3.444      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[20]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 3.444      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[19]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 3.444      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[18]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 3.444      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[17]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 3.444      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[16]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 3.444      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[15]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.447      ;
; 3.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[13]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.113      ; 3.447      ;
; 3.205 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.463      ;
; 3.205 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.114      ; 3.463      ;
; 3.206 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[14]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.457      ;
; 3.206 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[15]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 3.457      ;
; 3.211 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 3.456      ;
; 3.211 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 3.456      ;
; 3.211 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[3]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 3.456      ;
; 3.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[2]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.447      ;
; 3.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[4]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.447      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[24]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[23]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[22]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[21]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[12]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[13]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[20]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[19]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[18]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[17]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[16]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[15]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[14]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.441      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[5]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.452      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[4]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.452      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[6]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.452      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.455      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.455      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.455      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.455      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.454      ;
; 3.222 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.455      ;
; 3.223 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.461      ;
; 3.223 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.461      ;
; 3.223 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.461      ;
; 3.223 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.461      ;
; 3.223 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.461      ;
; 3.223 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.461      ;
; 3.224 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.457      ;
; 3.224 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[2]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.457      ;
; 3.226 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|read_0                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.453      ;
; 3.226 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.453      ;
; 3.226 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.453      ;
; 3.226 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.453      ;
; 3.226 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.453      ;
; 3.226 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.453      ;
; 3.227 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[17]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.452      ;
; 3.229 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.456      ;
; 3.230 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.462      ;
; 3.230 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.462      ;
; 3.231 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.460      ;
; 3.231 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.460      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_taken                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.460      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_update                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.460      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_multicycle_instr                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 3.453      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[10]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[11]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[9]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[8]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[7]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[2]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[6]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[5]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[4]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[3]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[1]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[0]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.450      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_read                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.232 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.448      ;
; 3.233 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_branch                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.458      ;
; 3.233 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[20]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.458      ;
; 3.233 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_mret_instr                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.458      ;
; 3.233 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_dret_instr                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.458      ;
; 3.233 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_wfi                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.458      ;
; 3.233 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.452      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 12.186 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.784  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 16.590 ; 0.000         ;
; EXT_CLK_50MHz                              ; 16.868 ; 0.000         ;
; altera_reserved_tck                        ; 47.812 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.144 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.152 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.186 ; 0.000         ;
; altera_reserved_tck                        ; 0.186 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6.931  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 18.252 ; 0.000         ;
; altera_reserved_tck                        ; 49.315 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.500 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.195 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 2.065 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.750  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.249  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.750 ; 0.000         ;
; altera_reserved_tck                        ; 49.312 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.784 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.135      ; 5.360      ;
; 4.785 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.358      ;
; 4.790 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.131      ; 5.350      ;
; 4.791 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 5.351      ;
; 4.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.225     ; 4.963      ;
; 4.801 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.139      ; 5.347      ;
; 4.802 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.138      ; 5.345      ;
; 4.807 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.135      ; 5.337      ;
; 4.808 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.338      ;
; 4.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 5.075      ;
; 4.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[18]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.217     ; 4.907      ;
; 4.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[18]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[6]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.217     ; 4.907      ;
; 4.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[18]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[5]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.217     ; 4.907      ;
; 4.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[18]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[4]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.217     ; 4.907      ;
; 4.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[18]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[3]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.217     ; 4.907      ;
; 4.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[18]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[2]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.217     ; 4.907      ;
; 4.866 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[11]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.065      ;
; 4.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 5.079      ;
; 4.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 5.062      ;
; 4.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM180                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.226     ; 4.893      ;
; 4.870 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 5.059      ;
; 4.870 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 5.059      ;
; 4.870 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[10]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.061      ;
; 4.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[23]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.060      ;
; 4.877 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 5.097      ;
; 4.878 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 5.069      ;
; 4.878 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 5.078      ;
; 4.881 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 5.068      ;
; 4.882 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 5.063      ;
; 4.884 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[0]                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[20]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.154      ; 5.257      ;
; 4.897 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 5.062      ;
; 4.897 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[20]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 5.223      ;
; 4.899 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.128      ; 5.238      ;
; 4.899 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.128      ; 5.238      ;
; 4.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.236      ;
; 4.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.127      ; 5.236      ;
; 4.903 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[15]_OTERM154                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[11]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.028      ;
; 4.904 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[0]                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[11]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 5.048      ;
; 4.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.124      ; 5.228      ;
; 4.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.124      ; 5.228      ;
; 4.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.126      ; 5.229      ;
; 4.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.126      ; 5.229      ;
; 4.907 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[15]_OTERM154                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[10]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.024      ;
; 4.908 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[0]                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[10]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 5.044      ;
; 4.908 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[15]_OTERM154                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[23]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.023      ;
; 4.909 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[0]                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[23]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 5.043      ;
; 4.920 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[0]                                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[13]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.165      ; 5.232      ;
; 4.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[21]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.233     ; 4.831      ;
; 4.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[21]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[6]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.233     ; 4.831      ;
; 4.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[21]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[5]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.233     ; 4.831      ;
; 4.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[21]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[4]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.233     ; 4.831      ;
; 4.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[21]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[3]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.233     ; 4.831      ;
; 4.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[21]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem_used[2]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.233     ; 4.831      ;
; 4.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[11]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.012      ;
; 4.924 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[25]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 5.006      ;
; 4.927 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[10]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.008      ;
; 4.928 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[23]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 5.007      ;
; 4.932 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 5.005      ;
; 4.933 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[13]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.198      ;
; 4.934 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[15]_OTERM154                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[20]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 5.186      ;
; 4.936 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM178                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 5.009      ;
; 4.937 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 4.992      ;
; 4.939 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.989      ;
; 4.939 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.989      ;
; 4.941 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 5.016      ;
; 4.942 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[20]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 5.178      ;
; 4.943 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 5.023      ;
; 4.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[21]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.986      ;
; 4.946 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.014     ; 5.027      ;
; 4.946 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[12]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.985      ;
; 4.947 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.999      ;
; 4.947 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 5.008      ;
; 4.950 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.998      ;
; 4.951 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.993      ;
; 4.954 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[20]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.170      ;
; 4.956 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.224     ; 4.807      ;
; 4.961 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[15]_OTERM154                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[25]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 4.969      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[2]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[6]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[3]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[4]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[5]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[8]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[7]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[14]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[11]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[9]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[10]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[15]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[12]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[13]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[16]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.981      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[11]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.969      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[1]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.242     ; 4.782      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[0]_OTERM5_OTERM150                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_mtval[0]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.242     ; 4.782      ;
; 4.964 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[18]                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[11]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.987      ;
; 4.964 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[31]_OTERM23_OTERM158                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[11]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 4.965      ;
; 4.965 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM176                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.972      ;
; 4.965 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[18]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entry_0[28]                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.229     ; 4.793      ;
; 4.965 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[18]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module|entry_0[36]                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.229     ; 4.793      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 16.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 3.377      ;
; 16.602 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 3.365      ;
; 16.620 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 3.350      ;
; 16.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 3.184      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 3.231      ;
; 16.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[16]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 3.135      ;
; 16.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[17]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 3.135      ;
; 16.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[18]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 3.135      ;
; 16.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.111      ;
; 16.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.111      ;
; 16.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.111      ;
; 16.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.111      ;
; 16.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.111      ;
; 16.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.111      ;
; 16.799 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.111      ;
; 16.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[12]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.096      ;
; 16.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.096      ;
; 16.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[14]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.096      ;
; 16.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[15]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.096      ;
; 16.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[19]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.096      ;
; 16.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[20]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.096      ;
; 16.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[21]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.096      ;
; 16.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[22]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 3.096      ;
; 16.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.065      ;
; 16.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.065      ;
; 16.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.065      ;
; 16.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.065      ;
; 16.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.055      ;
; 16.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 3.030      ;
; 16.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 3.004      ;
; 16.911 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.998      ;
; 16.945 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 2.973      ;
; 16.953 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[7]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 2.965      ;
; 16.953 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 2.965      ;
; 16.953 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 2.965      ;
; 16.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.122      ; 3.147      ;
; 16.990 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.927      ;
; 17.014 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 2.911      ;
; 17.014 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 2.911      ;
; 17.014 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 2.911      ;
; 17.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.887      ;
; 17.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.887      ;
; 17.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.887      ;
; 17.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.887      ;
; 17.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 2.887      ;
; 17.031 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 2.894      ;
; 17.031 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 2.894      ;
; 17.031 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 2.894      ;
; 17.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.879      ;
; 17.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.879      ;
; 17.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.879      ;
; 17.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][0]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.879      ;
; 17.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.879      ;
; 17.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.879      ;
; 17.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.879      ;
; 17.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][1]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.879      ;
; 17.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.864      ;
; 17.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.864      ;
; 17.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.864      ;
; 17.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][6]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.864      ;
; 17.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.864      ;
; 17.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.864      ;
; 17.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.864      ;
; 17.050 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][7]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.073     ; 2.864      ;
; 17.055 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.854      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.853      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.863      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.863      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.863      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.863      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.863      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.863      ;
; 17.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 2.863      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.852      ;
; 17.057 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.852      ;
; 17.061 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.848      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.847      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.896      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.896      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.896      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.896      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.896      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.896      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.896      ;
; 17.062 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.896      ;
; 17.064 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.078     ; 2.845      ;
; 17.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.850      ;
; 17.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.850      ;
; 17.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.850      ;
; 17.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][5]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.850      ;
; 17.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[2][4]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.850      ;
; 17.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[0][4]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.850      ;
; 17.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[3][4]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.850      ;
; 17.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg[1][4]                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.850      ;
; 17.082 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.876      ;
; 17.082 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.876      ;
; 17.082 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.876      ;
; 17.082 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.876      ;
; 17.082 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.876      ;
; 17.082 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 2.876      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.880      ;
; 16.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.880      ;
; 16.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.877      ;
; 16.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.877      ;
; 16.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.824      ;
; 16.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.824      ;
; 16.929 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.820      ;
; 16.929 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.820      ;
; 17.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.730      ;
; 17.025 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.727      ;
; 17.027 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.721      ;
; 17.027 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.721      ;
; 17.042 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.706      ;
; 17.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.703      ;
; 17.049 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.699      ;
; 17.049 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.699      ;
; 17.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.674      ;
; 17.080 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.669      ;
; 17.080 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.669      ;
; 17.083 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.670      ;
; 17.099 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.650      ;
; 17.100 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.649      ;
; 17.103 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.646      ;
; 17.103 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.646      ;
; 17.103 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.646      ;
; 17.103 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.646      ;
; 17.157 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.593      ;
; 17.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.589      ;
; 17.181 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.571      ;
; 17.201 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.547      ;
; 17.203 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.549      ;
; 17.223 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.239     ; 2.525      ;
; 17.234 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.519      ;
; 17.254 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.495      ;
; 17.257 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.496      ;
; 17.259 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.490      ;
; 17.276 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.473      ;
; 17.277 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.472      ;
; 17.279 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.470      ;
; 17.281 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.468      ;
; 17.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.438      ;
; 17.333 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.417      ;
; 17.335 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.415      ;
; 17.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.413      ;
; 17.394 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.355      ;
; 17.397 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.352      ;
; 17.435 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.314      ;
; 17.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.299      ;
; 17.455 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.295      ;
; 17.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.292      ;
; 17.472 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.038     ; 2.477      ;
; 17.472 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.038     ; 2.477      ;
; 17.488 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.262      ;
; 17.511 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.239      ;
; 17.553 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.196      ;
; 17.560 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.185      ;
; 17.563 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.182      ;
; 17.572 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.173      ;
; 17.575 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.238     ; 2.174      ;
; 17.575 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.170      ;
; 17.606 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.054     ; 2.327      ;
; 17.606 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.144      ;
; 17.610 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.135      ;
; 17.613 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.132      ;
; 17.617 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 2.129      ;
; 17.621 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 2.125      ;
; 17.629 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.237     ; 2.121      ;
; 17.629 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 2.117      ;
; 17.633 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 2.113      ;
; 17.646 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.038     ; 2.303      ;
; 17.667 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 2.079      ;
; 17.671 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 2.075      ;
; 17.704 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.246      ;
; 17.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.238      ;
; 17.712 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.238      ;
; 17.719 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.026      ;
; 17.731 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.014      ;
; 17.739 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.211      ;
; 17.739 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.211      ;
; 17.741 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 2.004      ;
; 17.753 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 1.992      ;
; 17.769 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 1.976      ;
; 17.772 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 1.974      ;
; 17.784 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 1.962      ;
; 17.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                 ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 2.165      ;
; 17.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 2.165      ;
; 17.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 2.165      ;
; 17.791 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 1.954      ;
; 17.795 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 1.951      ;
; 17.802 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.148      ;
; 17.802 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.148      ;
; 17.807 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 1.939      ;
; 17.822 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 1.924      ;
; 17.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 1.905      ;
; 17.843 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.242     ; 1.902      ;
; 17.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.241     ; 1.901      ;
; 17.846 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.053     ; 2.088      ;
; 17.864 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 2.087      ;
; 17.872 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.043     ; 2.072      ;
; 17.877 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                 ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 2.074      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.605      ;
; 47.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.601      ;
; 47.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.577      ;
; 47.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.468      ;
; 48.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.407      ;
; 48.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.337      ;
; 48.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.330      ;
; 48.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.312      ;
; 48.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.145      ;
; 48.419 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.997      ;
; 48.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.988      ;
; 48.440 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.975      ;
; 48.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.962      ;
; 48.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.829      ;
; 48.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.772      ;
; 48.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.666      ;
; 48.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.616      ;
; 48.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.476      ;
; 49.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.403      ;
; 49.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.237      ;
; 49.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.239      ;
; 49.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.113      ;
; 49.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.075      ;
; 49.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.801      ;
; 49.627 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 0.789      ;
; 96.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.388      ;
; 96.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.388      ;
; 96.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.388      ;
; 96.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.388      ;
; 96.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.388      ;
; 96.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.388      ;
; 96.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.388      ;
; 96.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.388      ;
; 96.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.234     ; 3.348      ;
; 96.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.234     ; 3.348      ;
; 96.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.234     ; 3.348      ;
; 96.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.234     ; 3.348      ;
; 96.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.234     ; 3.348      ;
; 96.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.234     ; 3.348      ;
; 96.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.234     ; 3.348      ;
; 96.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.234     ; 3.348      ;
; 96.420 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.224     ; 3.343      ;
; 96.420 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.224     ; 3.343      ;
; 96.420 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.224     ; 3.343      ;
; 96.420 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.224     ; 3.343      ;
; 96.420 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.224     ; 3.343      ;
; 96.420 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[29]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.224     ; 3.343      ;
; 96.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.562 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.572 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.354      ;
; 96.572 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.354      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.345      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.345      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.345      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.345      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.345      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.345      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.345      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.345      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.341      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.341      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.341      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.341      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.341      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.341      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.341      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.341      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.317      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.317      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.317      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.317      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.317      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.317      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.317      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.317      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.305      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.305      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.305      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.305      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.305      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.305      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.305      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.305      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.301      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.301      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.301      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.301      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.301      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.301      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.301      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.301      ;
; 96.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[28]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.300      ;
; 96.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[30]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.300      ;
; 96.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.300      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.144 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[10]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.470      ;
; 0.145 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[11]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[12]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[13]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[18]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.146 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[15]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.472      ;
; 0.153 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[22]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.157 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[23]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.160 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[24]                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[24]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 0.491      ;
; 0.166 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.173 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.176 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_pc[12]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.503      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[31]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[31]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.msie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[24]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[24]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mtie                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mtie                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[12]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[12]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.select                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.select                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.152 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.478      ;
; 0.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.481      ;
; 0.160 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.487      ;
; 0.165 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.491      ;
; 0.168 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.494      ;
; 0.173 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.499      ;
; 0.176 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.503      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|end_begintransfer                                                                                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.317      ;
; 0.200 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.324      ;
; 0.237 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.357      ;
; 0.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.376      ;
; 0.266 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.389      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.427      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.432      ;
; 0.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.440      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.460      ;
; 0.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.466      ;
; 0.347 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.467      ;
; 0.349 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.470      ;
; 0.352 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.472      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.477      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.481      ;
; 0.366 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.486      ;
; 0.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.499      ;
; 0.384 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; -0.154     ; 0.314      ;
; 0.397 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.517      ;
; 0.411 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.039      ; 0.534      ;
; 0.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.039      ; 0.535      ;
; 0.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.533      ;
; 0.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.532      ;
; 0.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.533      ;
; 0.416 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.536      ;
; 0.419 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.539      ;
; 0.423 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.544      ;
; 0.426 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.547      ;
; 0.428 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.548      ;
; 0.431 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.551      ;
; 0.438 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.558      ;
; 0.444 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.040      ; 0.570      ;
; 0.447 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.575      ;
; 0.458 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.588      ;
; 0.481 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.602      ;
; 0.494 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.038      ; 0.616      ;
; 0.500 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.039      ; 0.623      ;
; 0.508 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.628      ;
; 0.511 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.039      ; 0.634      ;
; 0.511 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.033      ; 0.629      ;
; 0.514 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.634      ;
; 0.518 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.638      ;
; 0.524 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.648      ;
; 0.531 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.032      ; 0.652      ;
; 0.540 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.660      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.189 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.192 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[2]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[34]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[22]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 6.931 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.304     ; 2.702      ;
; 6.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.301     ; 2.704      ;
; 6.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.302     ; 2.703      ;
; 6.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.301     ; 2.704      ;
; 6.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.301     ; 2.704      ;
; 6.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.301     ; 2.704      ;
; 6.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.303     ; 2.702      ;
; 6.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.301     ; 2.704      ;
; 6.932 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.301     ; 2.704      ;
; 6.974 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 2.703      ;
; 6.974 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.258     ; 2.708      ;
; 6.974 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.711      ;
; 6.974 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.711      ;
; 6.974 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.258     ; 2.708      ;
; 6.974 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 2.703      ;
; 6.975 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.265     ; 2.700      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.755      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.755      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.755      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.755      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.755      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.755      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.755      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.312     ; 2.650      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.317     ; 2.645      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.312     ; 2.650      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.309     ; 2.653      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.309     ; 2.653      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.258     ; 2.705      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.258     ; 2.705      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.708      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.258     ; 2.705      ;
; 6.976 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.258     ; 2.705      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.264     ; 2.699      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.707      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.707      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.708      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.706      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.265     ; 2.698      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.268     ; 2.695      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.268     ; 2.695      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.706      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.257     ; 2.705      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.707      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.707      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.707      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.707      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.707      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.707      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.264     ; 2.699      ;
; 6.977 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.257     ; 2.705      ;
; 6.978 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.706      ;
; 6.978 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.255     ; 2.706      ;
; 6.979 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.322     ; 2.637      ;
; 6.979 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.322     ; 2.637      ;
; 6.985 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.267     ; 2.688      ;
; 6.997 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.252     ; 2.738      ;
; 6.997 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.252     ; 2.738      ;
; 7.007 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.724      ;
; 7.007 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.724      ;
; 7.007 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.724      ;
; 7.007 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.256     ; 2.724      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.723      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.723      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.723      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.723      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.723      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.723      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.723      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.252     ; 2.725      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.252     ; 2.725      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.252     ; 2.725      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.252     ; 2.725      ;
; 7.010 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.252     ; 2.725      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.257     ; 2.714      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.257     ; 2.714      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.257     ; 2.714      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.720      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.720      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.720      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 2.720      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.016 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.717      ;
; 7.017 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.716      ;
; 7.017 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.716      ;
; 7.017 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.716      ;
; 7.017 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.716      ;
; 7.017 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.254     ; 2.716      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.705      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.705      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.710      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.705      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.252 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.705      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.705      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.704      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.028     ; 1.706      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.709      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.709      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.032     ; 1.702      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.704      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.026     ; 1.708      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.704      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 1.709      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.704      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.704      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.704      ;
; 18.253 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.030     ; 1.704      ;
; 18.259 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.709      ;
; 18.259 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.709      ;
; 18.259 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.709      ;
; 18.259 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.709      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 1.709      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 1.709      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.696      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.696      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.696      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.696      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.696      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.696      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.696      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.031     ; 1.696      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.029     ; 1.698      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.018     ; 1.709      ;
; 18.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.707      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 1.707      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 18.261 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 1.706      ;
; 38.015 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.927      ;
; 38.015 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.927      ;
; 38.015 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.927      ;
; 38.015 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.927      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.042     ; 1.924      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
; 38.021 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.045     ; 1.921      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.098      ;
; 49.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.877      ;
; 98.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.314      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.275      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.275      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.275      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.275      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.275      ;
; 98.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.275      ;
; 98.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.256      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.104      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.091      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.068      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.910      ;
; 99.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.880      ;
; 99.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.880      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.796      ;
; 99.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.700      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.500  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.620      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.777      ;
; 0.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.777      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.805      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.810  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.939      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.951      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.961      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.961      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.961      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.961      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.840  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.957      ;
; 0.975  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.099      ;
; 0.979  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.114      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.110      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.110      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.110      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.110      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.110      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.110      ;
; 50.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.512      ; 0.785      ;
; 50.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.523      ; 0.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.261      ; 1.540      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.261      ; 1.540      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.261      ; 1.540      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.195 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.258      ; 1.537      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_status                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_sid                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_read_rdid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_status_en                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_rdid_en                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_sid_en                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_isr_valid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|read_imr_valid                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.196 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ill_write_reg ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.254      ; 1.534      ;
; 1.202 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.536      ;
; 1.202 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.536      ;
; 1.202 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.536      ;
; 1.202 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.536      ;
; 1.205 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.251      ; 1.540      ;
; 1.206 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|waitrequest_reset_override                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.249      ; 1.539      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.249      ; 1.540      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.249      ; 1.540      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.537      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.537      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.537      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[3]                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.249      ; 1.540      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.536      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.246      ; 1.537      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.536      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.536      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.536      ;
; 1.207 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.245      ; 1.536      ;
; 1.209 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.533      ;
; 1.209 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.533      ;
; 1.209 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.533      ;
; 1.209 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.533      ;
; 1.209 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.533      ;
; 1.209 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.533      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.534      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[7]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.534      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[9]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.534      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[12]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.534      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.534      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.534      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.534      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[17]                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.534      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.532      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.532      ;
; 1.210 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[23]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.238      ; 1.532      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.235      ; 1.531      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[6]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.540      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.540      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[7]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.540      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[5]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.540      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[2]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.540      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[3]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.540      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.540      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[4]                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.540      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.213 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.533      ;
; 1.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.537      ;
; 1.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.537      ;
; 1.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.531      ;
; 1.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.531      ;
; 1.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.531      ;
; 1.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.531      ;
; 1.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.531      ;
; 1.214 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.233      ; 1.531      ;
; 1.215 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.538      ;
; 1.215 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.538      ;
; 1.215 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.239      ; 1.538      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_branch_op                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.225      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[21]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.218      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[7]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.221      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[6]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.221      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[5]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.221      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[8]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.221      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[14]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.221      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[12]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.221      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[23]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.218      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[20]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.218      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[19]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.218      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[18]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.218      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[17]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.218      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[16]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.218      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[15]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.221      ;
; 2.065 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[13]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.221      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[2]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.221      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[4]                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.221      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.228      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.228      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[3]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.228      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[24]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[23]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[22]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[21]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[12]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[13]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[20]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[19]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[18]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[17]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[16]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[15]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.076 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[14]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.216      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[1]                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.232      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.232      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[14]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.227      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[15]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.227      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[5]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.223      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[4]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.223      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[6]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.223      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.226      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.226      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.226      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.226      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.226      ;
; 2.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.226      ;
; 2.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.230      ;
; 2.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.230      ;
; 2.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.230      ;
; 2.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.230      ;
; 2.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.230      ;
; 2.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.230      ;
; 2.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.227      ;
; 2.084 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[2]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.227      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|read_0                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.225      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.225      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.225      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.225      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.225      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.225      ;
; 2.087 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[17]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.226      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[10]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[11]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[9]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[8]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[7]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[2]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[6]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[5]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[4]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[3]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[1]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[0]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.222      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_taken                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.228      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_update                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.228      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.230      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.230      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.228      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.228      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.228      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.231      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.231      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_read                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.225      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.225      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.220      ;
; 2.090 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_multicycle_instr                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.223      ;
; 2.090 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.225      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 14.991 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 0.418  ; 0.144 ; 4.852    ; 0.500   ; 4.733               ;
;  EXT_CLK_50MHz                              ; 14.381 ; 0.186 ; N/A      ; N/A     ; 9.249               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.418  ; 0.144 ; 4.852    ; 2.065   ; 4.733               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.175 ; 0.152 ; 17.039   ; 1.195   ; 19.740              ;
;  altera_reserved_tck                        ; 45.642 ; 0.186 ; 48.283   ; 0.500   ; 49.312              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EXT_CLK_50MHz                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_RESET_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_USER_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[0]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[1]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[3]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[2]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 5021       ; 0          ; 43       ; 2        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; 735        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50MHz                              ; 22         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1417428    ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 87         ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 155        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 41409      ; 1150       ; 1094     ; 201      ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 5021       ; 0          ; 43       ; 2        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; 735        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50MHz                              ; 22         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1417428    ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 87         ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 155        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 41409      ; 1150       ; 1094     ; 201      ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1853       ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 772        ; 0        ; 75       ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1853       ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 772        ; 0        ; 75       ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 152   ; 152  ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 79    ; 79   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                              ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+
; Target                                     ; Clock                                      ; Type      ; Status      ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; Base      ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; Generated ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; Constrained ;
; altera_reserved_tck                        ; altera_reserved_tck                        ; Base      ; Constrained ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                         ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                       ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                         ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                       ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Sat Sep 28 16:23:50 2024
Info: Command: quartus_sta niosv_soc_epcs_sdram_freertos -c niosv_soc_epcs_sdram_freertos_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.418               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    14.175               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    14.381               0.000 EXT_CLK_50MHz 
    Info (332119):    45.642               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.313               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.313               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.357               0.000 EXT_CLK_50MHz 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.852               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    17.039               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    48.283               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.893               0.000 altera_reserved_tck 
    Info (332119):     2.036               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     3.532               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.736               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.588               0.000 EXT_CLK_50MHz 
    Info (332119):    19.742               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.541               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 11.322 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.340               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    14.712               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    14.954               0.000 EXT_CLK_50MHz 
    Info (332119):    46.160               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.298               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.311               0.000 EXT_CLK_50MHz 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.386               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    17.365               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    48.538               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.797               0.000 altera_reserved_tck 
    Info (332119):     1.815               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     3.188               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.592               0.000 EXT_CLK_50MHz 
    Info (332119):    19.740               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.500               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 12.186 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.784               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    16.590               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    16.868               0.000 EXT_CLK_50MHz 
    Info (332119):    47.812               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.152               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.186               0.000 EXT_CLK_50MHz 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.931               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    18.252               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.315               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 altera_reserved_tck 
    Info (332119):     1.195               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     2.065               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.249               0.000 EXT_CLK_50MHz 
    Info (332119):    19.750               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.312               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 14.991 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5012 megabytes
    Info: Processing ended: Sat Sep 28 16:23:53 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:05


