

================================================================
== Vivado HLS Report for 'TPG'
================================================================
* Date:           Tue Jun 25 17:13:33 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        ProjL
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|      6.82|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 6.82ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r_1_peak_reg_V_read_1 = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %r_1_peak_reg_V_read)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_0_peak_reg_V_read_1 = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %r_0_peak_reg_V_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lincoeff_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %lincoeff_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%uncorrectedADC_V = trunc i14 %data_int_V_read to i12" [src/TPG.cc:53]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%base_V = trunc i24 %lincoeff_V_read to i12" [src/TPG.cc:64]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %lincoeff_V_read, i32 16, i32 23)" [src/TPG.cc:73]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lhs_V = zext i12 %uncorrectedADC_V to i13" [src/TPG.cc:76]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rhs_V = zext i12 %base_V to i13" [src/TPG.cc:76]
ST_1 : Operation 13 [1/1] (1.33ns)   --->   "%r_V_3 = sub i13 %lhs_V, %rhs_V" [src/TPG.cc:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i13 %r_V_3 to i21" [src/TPG.cc:94]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %mult to i21" [src/TPG.cc:94]
ST_1 : Operation 16 [1/1] (4.89ns)   --->   "%r_V = mul i21 %lhs_V_1, %rhs_V_1" [src/TPG.cc:94]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%linearizerOutput_V = call i18 @_ssdm_op_PartSelect.i18.i21.i32.i32(i21 %r_V, i32 2, i32 19)" [src/TPG.cc:94]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %r_V_3, i32 12)" [src/TPG.cc:99]
ST_1 : Operation 19 [1/1] (0.59ns)   --->   "%linearizerOutput_V_1 = select i1 %tmp_7, i18 0, i18 %linearizerOutput_V" [src/TPG.cc:99]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m_V = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_3_shift_reg_V)" [src/TPG.cc:106]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_2_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_2_shift_reg_V)" [src/TPG.cc:120]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_3_shift_reg_V, i18 %r_2_shift_reg_V_rea)" [src/TPG.cc:120]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_1_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_1_shift_reg_V)" [src/TPG.cc:120]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_2_shift_reg_V, i18 %r_1_shift_reg_V_rea)" [src/TPG.cc:120]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_0_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_0_shift_reg_V)" [src/TPG.cc:120]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_1_shift_reg_V, i18 %r_0_shift_reg_V_rea)" [src/TPG.cc:120]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_0_shift_reg_V, i18 %linearizerOutput_V_1)" [src/TPG.cc:123]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %m_V, i5 0)" [src/TPG.cc:127]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i23 %p_shl to i24" [src/TPG.cc:127]
ST_1 : Operation 30 [1/1] (1.39ns)   --->   "%p_neg = sub i24 0, %p_shl_cast" [src/TPG.cc:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_neg_cast = sext i24 %p_neg to i25" [src/TPG.cc:127]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl1 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %m_V, i2 0)" [src/TPG.cc:127]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i20 %p_shl1 to i25" [src/TPG.cc:127]
ST_1 : Operation 34 [1/1] (1.41ns)   --->   "%r_V_4 = sub i25 %p_neg_cast, %p_shl1_cast" [src/TPG.cc:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_578 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_4, i32 6, i32 24)" [src/TPG.cc:131]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i18 %r_2_shift_reg_V_rea to i25" [src/TPG.cc:142]
ST_1 : Operation 37 [1/1] (4.89ns)   --->   "%r_V_6 = mul i25 -35, %lhs_V_3" [src/TPG.cc:142]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mul_V = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_6, i32 6, i32 24)" [src/TPG.cc:143]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_18_1 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %r_1_shift_reg_V_rea, i32 2, i32 17)" [src/TPG.cc:143]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_6, i32 6, i32 23)" [src/TPG.cc:142]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_4, i32 6, i32 23)" [src/TPG.cc:127]
ST_1 : Operation 42 [1/1] (1.19ns)   --->   "%tmp_2 = icmp eq i18 %m_V, 0" [src/TPG.cc:156]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.19ns)   --->   "%tmp_4 = icmp sgt i19 %r_0_peak_reg_V_read_1, %r_1_peak_reg_V_read_1" [src/TPG.cc:169]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %r_0_peak_reg_V_read_1, i32 12, i32 18)" [src/TPG.cc:181]
ST_1 : Operation 45 [1/1] (0.86ns)   --->   "%icmp = icmp sgt i7 %tmp_9, 0" [src/TPG.cc:181]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %r_0_peak_reg_V_read_1, i32 2, i32 17)" [src/TPG.cc:187]

 <State 2> : 6.16ns
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = zext i16 %tmp_18_1 to i18" [src/TPG.cc:143]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_18_1_cast = zext i16 %tmp_18_1 to i19" [src/TPG.cc:143]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_V_3_2_cast7 = zext i18 %r_0_shift_reg_V_rea to i24" [src/TPG.cc:142]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl2 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %r_0_shift_reg_V_rea, i5 0)" [src/TPG.cc:142]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i23 %p_shl2 to i24" [src/TPG.cc:142]
ST_2 : Operation 52 [1/1] (1.39ns)   --->   "%r_V_6_2 = sub i24 %p_shl2_cast, %lhs_V_3_2_cast7" [src/TPG.cc:142]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_6_2, i32 6, i32 23)" [src/TPG.cc:143]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_11 = sext i18 %tmp_10 to i19" [src/TPG.cc:143]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl3 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %linearizerOutput_V_1, i5 0)" [src/TPG.cc:142]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i23 %p_shl3 to i24" [src/TPG.cc:142]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl4 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %linearizerOutput_V_1, i3 0)" [src/TPG.cc:142]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i21 %p_shl4 to i24" [src/TPG.cc:142]
ST_2 : Operation 59 [1/1] (1.39ns)   --->   "%r_V_6_3 = sub i24 %p_shl3_cast, %p_shl4_cast" [src/TPG.cc:142]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_13 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_6_3, i32 6, i32 23)" [src/TPG.cc:143]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_14 = sext i18 %tmp_13 to i19" [src/TPG.cc:143]
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i19 %tmp_18_1_cast, %tmp_11" [src/TPG.cc:144]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i19 %mul_V, %tmp_14" [src/TPG.cc:144]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.33ns)   --->   "%tmp_16 = add i18 %tmp_13, %tmp_15" [src/TPG.cc:143]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%tmp4 = add i19 %tmp5, %tmp_578" [src/TPG.cc:144]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (1.33ns)   --->   "%tmp_19 = add i18 %tmp_10, %tmp" [src/TPG.cc:143]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20 = add i18 %tmp_17, %tmp_16" [src/TPG.cc:127]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%addconv_3 = add i19 %tmp4, %tmp3" [src/TPG.cc:144]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (2.06ns) (root node of TernaryAdder)   --->   "%addconv_3_cast = add i18 %tmp_19, %tmp_20" [src/TPG.cc:156]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node filterOutput_V)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %addconv_3, i32 18)" [src/TPG.cc:156]
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node filterOutput_V)   --->   "%or_cond = or i1 %tmp_8, %tmp_2" [src/TPG.cc:156]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.59ns) (out node of the LUT)   --->   "%filterOutput_V = select i1 %or_cond, i18 0, i18 %addconv_3_cast" [src/TPG.cc:156]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 3> : 1.86ns
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/TPG.cc:109]
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_s)" [src/TPG.cc:121]
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_576 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/TPG.cc:109]
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_576)" [src/TPG.cc:121]
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_577 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/TPG.cc:109]
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_577)" [src/TPG.cc:121]
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%filterOutput_V_cast = zext i18 %filterOutput_V to i19" [src/TPG.cc:156]
ST_3 : Operation 80 [1/1] (1.19ns)   --->   "%tmp_3 = icmp slt i19 %filterOutput_V_cast, %r_0_peak_reg_V_read_1" [src/TPG.cc:169]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%or_cond1 = and i1 %tmp_3, %tmp_4" [src/TPG.cc:169]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.47ns)   --->   "%tmpPeak_V = select i1 %icmp, i16 1023, i16 %tmp_6" [src/TPG.cc:187]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%tmp_18 = trunc i16 %tmpPeak_V to i10" [src/TPG.cc:187]
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_21 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmpPeak_V, i32 10, i32 15)" [src/TPG.cc:188]
ST_3 : Operation 85 [1/1] (0.86ns)   --->   "%icmp1 = icmp ne i6 %tmp_21, 0" [src/TPG.cc:188]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%p_phitmp3 = select i1 %icmp1, i10 -1, i10 %tmp_18" [src/TPG.cc:188]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.51ns) (out node of the LUT)   --->   "%agg_result_V_1 = select i1 %or_cond1, i10 %p_phitmp3, i10 0" [src/TPG.cc:169]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%agg_result_V_1_cast = zext i10 %agg_result_V_1 to i16" [src/TPG.cc:169]
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i19, i19 } undef, i16 %agg_result_V_1_cast, 0" [src/TPG.cc:196]
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i19, i19 } %mrv, i19 %filterOutput_V_cast, 1" [src/TPG.cc:196]
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i19, i19 } %mrv_1, i19 %r_0_peak_reg_V_read_1, 2" [src/TPG.cc:196]
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "ret { i16, i19, i19 } %mrv_2" [src/TPG.cc:196]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_int_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lincoeff_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_0_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_1_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_2_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_3_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_0_peak_reg_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_1_peak_reg_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_1_peak_reg_V_read_1 (read           ) [ 0000]
r_0_peak_reg_V_read_1 (read           ) [ 0111]
lincoeff_V_read       (read           ) [ 0000]
data_int_V_read       (read           ) [ 0000]
uncorrectedADC_V      (trunc          ) [ 0000]
base_V                (trunc          ) [ 0000]
mult                  (partselect     ) [ 0000]
lhs_V                 (zext           ) [ 0000]
rhs_V                 (zext           ) [ 0000]
r_V_3                 (sub            ) [ 0000]
lhs_V_1               (sext           ) [ 0000]
rhs_V_1               (zext           ) [ 0000]
r_V                   (mul            ) [ 0000]
linearizerOutput_V    (partselect     ) [ 0000]
tmp_7                 (bitselect      ) [ 0000]
linearizerOutput_V_1  (select         ) [ 0110]
m_V                   (read           ) [ 0000]
r_2_shift_reg_V_rea   (read           ) [ 0000]
StgValue_22           (write          ) [ 0000]
r_1_shift_reg_V_rea   (read           ) [ 0000]
StgValue_24           (write          ) [ 0000]
r_0_shift_reg_V_rea   (read           ) [ 0110]
StgValue_26           (write          ) [ 0000]
StgValue_27           (write          ) [ 0000]
p_shl                 (bitconcatenate ) [ 0000]
p_shl_cast            (zext           ) [ 0000]
p_neg                 (sub            ) [ 0000]
p_neg_cast            (sext           ) [ 0000]
p_shl1                (bitconcatenate ) [ 0000]
p_shl1_cast           (zext           ) [ 0000]
r_V_4                 (sub            ) [ 0000]
tmp_578               (partselect     ) [ 0110]
lhs_V_3               (zext           ) [ 0000]
r_V_6                 (mul            ) [ 0000]
mul_V                 (partselect     ) [ 0110]
tmp_18_1              (partselect     ) [ 0110]
tmp_15                (partselect     ) [ 0110]
tmp_17                (partselect     ) [ 0110]
tmp_2                 (icmp           ) [ 0110]
tmp_4                 (icmp           ) [ 0111]
tmp_9                 (partselect     ) [ 0000]
icmp                  (icmp           ) [ 0111]
tmp_6                 (partselect     ) [ 0111]
tmp                   (zext           ) [ 0000]
tmp_18_1_cast         (zext           ) [ 0000]
lhs_V_3_2_cast7       (zext           ) [ 0000]
p_shl2                (bitconcatenate ) [ 0000]
p_shl2_cast           (zext           ) [ 0000]
r_V_6_2               (sub            ) [ 0000]
tmp_10                (partselect     ) [ 0000]
tmp_11                (sext           ) [ 0000]
p_shl3                (bitconcatenate ) [ 0000]
p_shl3_cast           (zext           ) [ 0000]
p_shl4                (bitconcatenate ) [ 0000]
p_shl4_cast           (zext           ) [ 0000]
r_V_6_3               (sub            ) [ 0000]
tmp_13                (partselect     ) [ 0000]
tmp_14                (sext           ) [ 0000]
tmp3                  (add            ) [ 0000]
tmp5                  (add            ) [ 0000]
tmp_16                (add            ) [ 0000]
tmp4                  (add            ) [ 0000]
tmp_19                (add            ) [ 0000]
tmp_20                (add            ) [ 0000]
addconv_3             (add            ) [ 0000]
addconv_3_cast        (add            ) [ 0000]
tmp_8                 (bitselect      ) [ 0000]
or_cond               (or             ) [ 0000]
filterOutput_V        (select         ) [ 0101]
tmp_s                 (specregionbegin) [ 0000]
empty                 (specregionend  ) [ 0000]
tmp_576               (specregionbegin) [ 0000]
empty_84              (specregionend  ) [ 0000]
tmp_577               (specregionbegin) [ 0000]
empty_85              (specregionend  ) [ 0000]
filterOutput_V_cast   (zext           ) [ 0000]
tmp_3                 (icmp           ) [ 0000]
or_cond1              (and            ) [ 0000]
tmpPeak_V             (select         ) [ 0000]
tmp_18                (trunc          ) [ 0000]
tmp_21                (partselect     ) [ 0000]
icmp1                 (icmp           ) [ 0000]
p_phitmp3             (select         ) [ 0000]
agg_result_V_1        (select         ) [ 0000]
agg_result_V_1_cast   (zext           ) [ 0000]
mrv                   (insertvalue    ) [ 0000]
mrv_1                 (insertvalue    ) [ 0000]
mrv_2                 (insertvalue    ) [ 0000]
StgValue_92           (ret            ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_int_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_int_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lincoeff_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lincoeff_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_0_shift_reg_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_1_shift_reg_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_2_shift_reg_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_2_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_3_shift_reg_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_3_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r_0_peak_reg_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_peak_reg_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r_1_peak_reg_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_peak_reg_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i18.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i18.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i18.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="r_1_peak_reg_V_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="19" slack="0"/>
<pin id="108" dir="0" index="1" bw="19" slack="0"/>
<pin id="109" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_1_peak_reg_V_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_0_peak_reg_V_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="19" slack="0"/>
<pin id="114" dir="0" index="1" bw="19" slack="0"/>
<pin id="115" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_0_peak_reg_V_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lincoeff_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="24" slack="0"/>
<pin id="120" dir="0" index="1" bw="24" slack="0"/>
<pin id="121" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lincoeff_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_int_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="14" slack="0"/>
<pin id="127" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_int_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="m_V_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="18" slack="0"/>
<pin id="132" dir="0" index="1" bw="18" slack="0"/>
<pin id="133" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_2_shift_reg_V_rea_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="0"/>
<pin id="138" dir="0" index="1" bw="18" slack="0"/>
<pin id="139" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_2_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_22_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="18" slack="0"/>
<pin id="145" dir="0" index="2" bw="18" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="r_1_shift_reg_V_rea_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="0"/>
<pin id="152" dir="0" index="1" bw="18" slack="0"/>
<pin id="153" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_1_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_24_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="18" slack="0"/>
<pin id="159" dir="0" index="2" bw="18" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_0_shift_reg_V_rea_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="0" index="1" bw="18" slack="0"/>
<pin id="167" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_0_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_26_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="18" slack="0"/>
<pin id="173" dir="0" index="2" bw="18" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_27_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="18" slack="0"/>
<pin id="181" dir="0" index="2" bw="18" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="uncorrectedADC_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="uncorrectedADC_V/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="base_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="base_V/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mult_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mult/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="lhs_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="rhs_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="r_V_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="0" index="1" bw="12" slack="0"/>
<pin id="214" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="lhs_V_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="0"/>
<pin id="219" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="rhs_V_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="linearizerOutput_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="18" slack="0"/>
<pin id="227" dir="0" index="1" bw="21" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="linearizerOutput_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="13" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="linearizerOutput_V_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="18" slack="0"/>
<pin id="246" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="linearizerOutput_V_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="23" slack="0"/>
<pin id="253" dir="0" index="1" bw="18" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_shl_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="23" slack="0"/>
<pin id="261" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_neg_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="23" slack="0"/>
<pin id="266" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_neg_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="0"/>
<pin id="271" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_shl1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="20" slack="0"/>
<pin id="275" dir="0" index="1" bw="18" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_shl1_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="20" slack="0"/>
<pin id="283" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="r_V_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="24" slack="0"/>
<pin id="287" dir="0" index="1" bw="20" slack="0"/>
<pin id="288" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_578_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="19" slack="0"/>
<pin id="293" dir="0" index="1" bw="25" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="0" index="3" bw="6" slack="0"/>
<pin id="296" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_578/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="lhs_V_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="18" slack="0"/>
<pin id="303" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mul_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="19" slack="0"/>
<pin id="307" dir="0" index="1" bw="25" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_18_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="18" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="0" index="3" bw="6" slack="0"/>
<pin id="319" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_15_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="18" slack="0"/>
<pin id="326" dir="0" index="1" bw="25" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_17_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="18" slack="0"/>
<pin id="335" dir="0" index="1" bw="25" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="18" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="19" slack="0"/>
<pin id="351" dir="0" index="1" bw="19" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_9_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="0" index="1" bw="19" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="0" index="3" bw="6" slack="0"/>
<pin id="360" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="19" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_18_1_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_1_cast/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="lhs_V_3_2_cast7_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="18" slack="1"/>
<pin id="389" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_2_cast7/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_shl2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="23" slack="0"/>
<pin id="392" dir="0" index="1" bw="18" slack="1"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_shl2_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="23" slack="0"/>
<pin id="399" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_V_6_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="23" slack="0"/>
<pin id="403" dir="0" index="1" bw="18" slack="0"/>
<pin id="404" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_6_2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_10_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="18" slack="0"/>
<pin id="409" dir="0" index="1" bw="24" slack="0"/>
<pin id="410" dir="0" index="2" bw="4" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_11_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="18" slack="0"/>
<pin id="419" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="23" slack="0"/>
<pin id="423" dir="0" index="1" bw="18" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_shl3_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="23" slack="0"/>
<pin id="430" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="21" slack="0"/>
<pin id="434" dir="0" index="1" bw="18" slack="1"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_shl4_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="21" slack="0"/>
<pin id="441" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="r_V_6_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="23" slack="0"/>
<pin id="445" dir="0" index="1" bw="21" slack="0"/>
<pin id="446" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_6_3/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_13_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="18" slack="0"/>
<pin id="451" dir="0" index="1" bw="24" slack="0"/>
<pin id="452" dir="0" index="2" bw="4" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_14_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="18" slack="0"/>
<pin id="461" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="18" slack="0"/>
<pin id="466" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp5_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="19" slack="1"/>
<pin id="471" dir="0" index="1" bw="18" slack="0"/>
<pin id="472" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_16_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="18" slack="0"/>
<pin id="476" dir="0" index="1" bw="18" slack="1"/>
<pin id="477" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="19" slack="0"/>
<pin id="481" dir="0" index="1" bw="19" slack="1"/>
<pin id="482" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_19_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="18" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_20_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="18" slack="1"/>
<pin id="492" dir="0" index="1" bw="18" slack="0"/>
<pin id="493" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="addconv_3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="19" slack="0"/>
<pin id="497" dir="0" index="1" bw="19" slack="0"/>
<pin id="498" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_3/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="addconv_3_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="18" slack="0"/>
<pin id="503" dir="0" index="1" bw="18" slack="0"/>
<pin id="504" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_3_cast/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_8_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="19" slack="0"/>
<pin id="510" dir="0" index="2" bw="6" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="or_cond_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="filterOutput_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="18" slack="0"/>
<pin id="524" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="filterOutput_V/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="filterOutput_V_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="18" slack="1"/>
<pin id="530" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="filterOutput_V_cast/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="18" slack="0"/>
<pin id="533" dir="0" index="1" bw="19" slack="2"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_cond1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="2"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmpPeak_V_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="2"/>
<pin id="543" dir="0" index="1" bw="11" slack="0"/>
<pin id="544" dir="0" index="2" bw="16" slack="2"/>
<pin id="545" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmpPeak_V/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_18_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_21_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="0" index="3" bw="5" slack="0"/>
<pin id="556" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_phitmp3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="10" slack="0"/>
<pin id="571" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp3/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="agg_result_V_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="10" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="agg_result_V_1_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_1_cast/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="mrv_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="54" slack="0"/>
<pin id="589" dir="0" index="1" bw="10" slack="0"/>
<pin id="590" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="mrv_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="54" slack="0"/>
<pin id="595" dir="0" index="1" bw="18" slack="0"/>
<pin id="596" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="mrv_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="54" slack="0"/>
<pin id="601" dir="0" index="1" bw="19" slack="2"/>
<pin id="602" dir="1" index="2" bw="54" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="604" class="1007" name="r_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="13" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="611" class="1007" name="r_V_6_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="25" slack="0"/>
<pin id="613" dir="0" index="1" bw="18" slack="0"/>
<pin id="614" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="r_0_peak_reg_V_read_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="19" slack="2"/>
<pin id="621" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="r_0_peak_reg_V_read_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="linearizerOutput_V_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="18" slack="1"/>
<pin id="627" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="linearizerOutput_V_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="r_0_shift_reg_V_rea_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="18" slack="1"/>
<pin id="633" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_0_shift_reg_V_rea "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_578_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="19" slack="1"/>
<pin id="639" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_578 "/>
</bind>
</comp>

<comp id="642" class="1005" name="mul_V_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="19" slack="1"/>
<pin id="644" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_V "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_18_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="1"/>
<pin id="649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_15_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="18" slack="1"/>
<pin id="655" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_17_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="18" slack="1"/>
<pin id="660" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_4_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="2"/>
<pin id="670" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="673" class="1005" name="icmp_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="2"/>
<pin id="675" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_6_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="2"/>
<pin id="680" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="683" class="1005" name="filterOutput_V_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="18" slack="1"/>
<pin id="685" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="filterOutput_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="124" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="118" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="118" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="185" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="189" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="193" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="211" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="225" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="130" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="130" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="269" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="136" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="150" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="285" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="347"><net_src comp="130" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="112" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="106" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="112" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="369"><net_src comp="355" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="74" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="112" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="387" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="407" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="442"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="428" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="76" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="26" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="449" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="384" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="417" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="459" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="449" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="469" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="407" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="381" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="474" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="479" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="463" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="484" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="490" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="495" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="70" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="501" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="90" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="92" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="541" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="94" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="96" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="565"><net_src comp="551" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="98" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="100" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="547" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="536" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="567" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="102" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="104" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="528" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="217" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="221" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="604" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="615"><net_src comp="60" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="301" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="611" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="618"><net_src comp="611" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="622"><net_src comp="112" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="628"><net_src comp="242" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="634"><net_src comp="164" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="640"><net_src comp="291" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="645"><net_src comp="305" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="650"><net_src comp="314" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="656"><net_src comp="324" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="661"><net_src comp="333" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="666"><net_src comp="343" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="671"><net_src comp="349" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="676"><net_src comp="365" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="681"><net_src comp="371" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="686"><net_src comp="520" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="528" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_0_shift_reg_V | {1 }
	Port: r_1_shift_reg_V | {1 }
	Port: r_2_shift_reg_V | {1 }
	Port: r_3_shift_reg_V | {1 }
 - Input state : 
	Port: TPG : data_int_V | {1 }
	Port: TPG : lincoeff_V | {1 }
	Port: TPG : r_0_shift_reg_V | {1 }
	Port: TPG : r_1_shift_reg_V | {1 }
	Port: TPG : r_2_shift_reg_V | {1 }
	Port: TPG : r_3_shift_reg_V | {1 }
	Port: TPG : r_0_peak_reg_V_read | {1 }
	Port: TPG : r_1_peak_reg_V_read | {1 }
  - Chain level:
	State 1
		lhs_V : 1
		rhs_V : 1
		r_V_3 : 2
		lhs_V_1 : 3
		rhs_V_1 : 1
		r_V : 4
		linearizerOutput_V : 5
		tmp_7 : 3
		linearizerOutput_V_1 : 6
		StgValue_27 : 7
		p_shl_cast : 1
		p_neg : 2
		p_neg_cast : 3
		p_shl1_cast : 1
		r_V_4 : 4
		tmp_578 : 5
		r_V_6 : 1
		mul_V : 2
		tmp_15 : 2
		tmp_17 : 5
		icmp : 1
	State 2
		p_shl2_cast : 1
		r_V_6_2 : 2
		tmp_10 : 3
		tmp_11 : 4
		p_shl3_cast : 1
		p_shl4_cast : 1
		r_V_6_3 : 2
		tmp_13 : 3
		tmp_14 : 4
		tmp3 : 5
		tmp5 : 5
		tmp_16 : 4
		tmp4 : 6
		tmp_19 : 4
		tmp_20 : 5
		addconv_3 : 7
		addconv_3_cast : 6
		tmp_8 : 8
		or_cond : 9
		filterOutput_V : 9
	State 3
		empty : 1
		empty_84 : 1
		empty_85 : 1
		tmp_3 : 1
		or_cond1 : 2
		tmp_18 : 1
		tmp_21 : 1
		icmp1 : 2
		p_phitmp3 : 3
		agg_result_V_1 : 4
		agg_result_V_1_cast : 5
		mrv : 6
		mrv_1 : 7
		mrv_2 : 8
		StgValue_92 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp3_fu_463            |    0    |    0    |    18   |
|          |            tmp5_fu_469            |    0    |    0    |    18   |
|          |           tmp_16_fu_474           |    0    |    0    |    25   |
|    add   |            tmp4_fu_479            |    0    |    0    |    18   |
|          |           tmp_19_fu_484           |    0    |    0    |    25   |
|          |           tmp_20_fu_490           |    0    |    0    |    18   |
|          |          addconv_3_fu_495         |    0    |    0    |    18   |
|          |       addconv_3_cast_fu_501       |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|
|          |            r_V_3_fu_211           |    0    |    0    |    19   |
|          |            p_neg_fu_263           |    0    |    0    |    30   |
|    sub   |            r_V_4_fu_285           |    0    |    0    |    31   |
|          |           r_V_6_2_fu_401          |    0    |    0    |    30   |
|          |           r_V_6_3_fu_443          |    0    |    0    |    30   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_2_fu_343           |    0    |    0    |    18   |
|          |            tmp_4_fu_349           |    0    |    0    |    18   |
|   icmp   |            icmp_fu_365            |    0    |    0    |    11   |
|          |            tmp_3_fu_531           |    0    |    0    |    18   |
|          |            icmp1_fu_561           |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|          |    linearizerOutput_V_1_fu_242    |    0    |    0    |    18   |
|          |       filterOutput_V_fu_520       |    0    |    0    |    18   |
|  select  |          tmpPeak_V_fu_541         |    0    |    0    |    16   |
|          |          p_phitmp3_fu_567         |    0    |    0    |    10   |
|          |       agg_result_V_1_fu_575       |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|    or    |           or_cond_fu_515          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    and   |          or_cond1_fu_536          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             r_V_fu_604            |    1    |    0    |    0    |
|          |            r_V_6_fu_611           |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          | r_1_peak_reg_V_read_1_read_fu_106 |    0    |    0    |    0    |
|          | r_0_peak_reg_V_read_1_read_fu_112 |    0    |    0    |    0    |
|          |    lincoeff_V_read_read_fu_118    |    0    |    0    |    0    |
|   read   |    data_int_V_read_read_fu_124    |    0    |    0    |    0    |
|          |          m_V_read_fu_130          |    0    |    0    |    0    |
|          |  r_2_shift_reg_V_rea_read_fu_136  |    0    |    0    |    0    |
|          |  r_1_shift_reg_V_rea_read_fu_150  |    0    |    0    |    0    |
|          |  r_0_shift_reg_V_rea_read_fu_164  |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      StgValue_22_write_fu_142     |    0    |    0    |    0    |
|   write  |      StgValue_24_write_fu_156     |    0    |    0    |    0    |
|          |      StgValue_26_write_fu_170     |    0    |    0    |    0    |
|          |      StgValue_27_write_fu_178     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      uncorrectedADC_V_fu_185      |    0    |    0    |    0    |
|   trunc  |           base_V_fu_189           |    0    |    0    |    0    |
|          |           tmp_18_fu_547           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            mult_fu_193            |    0    |    0    |    0    |
|          |     linearizerOutput_V_fu_225     |    0    |    0    |    0    |
|          |           tmp_578_fu_291          |    0    |    0    |    0    |
|          |            mul_V_fu_305           |    0    |    0    |    0    |
|          |          tmp_18_1_fu_314          |    0    |    0    |    0    |
|partselect|           tmp_15_fu_324           |    0    |    0    |    0    |
|          |           tmp_17_fu_333           |    0    |    0    |    0    |
|          |            tmp_9_fu_355           |    0    |    0    |    0    |
|          |            tmp_6_fu_371           |    0    |    0    |    0    |
|          |           tmp_10_fu_407           |    0    |    0    |    0    |
|          |           tmp_13_fu_449           |    0    |    0    |    0    |
|          |           tmp_21_fu_551           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            lhs_V_fu_203           |    0    |    0    |    0    |
|          |            rhs_V_fu_207           |    0    |    0    |    0    |
|          |           rhs_V_1_fu_221          |    0    |    0    |    0    |
|          |         p_shl_cast_fu_259         |    0    |    0    |    0    |
|          |         p_shl1_cast_fu_281        |    0    |    0    |    0    |
|          |           lhs_V_3_fu_301          |    0    |    0    |    0    |
|   zext   |             tmp_fu_381            |    0    |    0    |    0    |
|          |        tmp_18_1_cast_fu_384       |    0    |    0    |    0    |
|          |       lhs_V_3_2_cast7_fu_387      |    0    |    0    |    0    |
|          |         p_shl2_cast_fu_397        |    0    |    0    |    0    |
|          |         p_shl3_cast_fu_428        |    0    |    0    |    0    |
|          |         p_shl4_cast_fu_439        |    0    |    0    |    0    |
|          |     filterOutput_V_cast_fu_528    |    0    |    0    |    0    |
|          |     agg_result_V_1_cast_fu_583    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           lhs_V_1_fu_217          |    0    |    0    |    0    |
|   sext   |         p_neg_cast_fu_269         |    0    |    0    |    0    |
|          |           tmp_11_fu_417           |    0    |    0    |    0    |
|          |           tmp_14_fu_459           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|            tmp_7_fu_234           |    0    |    0    |    0    |
|          |            tmp_8_fu_507           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            p_shl_fu_251           |    0    |    0    |    0    |
|          |           p_shl1_fu_273           |    0    |    0    |    0    |
|bitconcatenate|           p_shl2_fu_390           |    0    |    0    |    0    |
|          |           p_shl3_fu_421           |    0    |    0    |    0    |
|          |           p_shl4_fu_432           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             mrv_fu_587            |    0    |    0    |    0    |
|insertvalue|            mrv_1_fu_593           |    0    |    0    |    0    |
|          |            mrv_2_fu_599           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |    0    |   450   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    filterOutput_V_reg_683   |   18   |
|         icmp_reg_673        |    1   |
| linearizerOutput_V_1_reg_625|   18   |
|        mul_V_reg_642        |   19   |
|r_0_peak_reg_V_read_1_reg_619|   19   |
| r_0_shift_reg_V_rea_reg_631 |   18   |
|        tmp_15_reg_653       |   18   |
|        tmp_17_reg_658       |   18   |
|       tmp_18_1_reg_647      |   16   |
|        tmp_2_reg_663        |    1   |
|        tmp_4_reg_668        |    1   |
|       tmp_578_reg_637       |   19   |
|        tmp_6_reg_678        |   16   |
+-----------------------------+--------+
|            Total            |   182  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    0   |   450  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   182  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   182  |   450  |
+-----------+--------+--------+--------+
