==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 16.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 16ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_2/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_2/L2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_2/L3 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp case_2 m_mult 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 247.750 MB.
INFO: [HLS 200-10] Analyzing design file '../CASE/test/gemm.cc' ... 
WARNING: [HLS 200-1986] Could not apply PIPELINE directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:10)
WARNING: [HLS 200-1986] Could not apply PIPELINE directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:11)
WARNING: [HLS 200-1986] Could not apply PIPELINE directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:12)
WARNING: [HLS 200-1986] Could not apply BIND_OP directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:13)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:16)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.34 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.7 seconds; current allocated memory: 248.191 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'case_2'
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:03; Allocated memory: 2.352 MB.
