

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   32.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
eabbae23a07bcdbb3bd174db73a630ff  /home/gpuser/Documents/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_Z9EKII
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wMoAQY"
Running: cat _ptx_wMoAQY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_vKHsYe
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_vKHsYe --output-file  /dev/null 2> _ptx_wMoAQYinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wMoAQY _ptx2_vKHsYe _ptx_wMoAQYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 271656
gpu_sim_insn = 28848876
gpu_ipc =     106.1964
gpu_tot_sim_cycle = 493806
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      58.4215
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 2419
partiton_reqs_in_parallel = 5892852
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6923
partiton_level_parallism_total  =      11.9335
partiton_reqs_in_parallel_util = 5892852
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 270522
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7833
partiton_level_parallism_util_total  =      21.7833
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.4016 GB/Sec
L2_BW_total  =       9.0230 GB/Sec
gpu_total_sim_rate=74352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 576046
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4640, 4648, 4821, 4828, 4646, 4647, 4813, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 167339
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 165893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32005	W0_Idle:2923877	W0_Scoreboard:11349963	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 12325 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 493805 
mrq_lat_table:14870 	1235 	825 	1521 	2003 	2911 	3841 	6268 	9478 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22042 	9388 	371 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22557 	207 	24 	0 	9477 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25397 	5846 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	10 	1 	2 	3 	6 	9 	13 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]: 20.214285 20.142857 17.000000 17.000000 22.727272 22.727272 22.727272 22.727272 22.363636 22.363636 16.133333 15.125000 22.153847 22.153847 22.230770 22.230770 
dram[1]: 17.625000 17.625000 19.000000 19.000000 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 15.187500 15.187500 24.000000 24.000000 20.642857 24.000000 
dram[2]: 20.571428 20.571428 16.625000 14.777778 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 16.200001 15.187500 24.000000 24.000000 23.500000 23.500000 
dram[3]: 22.153847 20.571428 19.000000 19.000000 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 13.500000 13.500000 20.571428 24.000000 23.500000 23.500000 
dram[4]: 20.571428 20.571428 16.625000 14.777778 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 16.200001 16.200001 24.000000 24.000000 21.769230 21.769230 
dram[5]: 21.692308 20.142857 19.285715 19.285715 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 15.187500 13.500000 24.000000 20.571428 21.769230 21.769230 
dram[6]: 16.588236 17.625000 16.875000 15.000000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 13.500000 13.500000 23.500000 23.500000 20.642857 22.230770 
dram[7]: 20.142857 18.799999 16.875000 16.875000 22.909090 22.909090 23.272728 23.272728 22.000000 22.000000 15.562500 13.833333 20.142857 20.142857 20.642857 20.642857 
dram[8]: 16.588236 18.799999 16.875000 19.285715 22.727272 22.727272 23.272728 23.272728 22.000000 22.000000 15.562500 15.562500 23.500000 23.500000 20.642857 20.642857 
dram[9]: 20.571428 19.200001 16.875000 16.875000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 15.562500 15.562500 20.142857 20.142857 21.769230 20.214285 
dram[10]: 18.000000 18.000000 19.285715 19.285715 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 15.312500 15.312500 24.000000 24.000000 18.866667 21.769230 
average row locality = 46642/2319 = 20.112980
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      11978     11305     13390     11238     13568     10003     10344      9753     12564     10826     19251     13812     15570     12068     11965     11414
dram[1]:      11992     11266     13288     11087     13523     10008     10329      9741     12562     10813     18942     13762     15570     12070     11950     11445
dram[2]:      12140     11426     13260     11066     13539     10005     10389      9797     12575     10828     18937     13751     15348     12050     11929     11362
dram[3]:      12138     11422     13380     11182     13528     10011     10373      9787     12558     10807     19025     13937     15364     12064     11899     11348
dram[4]:      12129     11429     13355     11152     13346     10005     10391      9779     12565     10811     19011     13932     15368     12061     11877     11319
dram[5]:      12060     11332     13404     11158     13344      9999     10394      9758     12571     10816     19103     14003     15377     12058     11873     11311
dram[6]:      12025     11291     13394     11123     13252      9904     10395      9788     12587     10814     19075     13979     15204     12131     11986     11410
dram[7]:      12010     11322     13387     11124     13245      9901     10553      9815     12422     10635     18952     13804     15197     12117     11986     11415
dram[8]:      11998     11314     13719     11247     13355      9902     10554      9814     12394     10605     18975     13824     15115     12030     11983     11417
dram[9]:      12131     11445     13702     11243     13338      9902     10484      9811     12447     10662     18951     13824     15093     12026     11825     11264
dram[10]:      12116     11434     13612     11260     13349      9900     10503      9810     12424     10646     19562     13912     15214     11989     11826     11245
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487064 n_act=210 n_pre=194 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.06723
n_activity=49534 dram_eff=0.6846
bk0: 760a 489755i bk1: 756a 490283i bk2: 736a 489743i bk3: 736a 490079i bk4: 692a 492430i bk5: 692a 491532i bk6: 692a 492118i bk7: 692a 491924i bk8: 664a 491303i bk9: 664a 491053i bk10: 648a 490691i bk11: 648a 491301i bk12: 768a 488565i bk13: 768a 488977i bk14: 772a 489307i bk15: 772a 489004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57385
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487068 n_act=208 n_pre=192 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.06723
n_activity=49212 dram_eff=0.6891
bk0: 756a 490791i bk1: 756a 490314i bk2: 724a 490307i bk3: 724a 490592i bk4: 704a 491648i bk5: 704a 491761i bk6: 692a 492118i bk7: 692a 492288i bk8: 664a 490919i bk9: 664a 491082i bk10: 652a 491054i bk11: 652a 490869i bk12: 768a 489259i bk13: 768a 489403i bk14: 772a 489291i bk15: 768a 489268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487074 n_act=207 n_pre=191 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.06721
n_activity=49209 dram_eff=0.689
bk0: 768a 489722i bk1: 768a 490160i bk2: 724a 490249i bk3: 724a 490385i bk4: 704a 491099i bk5: 704a 491576i bk6: 692a 492221i bk7: 692a 491879i bk8: 664a 490865i bk9: 664a 490796i bk10: 652a 490528i bk11: 652a 490956i bk12: 768a 488585i bk13: 768a 488642i bk14: 756a 489552i bk15: 756a 489663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56569
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487074 n_act=207 n_pre=191 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.06721
n_activity=48933 dram_eff=0.6929
bk0: 768a 490006i bk1: 768a 490196i bk2: 724a 490015i bk3: 724a 490739i bk4: 704a 491620i bk5: 704a 491348i bk6: 692a 492358i bk7: 692a 491995i bk8: 664a 490793i bk9: 664a 491019i bk10: 652a 490238i bk11: 652a 490418i bk12: 768a 488470i bk13: 768a 488951i bk14: 756a 489506i bk15: 756a 489331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0391e80, atomic=0 1 entries : 0x7fbb16ddc170 :  mf: uid=643081, sid07:w03, part=4, addr=0xc0391e80, load , size=128, unknown  status = IN_PARTITION_DRAM (493805), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487050 n_act=208 n_pre=192 n_req=4244 n_rd=11470 n_write=5504 bw_util=0.0673
n_activity=49128 dram_eff=0.691
bk0: 768a 490306i bk1: 766a 490421i bk2: 724a 490318i bk3: 724a 490845i bk4: 696a 491654i bk5: 696a 491766i bk6: 704a 492053i bk7: 704a 491402i bk8: 664a 490836i bk9: 664a 491038i bk10: 652a 490626i bk11: 652a 490248i bk12: 768a 488348i bk13: 768a 488703i bk14: 760a 489986i bk15: 760a 489847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487066 n_act=207 n_pre=191 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.06725
n_activity=49378 dram_eff=0.6869
bk0: 756a 490187i bk1: 756a 490010i bk2: 732a 490132i bk3: 732a 490018i bk4: 696a 492096i bk5: 696a 492165i bk6: 704a 491712i bk7: 704a 491783i bk8: 664a 491166i bk9: 664a 491439i bk10: 652a 490210i bk11: 652a 490059i bk12: 768a 488566i bk13: 768a 488623i bk14: 760a 489552i bk15: 760a 489547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55958
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487040 n_act=220 n_pre=204 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.06725
n_activity=48881 dram_eff=0.6939
bk0: 756a 489414i bk1: 756a 490060i bk2: 732a 489619i bk3: 732a 490031i bk4: 696a 491426i bk5: 696a 491755i bk6: 704a 491750i bk7: 704a 491105i bk8: 664a 490603i bk9: 664a 490978i bk10: 652a 490007i bk11: 652a 490221i bk12: 756a 488633i bk13: 756a 488890i bk14: 772a 489478i bk15: 772a 488918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54749
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487030 n_act=217 n_pre=201 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.06731
n_activity=49120 dram_eff=0.6912
bk0: 756a 489523i bk1: 756a 490005i bk2: 732a 490287i bk3: 732a 490616i bk4: 696a 491644i bk5: 696a 492078i bk6: 704a 491507i bk7: 704a 491318i bk8: 656a 491284i bk9: 656a 491422i bk10: 664a 489612i bk11: 664a 489648i bk12: 756a 488565i bk13: 756a 488942i bk14: 772a 489155i bk15: 772a 489121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55756
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487056 n_act=212 n_pre=196 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.06725
n_activity=49189 dram_eff=0.6896
bk0: 756a 489885i bk1: 756a 489566i bk2: 732a 489635i bk3: 732a 489951i bk4: 692a 491853i bk5: 692a 491826i bk6: 704a 491614i bk7: 704a 491458i bk8: 656a 491225i bk9: 656a 491194i bk10: 664a 489309i bk11: 664a 489808i bk12: 756a 488662i bk13: 756a 488816i bk14: 772a 489148i bk15: 772a 488939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487060 n_act=214 n_pre=198 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.06721
n_activity=49296 dram_eff=0.6878
bk0: 768a 489768i bk1: 768a 489593i bk2: 732a 490575i bk3: 732a 490698i bk4: 692a 492053i bk5: 692a 491801i bk6: 704a 491742i bk7: 704a 491264i bk8: 652a 491779i bk9: 652a 491542i bk10: 664a 489905i bk11: 664a 489851i bk12: 756a 488742i bk13: 756a 488892i bk14: 760a 489475i bk15: 760a 489635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5584
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504424 n_nop=487052 n_act=210 n_pre=194 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.06728
n_activity=49351 dram_eff=0.6876
bk0: 768a 489592i bk1: 768a 489494i bk2: 732a 490162i bk3: 732a 489677i bk4: 692a 491569i bk5: 692a 491424i bk6: 704a 491309i bk7: 704a 491642i bk8: 652a 491680i bk9: 652a 491314i bk10: 656a 489881i bk11: 656a 490072i bk12: 768a 488641i bk13: 768a 488936i bk14: 760a 489451i bk15: 760a 489174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55926

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 108, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 1495
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.7808
	minimum = 6
	maximum = 1581
Network latency average = 17.015
	minimum = 6
	maximum = 1490
Slowest packet = 82198
Flit latency average = 19.362
	minimum = 6
	maximum = 1486
Slowest flit = 227814
Fragmentation average = 0.899772
	minimum = 0
	maximum = 1357
Injected packet rate average = 0.00346086
	minimum = 0.00274245 (at node 0)
	maximum = 0.00409711 (at node 3)
Accepted packet rate average = 0.00346086
	minimum = 0.00274245 (at node 0)
	maximum = 0.00409711 (at node 3)
Injected flit rate average = 0.00954564
	minimum = 0.00627634 (at node 0)
	maximum = 0.0129006 (at node 28)
Accepted flit rate average= 0.00954564
	minimum = 0.00884946 (at node 0)
	maximum = 0.0131932 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7808 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1581 (1 samples)
Network latency average = 17.015 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1490 (1 samples)
Flit latency average = 19.362 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1486 (1 samples)
Fragmentation average = 0.899772 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1357 (1 samples)
Injected packet rate average = 0.00346086 (1 samples)
	minimum = 0.00274245 (1 samples)
	maximum = 0.00409711 (1 samples)
Accepted packet rate average = 0.00346086 (1 samples)
	minimum = 0.00274245 (1 samples)
	maximum = 0.00409711 (1 samples)
Injected flit rate average = 0.00954564 (1 samples)
	minimum = 0.00627634 (1 samples)
	maximum = 0.0129006 (1 samples)
Accepted flit rate average = 0.00954564 (1 samples)
	minimum = 0.00884946 (1 samples)
	maximum = 0.0131932 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 28 sec (388 sec)
gpgpu_simulation_rate = 74352 (inst/sec)
gpgpu_simulation_rate = 1272 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 41653
gpu_sim_insn = 28848876
gpu_ipc =     692.6002
gpu_tot_sim_cycle = 757609
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      76.1577
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 2856
partiton_reqs_in_parallel = 916366
partiton_reqs_in_parallel_total    = 5892852
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9878
partiton_reqs_in_parallel_util = 916366
partiton_reqs_in_parallel_util_total    = 5892852
gpu_sim_cycle_parition_util = 41653
gpu_tot_sim_cycle_parition_util    = 270522
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8122
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     105.8228 GB/Sec
L2_BW_total  =      11.6992 GB/Sec
gpu_total_sim_rate=114252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1155274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9657, 9278, 9297, 9643, 9656, 9290, 9295, 9640, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 167384
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 165927
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61508	W0_Idle:2938455	W0_Scoreboard:12630234	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 6341 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 757608 
mrq_lat_table:34643 	4163 	3018 	7552 	9392 	8064 	5581 	6819 	9481 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45094 	32670 	541 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	50672 	1106 	24 	0 	26966 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52072 	10487 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	15120 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	115 	60 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.421052  7.407895  6.987500  7.166667  7.394366  7.394366  8.763637  9.450980  8.250000  6.875000  7.838710  6.845070  8.932203  9.245614  7.466667  7.272727 
dram[1]:  7.217949  7.407895  8.044118  7.814286  7.186666  7.000000  7.918033  8.186440  8.534483  8.250000  7.028986  7.238806  8.516129  8.800000  6.666667  7.554054 
dram[2]:  7.578948  7.578948  7.583333  8.029411  8.044776  7.186666  9.431373  9.816326  8.551724  7.750000  7.132353  7.028986 10.560000  9.777778  7.418919  7.842857 
dram[3]:  7.680000  7.200000  8.806452  7.378378  7.000000  6.481928  8.438597  8.438597  8.266666  8.000000  7.901639  7.194030  8.250000  8.516129  8.073529  7.418919 
dram[4]:  7.384615  7.384615  7.800000  8.029411  8.169230  7.260274  9.686275  8.981818  7.515152  7.515152  8.033334  7.303030  8.234375  8.234375  7.168831  7.360000 
dram[5]:  8.936508  8.042857  8.191176  7.736111  7.232877  7.219178  7.615385  8.684211  7.500000  7.279412  7.666667  7.430769  8.500000  8.234375  7.774648  7.168831 
dram[6]:  7.311688  7.037500  7.736111  7.328948  7.735294  7.408451  8.114754  7.388060  7.500000  7.279412  7.208955  7.208955  8.583333  8.879311  7.847222  7.957747 
dram[7]:  8.028571  8.388060  6.804878  6.804878  7.820896  6.973333  8.131147  9.018182  7.378788  6.763889  7.402985  6.985916  8.879311  8.442623  7.635135  7.847222 
dram[8]:  6.459770  7.698630  7.971428  8.718750  7.550725  8.015385  8.701755  8.131147  8.116667  7.609375  7.873016  7.630769  8.306452  8.879311  7.847222  6.890244 
dram[9]:  7.565790  8.098592  7.750000  7.750000  8.238095  8.222222  8.389831  8.389831  7.393939  6.971428  7.188406  7.402985  8.583333  8.583333  8.000000  7.885714 
dram[10]:  7.371795  7.187500  8.439394  7.736111  6.986667  6.986667  8.389831  8.114754  8.133333  7.393939  7.507692  7.072464  8.783334  9.410714  7.168831  7.774648 
average row locality = 92403/11895 = 7.768222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       378       377       375       375       356       356       328       328       335       335       328       328       351       351       373       373 
dram[1]:       377       377       369       369       364       364       329       329       335       335       327       327       352       352       373       372 
dram[2]:       384       384       368       368       364       364       327       327       336       336       327       327       352       352       367       367 
dram[3]:       384       384       368       368       364       363       327       327       336       336       325       325       352       352       367       367 
dram[4]:       384       384       368       368       361       360       334       334       336       336       325       325       351       351       370       370 
dram[5]:       377       377       374       374       358       357       335       335       335       335       326       326       351       351       370       370 
dram[6]:       377       377       374       374       356       356       335       335       335       335       326       326       345       345       377       377 
dram[7]:       376       376       375       375       354       353       336       336       331       331       333       333       345       345       377       377 
dram[8]:       376       376       375       375       353       353       336       336       331       331       333       333       345       345       377       377 
dram[9]:       383       383       375       375       351       350       335       335       332       332       333       333       345       345       370       370 
dram[10]:       383       383       374       374       356       356       335       335       332       332       329       329       351       351       370       370 
total reads: 62163
bank skew: 384/325 = 1.18
chip skew: 5660/5645 = 1.00
number of total write accesses:
dram[0]:       186       186       184       184       169       169       154       154       160       160       158       158       176       176       187       187 
dram[1]:       186       186       178       178       175       175       154       154       160       160       158       158       176       176       187       187 
dram[2]:       192       192       178       178       175       175       154       154       160       160       158       158       176       176       182       182 
dram[3]:       192       192       178       178       175       175       154       154       160       160       157       157       176       176       182       182 
dram[4]:       192       192       178       178       170       170       160       160       160       160       157       157       176       176       182       182 
dram[5]:       186       186       183       183       170       170       160       160       160       160       157       157       176       176       182       182 
dram[6]:       186       186       183       183       170       170       160       160       160       160       157       157       170       170       188       188 
dram[7]:       186       186       183       183       170       170       160       160       156       156       163       163       170       170       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       170       170       188       188 
dram[9]:       192       192       183       183       168       168       160       160       156       156       163       163       170       170       182       182 
dram[10]:       192       192       183       183       168       168       160       160       156       156       159       159       176       176       182       182 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:       6161      5775      6666      5581      6611      4877      5507      5167      6393      5495      9738      6995      8656      6706      6323      6002
dram[1]:       6154      5757      6614      5505      6574      4866      5487      5152      6391      5486      9644      7011      8641      6694      6315      6008
dram[2]:       6220      5827      6610      5505      6580      4865      5542      5201      6386      5486      9639      7008      8520      6684      6279      5947
dram[3]:       6218      5824      6671      5561      6575      4877      5532      5195      6376      5474      9743      7141      8526      6692      6261      5942
dram[4]:       6214      5828      6657      5547      6484      4872      5527      5177      6381      5476      9736      7140      8546      6701      6238      5913
dram[5]:       6190      5788      6650      5522      6518      4896      5517      5155      6396      5488      9763      7160      8550      6701      6235      5912
dram[6]:       6171      5768      6644      5505      6499      4858      5517      5172      6404      5487      9748      7149      8472      6753      6280      5947
dram[7]:       6175      5793      6631      5496      6519      4884      5589      5174      6322      5399      9666      7046      8468      6746      6280      5951
dram[8]:       6169      5790      6790      5556      6559      4864      5588      5174      6308      5385      9678      7056      8425      6698      6278      5951
dram[9]:       6225      5845      6782      5553      6573      4892      5564      5183      6297      5380      9667      7056      8411      6696      6211      5887
dram[10]:       6218      5840      6749      5573      6519      4836      5573      5183      6284      5372      9973      7100      8462      6662      6210      5877
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=546018 n_act=1092 n_pre=1076 n_req=8395 n_rd=22588 n_write=10992 bw_util=0.1154
n_activity=110573 dram_eff=0.6074
bk0: 1512a 560196i bk1: 1508a 560646i bk2: 1500a 560157i bk3: 1500a 560519i bk4: 1424a 563335i bk5: 1424a 562488i bk6: 1312a 564033i bk7: 1312a 564031i bk8: 1340a 562613i bk9: 1340a 562257i bk10: 1312a 562506i bk11: 1312a 562596i bk12: 1404a 560011i bk13: 1404a 560460i bk14: 1492a 559379i bk15: 1492a 559362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44942
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=545990 n_act=1098 n_pre=1082 n_req=8399 n_rd=22604 n_write=10992 bw_util=0.1155
n_activity=110122 dram_eff=0.6102
bk0: 1508a 561475i bk1: 1508a 560722i bk2: 1476a 560430i bk3: 1476a 560911i bk4: 1456a 561700i bk5: 1456a 562685i bk6: 1316a 563944i bk7: 1316a 564165i bk8: 1340a 562683i bk9: 1340a 562924i bk10: 1308a 562492i bk11: 1308a 562456i bk12: 1408a 560654i bk13: 1408a 561227i bk14: 1492a 559786i bk15: 1488a 559790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=546100 n_act=1041 n_pre=1025 n_req=8400 n_rd=22600 n_write=11000 bw_util=0.1155
n_activity=110062 dram_eff=0.6106
bk0: 1536a 559870i bk1: 1536a 560331i bk2: 1472a 561146i bk3: 1472a 561074i bk4: 1456a 561705i bk5: 1456a 562324i bk6: 1308a 563987i bk7: 1308a 563617i bk8: 1344a 562268i bk9: 1344a 562358i bk10: 1308a 562118i bk11: 1308a 562609i bk12: 1408a 560099i bk13: 1408a 560482i bk14: 1468a 559533i bk15: 1468a 560428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=546044 n_act=1083 n_pre=1067 n_req=8393 n_rd=22580 n_write=10992 bw_util=0.1154
n_activity=110116 dram_eff=0.6098
bk0: 1536a 560348i bk1: 1536a 560308i bk2: 1472a 560651i bk3: 1472a 561170i bk4: 1456a 561922i bk5: 1452a 561901i bk6: 1308a 564337i bk7: 1308a 564043i bk8: 1344a 562403i bk9: 1344a 562795i bk10: 1300a 562081i bk11: 1300a 562322i bk12: 1408a 560108i bk13: 1408a 560459i bk14: 1468a 560279i bk15: 1468a 559990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbb2ad0c2c0 :  mf: uid=1286732, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (757608), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=546004 n_act=1076 n_pre=1060 n_req=8407 n_rd=22626 n_write=11000 bw_util=0.1156
n_activity=110336 dram_eff=0.6095
bk0: 1536a 560626i bk1: 1536a 560553i bk2: 1472a 560996i bk3: 1472a 561636i bk4: 1444a 562315i bk5: 1438a 562318i bk6: 1336a 563391i bk7: 1336a 563046i bk8: 1344a 562147i bk9: 1344a 562230i bk10: 1300a 562382i bk11: 1300a 561930i bk12: 1404a 559697i bk13: 1404a 560476i bk14: 1480a 560142i bk15: 1480a 560664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43057
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=546032 n_act=1077 n_pre=1061 n_req=8399 n_rd=22604 n_write=10992 bw_util=0.1155
n_activity=111032 dram_eff=0.6052
bk0: 1508a 560755i bk1: 1508a 560820i bk2: 1496a 560646i bk3: 1496a 560123i bk4: 1432a 562902i bk5: 1428a 562715i bk6: 1340a 563336i bk7: 1340a 563051i bk8: 1340a 562564i bk9: 1340a 562888i bk10: 1304a 561859i bk11: 1304a 562051i bk12: 1404a 560204i bk13: 1404a 560370i bk14: 1480a 560347i bk15: 1480a 559967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42906
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=545988 n_act=1101 n_pre=1085 n_req=8398 n_rd=22600 n_write=10992 bw_util=0.1155
n_activity=110000 dram_eff=0.6108
bk0: 1508a 559668i bk1: 1508a 560673i bk2: 1496a 559924i bk3: 1496a 560538i bk4: 1424a 562387i bk5: 1424a 562491i bk6: 1340a 563343i bk7: 1340a 562542i bk8: 1340a 561928i bk9: 1340a 562415i bk10: 1304a 561592i bk11: 1304a 562035i bk12: 1380a 560334i bk13: 1380a 560715i bk14: 1508a 559916i bk15: 1508a 559763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40959
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=545962 n_act=1100 n_pre=1084 n_req=8405 n_rd=22612 n_write=11008 bw_util=0.1156
n_activity=110045 dram_eff=0.611
bk0: 1504a 560060i bk1: 1504a 560509i bk2: 1500a 560355i bk3: 1500a 560624i bk4: 1416a 562694i bk5: 1412a 562859i bk6: 1344a 562670i bk7: 1344a 562918i bk8: 1324a 562564i bk9: 1324a 562907i bk10: 1332a 561338i bk11: 1332a 561145i bk12: 1380a 560188i bk13: 1380a 560713i bk14: 1508a 559750i bk15: 1508a 559428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42867
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbb2b08c4f0 :  mf: uid=1286730, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (757603), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=546038 n_act=1072 n_pre=1056 n_req=8400 n_rd=22608 n_write=10992 bw_util=0.1155
n_activity=110091 dram_eff=0.6104
bk0: 1504a 560242i bk1: 1504a 560125i bk2: 1500a 559814i bk3: 1500a 560609i bk4: 1412a 562749i bk5: 1412a 562775i bk6: 1344a 563315i bk7: 1344a 563050i bk8: 1324a 562796i bk9: 1324a 562611i bk10: 1332a 560932i bk11: 1332a 561364i bk12: 1380a 560332i bk13: 1380a 560772i bk14: 1508a 559766i bk15: 1508a 559452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42373
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=546070 n_act=1066 n_pre=1050 n_req=8395 n_rd=22588 n_write=10992 bw_util=0.1154
n_activity=110491 dram_eff=0.6078
bk0: 1532a 560035i bk1: 1532a 560173i bk2: 1500a 561116i bk3: 1500a 561062i bk4: 1404a 563386i bk5: 1400a 562803i bk6: 1340a 563418i bk7: 1340a 562987i bk8: 1328a 562823i bk9: 1328a 562915i bk10: 1332a 561270i bk11: 1332a 561286i bk12: 1380a 560534i bk13: 1380a 561035i bk14: 1480a 559868i bk15: 1480a 560180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42289
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbb2b4a9900 :  mf: uid=1286731, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (757607), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=581766 n_nop=545954 n_act=1090 n_pre=1074 n_req=8412 n_rd=22640 n_write=11008 bw_util=0.1157
n_activity=110824 dram_eff=0.6072
bk0: 1532a 559809i bk1: 1532a 559735i bk2: 1496a 560721i bk3: 1496a 559971i bk4: 1424a 562206i bk5: 1424a 562531i bk6: 1340a 562701i bk7: 1340a 563083i bk8: 1328a 563122i bk9: 1328a 562650i bk10: 1316a 561536i bk11: 1316a 561650i bk12: 1404a 560284i bk13: 1404a 560872i bk14: 1480a 560168i bk15: 1480a 559930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2824, Miss_rate = 0.660, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2823, Miss_rate = 0.664, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2826, Miss_rate = 0.664, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2825, Miss_rate = 0.668, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2825, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2825, Miss_rate = 0.668, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2823, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2822, Miss_rate = 0.668, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2829, Miss_rate = 0.665, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2828, Miss_rate = 0.664, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2826, Miss_rate = 0.664, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2825, Miss_rate = 0.664, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2825, Miss_rate = 0.664, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2825, Miss_rate = 0.664, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2827, Miss_rate = 0.664, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2826, Miss_rate = 0.663, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2826, Miss_rate = 0.664, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2826, Miss_rate = 0.664, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2824, Miss_rate = 0.664, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2823, Miss_rate = 0.663, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2830, Miss_rate = 0.664, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2830, Miss_rate = 0.664, Pending_hits = 292, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 62163
L2_total_cache_miss_rate = 0.6648
L2_total_cache_pending_hits = 3483
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58171
	minimum = 6
	maximum = 50
Network latency average = 8.44462
	minimum = 6
	maximum = 48
Slowest packet = 94776
Flit latency average = 6.88093
	minimum = 6
	maximum = 44
Slowest flit = 261064
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223298
	minimum = 0.0176702 (at node 0)
	maximum = 0.0265053 (at node 11)
Accepted packet rate average = 0.0223298
	minimum = 0.0176702 (at node 0)
	maximum = 0.0265053 (at node 11)
Injected flit rate average = 0.0615442
	minimum = 0.0407183 (at node 0)
	maximum = 0.0815807 (at node 42)
Accepted flit rate average= 0.0615442
	minimum = 0.0566599 (at node 0)
	maximum = 0.0849899 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6813 (2 samples)
	minimum = 6 (2 samples)
	maximum = 815.5 (2 samples)
Network latency average = 12.7298 (2 samples)
	minimum = 6 (2 samples)
	maximum = 769 (2 samples)
Flit latency average = 13.1214 (2 samples)
	minimum = 6 (2 samples)
	maximum = 765 (2 samples)
Fragmentation average = 0.449886 (2 samples)
	minimum = 0 (2 samples)
	maximum = 678.5 (2 samples)
Injected packet rate average = 0.0128953 (2 samples)
	minimum = 0.0102063 (2 samples)
	maximum = 0.0153012 (2 samples)
Accepted packet rate average = 0.0128953 (2 samples)
	minimum = 0.0102063 (2 samples)
	maximum = 0.0153012 (2 samples)
Injected flit rate average = 0.0355449 (2 samples)
	minimum = 0.0234973 (2 samples)
	maximum = 0.0472406 (2 samples)
Accepted flit rate average = 0.0355449 (2 samples)
	minimum = 0.0327547 (2 samples)
	maximum = 0.0490916 (2 samples)
Injected packet size average = 2.75642 (2 samples)
Accepted packet size average = 2.75642 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 25 sec (505 sec)
gpgpu_simulation_rate = 114252 (inst/sec)
gpgpu_simulation_rate = 1500 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41632
gpu_sim_insn = 28848876
gpu_ipc =     692.9496
gpu_tot_sim_cycle = 1021391
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      84.7341
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 3171
partiton_reqs_in_parallel = 915904
partiton_reqs_in_parallel_total    = 6809218
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.5633
partiton_reqs_in_parallel_util = 915904
partiton_reqs_in_parallel_util_total    = 6809218
gpu_sim_cycle_parition_util = 41632
gpu_tot_sim_cycle_parition_util    = 312175
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8343
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     105.8761 GB/Sec
L2_BW_total  =      12.9933 GB/Sec
gpu_total_sim_rate=132334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1734502
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14484, 13923, 13944, 14457, 14483, 13939, 13942, 14456, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 167467
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 165987
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91659	W0_Idle:2952902	W0_Scoreboard:13901628	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 4314 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 1021390 
mrq_lat_table:58803 	8545 	5616 	11870 	14305 	12144 	7234 	7255 	9565 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70057 	54074 	678 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	78621 	1995 	27 	0 	44627 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78241 	15617 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	116 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  9.613636  9.602273  8.840425  9.032609  9.451220  9.451220 11.090909 11.806452 10.436620  8.927711  9.837838  8.771085 11.478873 11.811594  9.528090  9.118279 
dram[1]:  9.388889  9.602273  9.914634  9.678572  9.244186  9.034091  9.905405 10.180555 10.436620 10.150685  8.987655  9.215190 10.736842 11.027027  8.480000  9.411111 
dram[2]:  9.818182  9.818182  9.441860  9.902439 10.192307  9.244186 11.790322 12.183333 10.753623  9.893333  9.100000  8.987655 13.161290 12.363636  9.443182  9.662790 
dram[3]:  9.931034  9.391304 10.684211  9.227273  9.034091  8.446809 10.442857 10.442857 10.164384  9.893333  9.931507  9.177216 10.461538 10.736842 10.134147  9.443182 
dram[4]:  9.600000  9.600000  9.666667  9.666667 10.302631  9.309524 12.096774 11.363636  9.636364  9.636364 10.069445  9.294871 10.723684 10.723684  9.164835  9.370787 
dram[5]: 11.266666 10.304878 10.085366  9.616279  9.285714  9.273809  9.881579 11.044118  9.379746  9.148149  9.680000  9.428572 10.723684 10.448718  9.811765  9.164835 
dram[6]:  9.494382  9.184783  9.845238  9.397727  9.848102  9.487804 10.430555  9.628205  9.379746  9.148149  9.189874  9.189874 11.069445 11.385715  9.918605 10.035295 
dram[7]: 10.292683 10.683544  8.625000  8.625000  9.948718  9.011628 10.444445 11.393939  9.227848  8.576470  9.430380  8.975904 11.069445 10.626667  9.693182  9.918605 
dram[8]:  8.525252  9.929412 10.097561 10.894737  9.637500 10.144737 10.742857 10.162162  9.986301  9.467532  9.933333  9.675324 10.770270 11.385715  9.918605  8.885417 
dram[9]:  9.806818 10.397591  9.627907  9.627907 10.391891 10.378378 10.728572 10.728572  9.227848  8.783133  9.197531  9.430380 10.770270 10.770270 10.048193  9.697675 
dram[10]:  9.588889  9.380435 10.602564  9.845238  9.000000  9.000000 10.430555 10.148648  9.986301  9.227848  9.519481  9.049383 11.319445 11.985294  9.164835  9.811765 
average row locality = 139027/14097 = 9.862169
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       567       566       559       559       529       529       501       501       501       501       490       490       543       543       565       565 
dram[1]:       566       566       550       550       540       540       502       502       501       501       490       490       544       544       565       564 
dram[2]:       576       576       549       549       540       540       500       500       502       502       490       490       544       544       556       556 
dram[3]:       576       576       549       549       540       539       500       500       502       502       488       488       544       544       556       556 
dram[4]:       576       576       549       549       535       534       510       510       502       502       488       488       543       543       559       559 
dram[5]:       566       566       557       557       532       531       511       511       501       501       489       489       543       543       559       559 
dram[6]:       566       566       557       557       530       530       511       511       501       501       489       489       534       534       569       569 
dram[7]:       565       565       558       558       528       527       512       512       495       495       499       499       534       534       569       569 
dram[8]:       565       565       558       558       526       526       512       512       495       495       499       499       534       534       569       569 
dram[9]:       575       575       558       558       524       523       511       511       495       495       499       499       534       534       559       559 
dram[10]:       575       575       557       557       529       529       511       511       495       495       493       493       543       543       559       559 
total reads: 93667
bank skew: 576/488 = 1.18
chip skew: 8524/8509 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       240       238       238       272       272       283       283 
dram[1]:       279       279       263       263       255       255       231       231       240       240       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       231       231       240       240       238       238       272       272       275       275 
dram[3]:       288       288       263       263       255       255       231       231       240       240       237       237       272       272       275       275 
dram[4]:       288       288       263       263       248       248       240       240       240       240       237       237       272       272       275       275 
dram[5]:       279       279       270       270       248       248       240       240       240       240       237       237       272       272       275       275 
dram[6]:       279       279       270       270       248       248       240       240       240       240       237       237       263       263       284       284 
dram[7]:       279       279       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       279       279       270       270       245       245       240       240       234       234       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:       4205      3923      4582      3829      4576      3380      3727      3479      4368      3746      6596      4744      5701      4413      4275      4040
dram[1]:       4199      3911      4548      3779      4555      3374      3715      3473      4366      3739      6521      4746      5695      4410      4269      4041
dram[2]:       4245      3959      4543      3777      4559      3374      3747      3501      4366      3743      6518      4744      5616      4401      4248      4005
dram[3]:       4244      3957      4584      3814      4555      3380      3740      3496      4359      3734      6574      4822      5621      4407      4235      4001
dram[4]:       4241      3960      4574      3806      4495      3377      3741      3488      4362      3735      6569      4822      5629      4411      4229      3990
dram[5]:       4222      3931      4577      3795      4510      3388      3737      3475      4369      3741      6591      4838      5632      4411      4225      3988
dram[6]:       4210      3918      4572      3783      4493      3360      3737      3486      4375      3740      6581      4831      5577      4442      4258      4015
dram[7]:       4210      3932      4566      3778      4499      3372      3787      3490      4320      3683      6531      4764      5575      4437      4258      4018
dram[8]:       4205      3931      4673      3819      4531      3363      3787      3490      4311      3673      6540      4772      5547      4406      4256      4017
dram[9]:       4246      3969      4669      3817      4534      3376      3768      3494      4312      3676      6532      4772      5538      4404      4210      3972
dram[10]:       4241      3966      4644      3829      4511      3349      3775      3494      4303      3671      6736      4801      5575      4386      4209      3966
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605985 n_act=1288 n_pre=1272 n_req=12631 n_rd=34036 n_write=16488 bw_util=0.1533
n_activity=167159 dram_eff=0.6045
bk0: 2268a 631130i bk1: 2264a 632132i bk2: 2236a 631727i bk3: 2236a 631757i bk4: 2116a 635322i bk5: 2116a 634503i bk6: 2004a 635555i bk7: 2004a 635586i bk8: 2004a 634602i bk9: 2004a 633571i bk10: 1960a 634554i bk11: 1960a 634777i bk12: 2172a 630872i bk13: 2172a 631645i bk14: 2260a 629875i bk15: 2260a 630034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31668
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605921 n_act=1308 n_pre=1292 n_req=12637 n_rd=34060 n_write=16488 bw_util=0.1534
n_activity=166394 dram_eff=0.6076
bk0: 2264a 632279i bk1: 2264a 632186i bk2: 2200a 631668i bk3: 2200a 632295i bk4: 2160a 633537i bk5: 2160a 634174i bk6: 2008a 635680i bk7: 2008a 635782i bk8: 2004a 634497i bk9: 2004a 634586i bk10: 1960a 634365i bk11: 1960a 634328i bk12: 2176a 631218i bk13: 2176a 631640i bk14: 2260a 630480i bk15: 2256a 630594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31132
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fbb218dff00 :  mf: uid=1929374, sid21:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1021390), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=606059 n_act=1237 n_pre=1221 n_req=12638 n_rd=34056 n_write=16496 bw_util=0.1534
n_activity=166685 dram_eff=0.6066
bk0: 2304a 630665i bk1: 2304a 631186i bk2: 2196a 632465i bk3: 2196a 632593i bk4: 2160a 633435i bk5: 2160a 634146i bk6: 2000a 635849i bk7: 2000a 635329i bk8: 2008a 633757i bk9: 2008a 633742i bk10: 1960a 634169i bk11: 1960a 634713i bk12: 2176a 631037i bk13: 2176a 631683i bk14: 2224a 630566i bk15: 2224a 631408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31505
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605983 n_act=1289 n_pre=1273 n_req=12631 n_rd=34036 n_write=16488 bw_util=0.1533
n_activity=166602 dram_eff=0.6065
bk0: 2304a 631006i bk1: 2304a 631697i bk2: 2196a 632013i bk3: 2196a 632587i bk4: 2160a 633804i bk5: 2156a 633732i bk6: 2000a 636065i bk7: 2000a 635966i bk8: 2008a 634168i bk9: 2008a 634594i bk10: 1952a 633717i bk11: 1952a 634403i bk12: 2176a 630791i bk13: 2176a 631046i bk14: 2224a 631191i bk15: 2224a 631307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29938
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fbb21a5ff60 :  mf: uid=1929375, sid21:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (1021386), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605945 n_act=1272 n_pre=1256 n_req=12649 n_rd=34092 n_write=16504 bw_util=0.1535
n_activity=167295 dram_eff=0.6049
bk0: 2304a 631440i bk1: 2304a 631810i bk2: 2196a 632404i bk3: 2196a 633102i bk4: 2140a 634127i bk5: 2136a 634267i bk6: 2040a 635112i bk7: 2040a 634637i bk8: 2008a 633766i bk9: 2008a 634064i bk10: 1952a 634223i bk11: 1952a 633982i bk12: 2172a 630473i bk13: 2172a 631535i bk14: 2236a 630641i bk15: 2236a 631691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605979 n_act=1279 n_pre=1263 n_req=12637 n_rd=34060 n_write=16488 bw_util=0.1534
n_activity=167878 dram_eff=0.6022
bk0: 2264a 632109i bk1: 2264a 632233i bk2: 2228a 632185i bk3: 2228a 631297i bk4: 2128a 634480i bk5: 2124a 634349i bk6: 2044a 635151i bk7: 2044a 635096i bk8: 2004a 634591i bk9: 2004a 634597i bk10: 1956a 633643i bk11: 1956a 634195i bk12: 2172a 630686i bk13: 2172a 630675i bk14: 2236a 631420i bk15: 2236a 630948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29772
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605951 n_act=1295 n_pre=1279 n_req=12636 n_rd=34056 n_write=16488 bw_util=0.1534
n_activity=166413 dram_eff=0.6075
bk0: 2264a 630592i bk1: 2264a 632140i bk2: 2228a 631426i bk3: 2228a 632299i bk4: 2120a 634033i bk5: 2120a 634336i bk6: 2044a 635118i bk7: 2044a 634119i bk8: 2004a 633545i bk9: 2004a 634272i bk10: 1956a 633640i bk11: 1956a 634104i bk12: 2136a 631562i bk13: 2136a 631523i bk14: 2276a 630672i bk15: 2276a 629939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28052
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605893 n_act=1302 n_pre=1286 n_req=12647 n_rd=34076 n_write=16512 bw_util=0.1535
n_activity=166592 dram_eff=0.6073
bk0: 2260a 631253i bk1: 2260a 631880i bk2: 2232a 631626i bk3: 2232a 632135i bk4: 2112a 634553i bk5: 2108a 635033i bk6: 2048a 634071i bk7: 2048a 634583i bk8: 1980a 634778i bk9: 1980a 634382i bk10: 1996a 632897i bk11: 1996a 633005i bk12: 2136a 630908i bk13: 2136a 631701i bk14: 2276a 630705i bk15: 2276a 630152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29366
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605993 n_act=1270 n_pre=1254 n_req=12638 n_rd=34064 n_write=16488 bw_util=0.1534
n_activity=166583 dram_eff=0.6069
bk0: 2260a 631297i bk1: 2260a 631372i bk2: 2232a 631301i bk3: 2232a 631924i bk4: 2104a 634536i bk5: 2104a 634137i bk6: 2048a 634937i bk7: 2048a 634647i bk8: 1980a 634393i bk9: 1980a 634614i bk10: 1996a 632723i bk11: 1996a 633323i bk12: 2136a 631231i bk13: 2136a 631605i bk14: 2276a 630591i bk15: 2276a 630082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29464
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbb21782b60 :  mf: uid=1929376, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1021390), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=606023 n_act=1270 n_pre=1254 n_req=12631 n_rd=34034 n_write=16488 bw_util=0.1533
n_activity=167019 dram_eff=0.605
bk0: 2300a 630958i bk1: 2300a 631276i bk2: 2232a 632285i bk3: 2230a 632316i bk4: 2096a 635412i bk5: 2092a 634700i bk6: 2044a 635125i bk7: 2044a 634576i bk8: 1980a 634987i bk9: 1980a 634555i bk10: 1996a 633023i bk11: 1996a 632859i bk12: 2136a 631561i bk13: 2136a 631984i bk14: 2236a 630348i bk15: 2236a 631035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28568
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=659069 n_nop=605901 n_act=1288 n_pre=1272 n_req=12652 n_rd=34096 n_write=16512 bw_util=0.1536
n_activity=166919 dram_eff=0.6064
bk0: 2300a 630416i bk1: 2300a 631103i bk2: 2228a 632026i bk3: 2228a 631421i bk4: 2116a 633903i bk5: 2116a 634421i bk6: 2044a 633918i bk7: 2044a 634769i bk8: 1980a 635160i bk9: 1980a 634391i bk10: 1972a 633184i bk11: 1972a 633617i bk12: 2172a 631134i bk13: 2172a 631758i bk14: 2236a 631055i bk15: 2236a 630642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30276

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 4255, Miss_rate = 0.665, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 4254, Miss_rate = 0.668, Pending_hits = 521, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 4258, Miss_rate = 0.669, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 4257, Miss_rate = 0.671, Pending_hits = 523, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 4257, Miss_rate = 0.671, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 4257, Miss_rate = 0.671, Pending_hits = 528, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 4255, Miss_rate = 0.671, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 4254, Miss_rate = 0.671, Pending_hits = 511, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 4262, Miss_rate = 0.669, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 4261, Miss_rate = 0.669, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 4258, Miss_rate = 0.668, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 4257, Miss_rate = 0.669, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 4257, Miss_rate = 0.669, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 4257, Miss_rate = 0.669, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 4260, Miss_rate = 0.668, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 4259, Miss_rate = 0.668, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 4258, Miss_rate = 0.669, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 4258, Miss_rate = 0.669, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 4255, Miss_rate = 0.668, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 4254, Miss_rate = 0.668, Pending_hits = 527, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 4262, Miss_rate = 0.668, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 4262, Miss_rate = 0.668, Pending_hits = 530, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 93667
L2_total_cache_miss_rate = 0.6690
L2_total_cache_pending_hits = 6127
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65089
	minimum = 6
	maximum = 42
Network latency average = 8.49371
	minimum = 6
	maximum = 40
Slowest packet = 189681
Flit latency average = 6.95249
	minimum = 6
	maximum = 37
Slowest flit = 570182
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.022341
	minimum = 0.0176791 (at node 0)
	maximum = 0.0265187 (at node 19)
Accepted packet rate average = 0.022341
	minimum = 0.0176791 (at node 0)
	maximum = 0.0265187 (at node 19)
Injected flit rate average = 0.0615753
	minimum = 0.0407389 (at node 0)
	maximum = 0.0816219 (at node 42)
Accepted flit rate average= 0.0615753
	minimum = 0.0566885 (at node 0)
	maximum = 0.0850328 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6711 (3 samples)
	minimum = 6 (3 samples)
	maximum = 557.667 (3 samples)
Network latency average = 11.3178 (3 samples)
	minimum = 6 (3 samples)
	maximum = 526 (3 samples)
Flit latency average = 11.0651 (3 samples)
	minimum = 6 (3 samples)
	maximum = 522.333 (3 samples)
Fragmentation average = 0.299924 (3 samples)
	minimum = 0 (3 samples)
	maximum = 452.333 (3 samples)
Injected packet rate average = 0.0160439 (3 samples)
	minimum = 0.0126973 (3 samples)
	maximum = 0.0190404 (3 samples)
Accepted packet rate average = 0.0160439 (3 samples)
	minimum = 0.0126973 (3 samples)
	maximum = 0.0190404 (3 samples)
Injected flit rate average = 0.0442217 (3 samples)
	minimum = 0.0292445 (3 samples)
	maximum = 0.058701 (3 samples)
Accepted flit rate average = 0.0442217 (3 samples)
	minimum = 0.0407326 (3 samples)
	maximum = 0.061072 (3 samples)
Injected packet size average = 2.7563 (3 samples)
Accepted packet size average = 2.7563 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 54 sec (654 sec)
gpgpu_simulation_rate = 132334 (inst/sec)
gpgpu_simulation_rate = 1561 (cycle/sec)
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41562
gpu_sim_insn = 28848876
gpu_ipc =     694.1166
gpu_tot_sim_cycle = 1285103
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      89.7948
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 3484
partiton_reqs_in_parallel = 914364
partiton_reqs_in_parallel_total    = 7725122
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7228
partiton_reqs_in_parallel_util = 914364
partiton_reqs_in_parallel_util_total    = 7725122
gpu_sim_cycle_parition_util = 41562
gpu_tot_sim_cycle_parition_util    = 353807
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8517
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     106.0545 GB/Sec
L2_BW_total  =      13.7570 GB/Sec
gpu_total_sim_rate=145151

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2313730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19311, 18558, 18591, 19275, 19311, 18579, 18589, 19281, 4833, 4639, 4649, 4816, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 167489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 165991
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120614	W0_Idle:2968687	W0_Scoreboard:15182445	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 3299 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 1285102 
mrq_lat_table:79368 	11649 	7921 	18056 	21713 	17075 	8804 	7810 	9565 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93828 	76692 	793 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	110586 	3321 	29 	0 	57838 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	104658 	20538 	368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	194 	147 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.833333  8.050000  7.560811  8.108696  7.319445  7.528572  8.050000  8.944445  7.928000  7.564886  7.259259  6.901409  8.500000  9.076271  7.171975  7.171975 
dram[1]:  7.414474  7.936620  8.051471  7.934783  7.105263  7.105263  8.336206  8.633928  7.803150  8.056911  6.805555  7.313433  8.440945  9.008404  6.783133  7.401316 
dram[2]:  7.890411  8.228572  7.391892  8.682540  7.941176  7.397260  9.103773  9.650000  8.198347  8.336135  7.259259  7.424242  9.008404  9.162394  6.993671  7.781690 
dram[3]:  7.629139  7.680000  8.415384  7.814286  6.923077  6.916667  8.772727  8.772727  7.689922  8.065041  7.500000  7.169117  8.060150  8.440945  7.366667  7.269737 
dram[4]:  7.680000  7.680000  7.597222  8.044118  7.925373  7.368055  9.900000  9.705882  7.348148  7.936000  7.677166  7.222222  7.817518  8.175572  7.057325  7.241830 
dram[5]:  8.348148  8.286765  8.446970  7.964286  7.457747  7.450704  8.122951  9.175926  7.451128  7.682170  7.507692  7.283582  8.851239  8.302325  7.436242  7.337749 
dram[6]:  7.463576  7.936620  7.964286  7.852113  7.384615  7.436620  9.175926  8.258333  7.340741  7.682170  7.507692  7.393939  7.755556  8.512196  7.453948  7.707483 
dram[7]:  8.159420  8.595420  7.440000  7.153846  7.319445  7.114865  7.873016  9.018182  7.330827  7.222222  7.360294  7.253623  8.376000  8.309524  7.453948  7.868055 
dram[8]:  6.993789  8.218978  7.859155  8.718750  7.270833  7.586957  8.857142  8.406779  7.558139  7.677166  7.470149  7.470149  8.376000  9.104348  7.553333  7.262821 
dram[9]:  7.993055  8.525926  7.540541  8.086957  7.916667  8.030769  7.991935  8.848214  7.338346  7.229630  7.253623  7.470149  8.244095  8.512196  7.337749  7.589041 
dram[10]:  7.378205  7.993055  8.446970  8.320895  6.562500  6.645570  8.848214  8.543103  7.450382  7.450382  7.137681  7.035714  9.000000  9.153846  7.241830  7.858156 
average row locality = 185651/23777 = 7.808008
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       756       755       751       751       716       716       658       658       671       671       664       664       719       719       752       752 
dram[1]:       755       755       739       739       730       730       659       659       671       671       664       664       720       720       752       751 
dram[2]:       768       768       738       738       730       730       657       657       672       672       664       664       720       720       741       741 
dram[3]:       768       768       738       738       730       729       657       657       672       672       661       661       720       720       741       741 
dram[4]:       768       768       738       738       722       721       670       670       672       672       661       661       719       719       744       744 
dram[5]:       755       755       749       749       719       718       671       671       671       671       662       662       719       719       744       744 
dram[6]:       755       755       749       749       716       716       671       671       671       671       662       662       707       707       757       757 
dram[7]:       754       754       750       750       714       713       672       672       663       663       675       675       707       707       757       757 
dram[8]:       754       754       750       750       711       711       672       672       663       663       675       675       707       707       757       757 
dram[9]:       767       767       750       750       709       708       671       671       664       664       675       675       707       707       744       744 
dram[10]:       767       767       749       749       714       714       671       671       664       664       667       667       719       719       744       744 
total reads: 125171
bank skew: 768/657 = 1.17
chip skew: 11390/11373 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:       3224      2998      3473      2903      3434      2543      2890      2692      3335      2860      4972      3584      4407      3417      3289      3100
dram[1]:       3217      2990      3447      2864      3423      2541      2882      2688      3334      2854      4916      3585      4404      3415      3284      3099
dram[2]:       3254      3027      3442      2862      3425      2542      2904      2707      3335      2858      4914      3584      4344      3409      3264      3069
dram[3]:       3252      3026      3473      2889      3424      2544      2898      2705      3329      2851      4961      3645      4347      3412      3255      3067
dram[4]:       3250      3027      3464      2883      3383      2547      2900      2697      3332      2852      4956      3646      4353      3414      3252      3061
dram[5]:       3235      3005      3466      2873      3392      2553      2897      2689      3337      2855      4974      3658      4355      3415      3249      3060
dram[6]:       3226      2995      3462      2864      3379      2534      2897      2697      3341      2855      4967      3653      4315      3439      3275      3080
dram[7]:       3225      3006      3459      2861      3382      2540      2936      2701      3300      2811      4932      3605      4313      3436      3275      3082
dram[8]:       3221      3005      3536      2891      3407      2535      2936      2701      3293      2804      4939      3611      4292      3413      3273      3082
dram[9]:       3254      3034      3534      2890      3406      2542      2921      2704      3290      2804      4933      3611      4285      3412      3238      3047
dram[10]:       3249      3032      3515      2896      3395      2527      2926      2703      3283      2801      5085      3633      4312      3396      3237      3043
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664434 n_act=2174 n_pre=2158 n_req=16869 n_rd=45492 n_write=21984 bw_util=0.1833
n_activity=228720 dram_eff=0.59
bk0: 3024a 701562i bk1: 3020a 702193i bk2: 3004a 702235i bk3: 3004a 702216i bk4: 2864a 705706i bk5: 2864a 705423i bk6: 2632a 706977i bk7: 2632a 706925i bk8: 2684a 706032i bk9: 2684a 704894i bk10: 2656a 705990i bk11: 2656a 705750i bk12: 2876a 702102i bk13: 2876a 702781i bk14: 3008a 700004i bk15: 3008a 700222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23779
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664374 n_act=2192 n_pre=2176 n_req=16875 n_rd=45516 n_write=21984 bw_util=0.1834
n_activity=228304 dram_eff=0.5913
bk0: 3020a 702435i bk1: 3020a 702551i bk2: 2956a 702432i bk3: 2956a 702305i bk4: 2920a 703805i bk5: 2920a 704628i bk6: 2636a 707441i bk7: 2636a 707521i bk8: 2684a 705724i bk9: 2684a 705941i bk10: 2656a 705451i bk11: 2656a 705564i bk12: 2880a 702517i bk13: 2880a 702546i bk14: 3008a 700377i bk15: 3004a 700797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664556 n_act=2091 n_pre=2075 n_req=16880 n_rd=45520 n_write=22000 bw_util=0.1834
n_activity=228018 dram_eff=0.5922
bk0: 3072a 700740i bk1: 3072a 701497i bk2: 2952a 702870i bk3: 2952a 703129i bk4: 2920a 704158i bk5: 2920a 704490i bk6: 2628a 707983i bk7: 2628a 706889i bk8: 2688a 705150i bk9: 2688a 705117i bk10: 2656a 705615i bk11: 2656a 706106i bk12: 2880a 701730i bk13: 2880a 702421i bk14: 2964a 700446i bk15: 2964a 701809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664416 n_act=2183 n_pre=2167 n_req=16869 n_rd=45492 n_write=21984 bw_util=0.1833
n_activity=228387 dram_eff=0.5909
bk0: 3072a 701008i bk1: 3072a 701788i bk2: 2952a 702327i bk3: 2952a 702628i bk4: 2920a 703782i bk5: 2916a 704536i bk6: 2628a 708120i bk7: 2628a 707368i bk8: 2688a 705615i bk9: 2688a 705945i bk10: 2644a 705018i bk11: 2644a 705673i bk12: 2880a 701882i bk13: 2880a 701912i bk14: 2964a 701306i bk15: 2964a 701399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbb21ab8c60 :  mf: uid=2572020, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1285102), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664392 n_act=2160 n_pre=2144 n_req=16887 n_rd=45546 n_write=22000 bw_util=0.1835
n_activity=229254 dram_eff=0.5893
bk0: 3072a 701835i bk1: 3072a 702116i bk2: 2952a 702987i bk3: 2952a 703412i bk4: 2888a 704968i bk5: 2882a 705006i bk6: 2680a 706996i bk7: 2680a 706500i bk8: 2688a 705171i bk9: 2688a 705140i bk10: 2644a 705553i bk11: 2644a 705247i bk12: 2876a 701512i bk13: 2876a 702339i bk14: 2976a 700869i bk15: 2976a 701927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664492 n_act=2133 n_pre=2117 n_req=16875 n_rd=45516 n_write=21984 bw_util=0.1834
n_activity=229528 dram_eff=0.5882
bk0: 3020a 702344i bk1: 3020a 702311i bk2: 2996a 702293i bk3: 2996a 701339i bk4: 2876a 704588i bk5: 2872a 704849i bk6: 2684a 706989i bk7: 2684a 706765i bk8: 2684a 705778i bk9: 2684a 705770i bk10: 2648a 704893i bk11: 2648a 705443i bk12: 2876a 702285i bk13: 2876a 701739i bk14: 2976a 701319i bk15: 2976a 701027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22299
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fbb2bf601e0 :  mf: uid=2572018, sid27:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (1285097), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664428 n_act=2171 n_pre=2155 n_req=16872 n_rd=45504 n_write=21984 bw_util=0.1833
n_activity=228130 dram_eff=0.5917
bk0: 3020a 700892i bk1: 3020a 702558i bk2: 2996a 701960i bk3: 2996a 702359i bk4: 2864a 704654i bk5: 2864a 704687i bk6: 2684a 707182i bk7: 2684a 705330i bk8: 2684a 704685i bk9: 2684a 705789i bk10: 2648a 705047i bk11: 2648a 705305i bk12: 2828a 702502i bk13: 2828a 702437i bk14: 3028a 700850i bk15: 3028a 699923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20057
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664326 n_act=2192 n_pre=2176 n_req=16887 n_rd=45532 n_write=22016 bw_util=0.1835
n_activity=228498 dram_eff=0.5912
bk0: 3016a 701402i bk1: 3016a 701805i bk2: 3000a 701950i bk3: 3000a 702125i bk4: 2856a 704675i bk5: 2852a 705616i bk6: 2688a 705767i bk7: 2688a 705998i bk8: 2652a 706322i bk9: 2652a 705681i bk10: 2700a 704232i bk11: 2700a 704387i bk12: 2828a 702196i bk13: 2828a 702538i bk14: 3028a 700851i bk15: 3028a 699870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20963
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbb17f55d40 :  mf: uid=2572019, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1285100), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664462 n_act=2150 n_pre=2134 n_req=16874 n_rd=45512 n_write=21984 bw_util=0.1834
n_activity=227928 dram_eff=0.5923
bk0: 3016a 701561i bk1: 3016a 701490i bk2: 3000a 701661i bk3: 3000a 702192i bk4: 2844a 704971i bk5: 2844a 704646i bk6: 2688a 706611i bk7: 2688a 706014i bk8: 2652a 705824i bk9: 2652a 706201i bk10: 2700a 703846i bk11: 2700a 704474i bk12: 2828a 702580i bk13: 2828a 702645i bk14: 3028a 701001i bk15: 3028a 700082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2089
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664482 n_act=2150 n_pre=2134 n_req=16869 n_rd=45492 n_write=21984 bw_util=0.1833
n_activity=228065 dram_eff=0.5917
bk0: 3068a 700655i bk1: 3068a 701275i bk2: 3000a 702401i bk3: 3000a 702562i bk4: 2836a 705975i bk5: 2832a 705854i bk6: 2684a 706704i bk7: 2684a 706099i bk8: 2656a 706347i bk9: 2656a 705795i bk10: 2700a 704459i bk11: 2700a 703997i bk12: 2828a 702624i bk13: 2828a 703067i bk14: 2976a 700855i bk15: 2976a 701142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20926
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736242 n_nop=664318 n_act=2182 n_pre=2166 n_req=16894 n_rd=45560 n_write=22016 bw_util=0.1836
n_activity=229285 dram_eff=0.5894
bk0: 3068a 700450i bk1: 3068a 701298i bk2: 2996a 702462i bk3: 2996a 701730i bk4: 2856a 704216i bk5: 2856a 704852i bk6: 2684a 705545i bk7: 2684a 706719i bk8: 2656a 706283i bk9: 2656a 705782i bk10: 2668a 704489i bk11: 2668a 704707i bk12: 2876a 702466i bk13: 2876a 702793i bk14: 2976a 701643i bk15: 2976a 700992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5687, Miss_rate = 0.668, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5686, Miss_rate = 0.671, Pending_hits = 763, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5690, Miss_rate = 0.671, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5689, Miss_rate = 0.673, Pending_hits = 764, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5690, Miss_rate = 0.673, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5690, Miss_rate = 0.673, Pending_hits = 768, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5687, Miss_rate = 0.673, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5686, Miss_rate = 0.673, Pending_hits = 748, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5694, Miss_rate = 0.671, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5693, Miss_rate = 0.671, Pending_hits = 797, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5690, Miss_rate = 0.671, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5689, Miss_rate = 0.671, Pending_hits = 783, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5688, Miss_rate = 0.671, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5688, Miss_rate = 0.671, Pending_hits = 787, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5692, Miss_rate = 0.670, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5691, Miss_rate = 0.670, Pending_hits = 792, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5689, Miss_rate = 0.671, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5689, Miss_rate = 0.671, Pending_hits = 790, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5687, Miss_rate = 0.671, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5686, Miss_rate = 0.670, Pending_hits = 769, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5695, Miss_rate = 0.671, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5695, Miss_rate = 0.671, Pending_hits = 768, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 125171
L2_total_cache_miss_rate = 0.6711
L2_total_cache_pending_hits = 8787
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.057

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59222
	minimum = 6
	maximum = 40
Network latency average = 8.44204
	minimum = 6
	maximum = 39
Slowest packet = 285627
Flit latency average = 6.87419
	minimum = 6
	maximum = 38
Slowest flit = 787403
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223787
	minimum = 0.0177089 (at node 5)
	maximum = 0.0265634 (at node 0)
Accepted packet rate average = 0.0223787
	minimum = 0.0177089 (at node 5)
	maximum = 0.0265634 (at node 0)
Injected flit rate average = 0.061679
	minimum = 0.0408075 (at node 5)
	maximum = 0.0817593 (at node 42)
Accepted flit rate average= 0.061679
	minimum = 0.056784 (at node 5)
	maximum = 0.085176 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6514 (4 samples)
	minimum = 6 (4 samples)
	maximum = 428.25 (4 samples)
Network latency average = 10.5988 (4 samples)
	minimum = 6 (4 samples)
	maximum = 404.25 (4 samples)
Flit latency average = 10.0174 (4 samples)
	minimum = 6 (4 samples)
	maximum = 401.25 (4 samples)
Fragmentation average = 0.224943 (4 samples)
	minimum = 0 (4 samples)
	maximum = 339.25 (4 samples)
Injected packet rate average = 0.0176276 (4 samples)
	minimum = 0.0139502 (4 samples)
	maximum = 0.0209211 (4 samples)
Accepted packet rate average = 0.0176276 (4 samples)
	minimum = 0.0139502 (4 samples)
	maximum = 0.0209211 (4 samples)
Injected flit rate average = 0.048586 (4 samples)
	minimum = 0.0321353 (4 samples)
	maximum = 0.0644656 (4 samples)
Accepted flit rate average = 0.048586 (4 samples)
	minimum = 0.0447455 (4 samples)
	maximum = 0.067098 (4 samples)
Injected packet size average = 2.75625 (4 samples)
Accepted packet size average = 2.75625 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 15 sec (795 sec)
gpgpu_simulation_rate = 145151 (inst/sec)
gpgpu_simulation_rate = 1616 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41469
gpu_sim_insn = 28848876
gpu_ipc =     695.6733
gpu_tot_sim_cycle = 1548722
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      93.1377
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 4181
partiton_reqs_in_parallel = 912318
partiton_reqs_in_parallel_total    = 8639486
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1675
partiton_reqs_in_parallel_util = 912318
partiton_reqs_in_parallel_util_total    = 8639486
gpu_sim_cycle_parition_util = 41469
gpu_tot_sim_cycle_parition_util    = 395369
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8658
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.2923 GB/Sec
L2_BW_total  =      14.2614 GB/Sec
gpu_total_sim_rate=155939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2892958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24138, 23195, 23238, 24097, 24138, 23227, 23236, 24095, 4833, 4639, 4649, 4816, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 167544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 78
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166022
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150168	W0_Idle:2983687	W0_Scoreboard:16417117	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 2688 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 1548721 
mrq_lat_table:104963 	15945 	10465 	22445 	26441 	20465 	10070 	8199 	9592 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123450 	93519 	848 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	147468 	4599 	36 	0 	66175 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130240 	26244 	464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	274 	149 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.703704  8.917722  8.087210  8.693750  8.099379  8.305733  8.875913  9.574803  8.963768  8.472603  7.783440  7.451220  9.308219  9.992647  7.988700  7.988700 
dram[1]:  8.288236  8.806250  8.724359  8.613924  7.812866  7.812866  9.014814  8.883212  8.711267  8.963768  7.457317  7.941558  9.510489  9.927008  7.288660  7.850000 
dram[2]:  8.780488  9.113924  7.906977  9.066667  8.732026  8.196319  9.878049 10.210084  9.102942  9.238806  7.789809  7.839744  9.927008 10.225564  7.792135  8.561728 
dram[3]:  8.520710  8.470589  9.189189  8.500000  7.548023  7.458101  9.274809  9.135339  8.144737  8.479452  8.120000  7.807693  9.006622  9.379311  7.705555  7.880682 
dram[4]:  8.470589  8.470589  8.095238  8.500000  8.701986  8.155279 10.649572 10.297521  8.144737  8.718309  8.400000  7.858065  8.882353  9.244898  7.942857  8.128655 
dram[5]:  9.209150  8.917722  9.111842  8.656250  7.757396  7.751479  8.971223  9.976000  7.929487  8.138158  8.236486  7.915585  9.503496  9.000000  7.942857  7.853107 
dram[6]:  8.239766  8.487952  8.656250  8.656250  8.278481  8.124224  9.976000  9.102190  7.829114  8.138158  8.236486  8.019737  8.801325  9.293706  8.073864  8.408284 
dram[7]:  9.025641  9.449664  8.250000  7.965517  7.820359  7.543353  8.727273  9.826772  7.702532  7.606250  8.116883  7.911392  9.165517  8.979730  8.073864  8.261628 
dram[8]:  7.693989  8.855346  8.772152  9.493151  8.157232  8.367742  9.674418  9.244445  8.006579  8.113334  8.223684  8.223684  9.425532  9.992481  8.261628  7.983146 
dram[9]:  8.882716  9.283871  8.451220  8.884615  8.464052  8.684564  8.843971  9.666667  8.222973  8.006579  7.911392  8.116883  8.919463  9.293706  8.128655  8.373494 
dram[10]:  8.270115  8.993750  9.233334  8.993506  7.344633  7.428571  9.519084  9.237037  7.902597  7.902597  7.687500  7.592593 10.066667 10.066667  7.853107  8.424242 
average row locality = 232275/27259 = 8.521039
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       945       944       935       935       889       889       831       831       837       837       826       826       911       911       944       944 
dram[1]:       944       944       920       920       906       906       832       832       837       837       827       827       912       912       944       943 
dram[2]:       960       960       919       919       906       906       830       830       838       838       827       827       912       912       930       930 
dram[3]:       960       960       919       919       906       905       830       830       838       838       824       824       912       912       930       930 
dram[4]:       960       960       919       919       896       895       846       846       838       838       824       824       911       911       933       933 
dram[5]:       944       944       932       932       893       892       847       847       837       837       825       825       911       911       933       933 
dram[6]:       944       944       932       932       890       890       847       847       837       837       825       825       896       896       949       949 
dram[7]:       943       943       933       933       888       887       848       848       827       827       841       841       896       896       949       949 
dram[8]:       943       943       933       933       884       884       848       848       827       827       841       841       896       896       949       949 
dram[9]:       959       959       933       933       882       881       847       847       827       827       841       841       896       896       933       933 
dram[10]:       959       959       932       932       887       887       847       847       827       827       831       831       911       911       933       933 
total reads: 156675
bank skew: 960/824 = 1.17
chip skew: 14254/14235 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:       2629      2442      2844      2379      2826      2100      2349      2184      2723      2335      4037      2918      3527      2739      2670      2513
dram[1]:       2624      2436      2824      2348      2818      2099      2343      2182      2721      2331      3990      2917      3525      2738      2667      2513
dram[2]:       2654      2465      2819      2348      2819      2099      2360      2196      2722      2334      3987      2915      3478      2733      2652      2489
dram[3]:       2653      2465      2844      2368      2817      2100      2355      2194      2718      2328      4021      2962      3481      2736      2644      2488
dram[4]:       2651      2466      2837      2364      2785      2102      2357      2189      2720      2330      4018      2962      3484      2736      2644      2484
dram[5]:       2639      2448      2841      2357      2791      2106      2355      2183      2724      2332      4033      2972      3486      2738      2641      2484
dram[6]:       2631      2441      2837      2350      2779      2090      2355      2189      2728      2331      4027      2969      3454      2755      2663      2500
dram[7]:       2630      2448      2835      2348      2781      2094      2386      2193      2694      2296      4000      2930      3453      2753      2662      2502
dram[8]:       2627      2448      2897      2372      2801      2090      2386      2193      2689      2291      4005      2935      3435      2734      2660      2502
dram[9]:       2653      2471      2896      2372      2799      2095      2374      2194      2688      2293      4000      2936      3430      2734      2632      2473
dram[10]:       2649      2469      2880      2376      2793      2085      2378      2193      2683      2290      4122      2953      3452      2722      2632      2471
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723887 n_act=2476 n_pre=2460 n_req=21105 n_rd=56940 n_write=27480 bw_util=0.2076
n_activity=285824 dram_eff=0.5907
bk0: 3780a 771820i bk1: 3776a 772722i bk2: 3740a 773114i bk3: 3740a 773019i bk4: 3556a 776885i bk5: 3556a 777142i bk6: 3324a 778083i bk7: 3324a 778080i bk8: 3348a 776753i bk9: 3348a 775799i bk10: 3304a 776855i bk11: 3304a 777161i bk12: 3644a 772119i bk13: 3644a 772910i bk14: 3776a 769733i bk15: 3776a 770429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbb0c0b2720 :  mf: uid=3214664, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1548721), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723788 n_act=2510 n_pre=2494 n_req=21113 n_rd=56971 n_write=27480 bw_util=0.2077
n_activity=285081 dram_eff=0.5925
bk0: 3776a 772904i bk1: 3776a 773205i bk2: 3680a 772921i bk3: 3679a 773330i bk4: 3624a 774960i bk5: 3624a 775552i bk6: 3328a 778151i bk7: 3328a 778431i bk8: 3348a 776676i bk9: 3348a 777231i bk10: 3308a 776814i bk11: 3308a 776876i bk12: 3648a 772595i bk13: 3648a 772556i bk14: 3776a 770263i bk15: 3772a 771153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723997 n_act=2395 n_pre=2379 n_req=21118 n_rd=56976 n_write=27496 bw_util=0.2077
n_activity=284984 dram_eff=0.5928
bk0: 3840a 770437i bk1: 3840a 771992i bk2: 3676a 773223i bk3: 3676a 773537i bk4: 3624a 775199i bk5: 3624a 775611i bk6: 3320a 779274i bk7: 3320a 777881i bk8: 3352a 776365i bk9: 3352a 776239i bk10: 3308a 776800i bk11: 3308a 777577i bk12: 3648a 772090i bk13: 3648a 772980i bk14: 3720a 770806i bk15: 3720a 771817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723785 n_act=2523 n_pre=2507 n_req=21107 n_rd=56948 n_write=27480 bw_util=0.2076
n_activity=285505 dram_eff=0.5914
bk0: 3840a 770490i bk1: 3840a 771795i bk2: 3676a 772599i bk3: 3676a 773611i bk4: 3624a 774907i bk5: 3620a 775291i bk6: 3320a 778829i bk7: 3320a 778140i bk8: 3352a 776443i bk9: 3352a 777129i bk10: 3296a 776327i bk11: 3296a 776566i bk12: 3648a 771340i bk13: 3648a 771869i bk14: 3720a 770746i bk15: 3720a 771875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723827 n_act=2458 n_pre=2442 n_req=21129 n_rd=57012 n_write=27504 bw_util=0.2078
n_activity=286345 dram_eff=0.5903
bk0: 3840a 772262i bk1: 3840a 772641i bk2: 3676a 774243i bk3: 3676a 774274i bk4: 3584a 776198i bk5: 3580a 776605i bk6: 3384a 778011i bk7: 3384a 777425i bk8: 3352a 775944i bk9: 3352a 776245i bk10: 3296a 776189i bk11: 3296a 776490i bk12: 3644a 771910i bk13: 3644a 772848i bk14: 3732a 770894i bk15: 3732a 772130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11578
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fbb169fa940 :  mf: uid=3214662, sid07:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1548716), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723845 n_act=2481 n_pre=2465 n_req=21113 n_rd=56972 n_write=27480 bw_util=0.2077
n_activity=286735 dram_eff=0.5891
bk0: 3776a 772146i bk1: 3776a 773174i bk2: 3728a 772712i bk3: 3728a 772142i bk4: 3572a 775153i bk5: 3568a 775687i bk6: 3388a 777981i bk7: 3388a 777939i bk8: 3348a 776564i bk9: 3348a 776704i bk10: 3300a 776226i bk11: 3300a 776856i bk12: 3644a 771851i bk13: 3644a 771345i bk14: 3732a 771534i bk15: 3732a 771342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12384
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723845 n_act=2487 n_pre=2471 n_req=21110 n_rd=56960 n_write=27480 bw_util=0.2077
n_activity=284723 dram_eff=0.5931
bk0: 3776a 771235i bk1: 3776a 772967i bk2: 3728a 772681i bk3: 3728a 773137i bk4: 3560a 775875i bk5: 3560a 775848i bk6: 3388a 778179i bk7: 3388a 776195i bk8: 3348a 775248i bk9: 3348a 776629i bk10: 3300a 775710i bk11: 3300a 776579i bk12: 3584a 772879i bk13: 3584a 772688i bk14: 3796a 770708i bk15: 3796a 769979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09746
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbb0c8072f0 :  mf: uid=3214663, sid07:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1548720), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723687 n_act=2528 n_pre=2512 n_req=21129 n_rd=56996 n_write=27520 bw_util=0.2078
n_activity=285265 dram_eff=0.5925
bk0: 3772a 771471i bk1: 3772a 772511i bk2: 3732a 772384i bk3: 3732a 772823i bk4: 3552a 775444i bk5: 3548a 776772i bk6: 3392a 776669i bk7: 3392a 777104i bk8: 3308a 777660i bk9: 3308a 776389i bk10: 3364a 775208i bk11: 3364a 775470i bk12: 3584a 771790i bk13: 3584a 772678i bk14: 3796a 770446i bk15: 3796a 770018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.103
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723903 n_act=2454 n_pre=2438 n_req=21112 n_rd=56968 n_write=27480 bw_util=0.2077
n_activity=284920 dram_eff=0.5928
bk0: 3772a 771911i bk1: 3772a 772155i bk2: 3732a 772687i bk3: 3732a 773088i bk4: 3536a 776144i bk5: 3536a 776268i bk6: 3392a 777467i bk7: 3392a 776917i bk8: 3308a 776616i bk9: 3308a 777591i bk10: 3364a 774492i bk11: 3364a 775678i bk12: 3584a 772774i bk13: 3584a 773163i bk14: 3796a 771130i bk15: 3796a 770251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11041
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723939 n_act=2450 n_pre=2434 n_req=21105 n_rd=56940 n_write=27480 bw_util=0.2076
n_activity=285315 dram_eff=0.5918
bk0: 3836a 770676i bk1: 3836a 772013i bk2: 3732a 773433i bk3: 3732a 772996i bk4: 3528a 777259i bk5: 3524a 777257i bk6: 3388a 777447i bk7: 3388a 777047i bk8: 3308a 777368i bk9: 3308a 776872i bk10: 3364a 775303i bk11: 3364a 774493i bk12: 3584a 772567i bk13: 3584a 773440i bk14: 3732a 770604i bk15: 3732a 771583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1039
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813243 n_nop=723727 n_act=2498 n_pre=2482 n_req=21134 n_rd=57016 n_write=27520 bw_util=0.2079
n_activity=286593 dram_eff=0.5899
bk0: 3836a 770858i bk1: 3836a 771766i bk2: 3728a 773093i bk3: 3728a 772915i bk4: 3548a 775316i bk5: 3548a 776607i bk6: 3388a 776690i bk7: 3388a 778181i bk8: 3308a 777701i bk9: 3308a 777502i bk10: 3324a 775536i bk11: 3324a 776184i bk12: 3644a 772395i bk13: 3644a 773114i bk14: 3732a 771457i bk15: 3732a 771243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11065

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 7118, Miss_rate = 0.670, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 7117, Miss_rate = 0.672, Pending_hits = 962, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 7122, Miss_rate = 0.672, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 7121, Miss_rate = 0.674, Pending_hits = 968, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 7122, Miss_rate = 0.673, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 7122, Miss_rate = 0.674, Pending_hits = 961, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 7119, Miss_rate = 0.674, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 7118, Miss_rate = 0.674, Pending_hits = 935, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 7127, Miss_rate = 0.672, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 7126, Miss_rate = 0.672, Pending_hits = 992, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 7122, Miss_rate = 0.672, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 7121, Miss_rate = 0.672, Pending_hits = 977, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 7120, Miss_rate = 0.672, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 7120, Miss_rate = 0.672, Pending_hits = 977, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 7125, Miss_rate = 0.672, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 7124, Miss_rate = 0.672, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 7121, Miss_rate = 0.672, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 7121, Miss_rate = 0.672, Pending_hits = 977, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 7118, Miss_rate = 0.672, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 7117, Miss_rate = 0.672, Pending_hits = 968, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 7127, Miss_rate = 0.672, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 7127, Miss_rate = 0.672, Pending_hits = 959, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 156675
L2_total_cache_miss_rate = 0.6724
L2_total_cache_pending_hits = 11497
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.64788
	minimum = 6
	maximum = 48
Network latency average = 8.44981
	minimum = 6
	maximum = 48
Slowest packet = 373772
Flit latency average = 6.8961
	minimum = 6
	maximum = 44
Slowest flit = 1029956
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224289
	minimum = 0.0177486 (at node 0)
	maximum = 0.0266229 (at node 7)
Accepted packet rate average = 0.0224289
	minimum = 0.0177486 (at node 0)
	maximum = 0.0266229 (at node 7)
Injected flit rate average = 0.0618173
	minimum = 0.040899 (at node 0)
	maximum = 0.0819427 (at node 42)
Accepted flit rate average= 0.0618173
	minimum = 0.0569114 (at node 0)
	maximum = 0.085367 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0507 (5 samples)
	minimum = 6 (5 samples)
	maximum = 352.2 (5 samples)
Network latency average = 10.169 (5 samples)
	minimum = 6 (5 samples)
	maximum = 333 (5 samples)
Flit latency average = 9.39313 (5 samples)
	minimum = 6 (5 samples)
	maximum = 329.8 (5 samples)
Fragmentation average = 0.179954 (5 samples)
	minimum = 0 (5 samples)
	maximum = 271.4 (5 samples)
Injected packet rate average = 0.0185878 (5 samples)
	minimum = 0.0147099 (5 samples)
	maximum = 0.0220615 (5 samples)
Accepted packet rate average = 0.0185878 (5 samples)
	minimum = 0.0147099 (5 samples)
	maximum = 0.0220615 (5 samples)
Injected flit rate average = 0.0512323 (5 samples)
	minimum = 0.033888 (5 samples)
	maximum = 0.067961 (5 samples)
Accepted flit rate average = 0.0512323 (5 samples)
	minimum = 0.0471787 (5 samples)
	maximum = 0.0707518 (5 samples)
Injected packet size average = 2.75623 (5 samples)
Accepted packet size average = 2.75623 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 25 sec (925 sec)
gpgpu_simulation_rate = 155939 (inst/sec)
gpgpu_simulation_rate = 1674 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41589
gpu_sim_insn = 28848876
gpu_ipc =     693.6660
gpu_tot_sim_cycle = 1812461
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      95.5018
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 4708
partiton_reqs_in_parallel = 914958
partiton_reqs_in_parallel_total    = 9551804
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7749
partiton_reqs_in_parallel_util = 914958
partiton_reqs_in_parallel_util_total    = 9551804
gpu_sim_cycle_parition_util = 41589
gpu_tot_sim_cycle_parition_util    = 436838
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8774
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.9856 GB/Sec
L2_BW_total  =      14.6181 GB/Sec
gpu_total_sim_rate=163295

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472186
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28965, 27830, 27885, 28915, 28965, 27865, 27883, 28909, 4833, 4639, 4649, 4816, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 167581
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 95
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166042
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179229	W0_Idle:2999153	W0_Scoreboard:17669190	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 2280 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 1812460 
mrq_lat_table:128564 	18567 	12378 	28544 	33527 	24178 	11254 	8602 	9595 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149279 	114144 	898 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	184623 	5632 	38 	0 	74488 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156597 	31235 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	354 	152 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  6.768000  7.105042  6.825203  6.938016  6.514403  6.568465  7.142857  7.435897  7.014151  7.289216  6.245763  6.065844  7.177778  7.374429  6.635294  6.795181 
dram[1]:  6.873984  6.987603  6.961864  7.081897  6.407115  6.356863  7.218905  6.942584  6.759091  6.948598  6.276596  6.497797  7.279279  7.279279  6.313433  6.503846 
dram[2]:  6.857143  7.140496  6.568000  6.841667  6.616326  6.407115  7.918033  7.666667  7.223301  7.153846  6.584821  6.614350  7.214286  7.412844  6.488281  7.221739 
dram[3]:  6.939759  7.140496  7.077586  6.729508  6.258687  6.113207  7.208955  6.802817  6.469565  6.642857  6.524445  6.354979  6.847457  6.905983  6.388462  6.388462 
dram[4]:  7.081967  6.857143  6.414062  6.674797  6.721519  6.551440  7.699482  7.780105  6.584071  6.888889  6.796296  6.382609  7.021739  7.083333  6.791837  6.962343 
dram[5]:  7.195745  7.165254  7.088983  7.088983  6.334661  6.231372  7.183575  7.785340  6.300848  6.759091  6.647059  6.471365  7.617925  7.274775  6.577075  6.424710 
dram[6]:  6.528957  6.764000  7.029412  7.149573  6.608333  6.526749  7.704663  6.916279  6.521930  6.465218  6.707763  6.414847  6.865217  7.177273  6.300000  6.942857 
dram[7]:  7.412281  7.578475  6.804878  6.438461  6.627615  6.207843  6.985916  7.330049  6.199152  6.199152  6.408511  6.463519  6.690678  6.719149  6.394737  6.542308 
dram[8]:  6.575875  6.842105  7.033614  7.278261  6.581590  6.868996  7.330049  7.052133  6.650000  6.473451  6.693333  6.814480  7.243119  7.310185  6.804000  6.593023 
dram[9]:  7.020325  7.412017  6.590551  7.033614  6.860262  6.855895  6.981221  7.398010  6.777778  6.310345  6.463519  6.576419  6.865217  6.986726  6.629482  6.933333 
dram[10]:  6.908000  6.963710  7.273913  6.913223  5.992395  6.132296  7.548223  7.398010  6.365217  6.310345  6.306383  6.471616  7.340909  7.274775  6.375479  6.791837 
average row locality = 278899/40977 = 6.806233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1134      1133      1127      1127      1076      1076       988       988      1007      1007      1000      1000      1087      1087      1131      1131 
dram[1]:      1133      1133      1109      1109      1096      1096       989       989      1007      1007      1001      1001      1088      1088      1131      1130 
dram[2]:      1152      1152      1108      1108      1096      1096       987       987      1008      1008      1001      1001      1088      1088      1115      1115 
dram[3]:      1152      1152      1108      1108      1096      1095       987       987      1008      1008       997       997      1088      1088      1115      1115 
dram[4]:      1152      1152      1108      1108      1083      1082      1006      1006      1008      1008       997       997      1087      1087      1118      1118 
dram[5]:      1133      1133      1124      1124      1080      1079      1007      1007      1007      1007       998       998      1087      1087      1118      1118 
dram[6]:      1133      1133      1124      1124      1076      1076      1007      1007      1007      1007       998       998      1069      1069      1137      1137 
dram[7]:      1132      1132      1125      1125      1074      1073      1008      1008       995       995      1017      1017      1069      1069      1137      1137 
dram[8]:      1132      1132      1125      1125      1069      1069      1008      1008       995       995      1017      1017      1069      1069      1137      1137 
dram[9]:      1151      1151      1125      1125      1067      1066      1007      1007       996       996      1017      1017      1069      1069      1118      1118 
dram[10]:      1151      1151      1124      1124      1072      1072      1007      1007       996       996      1005      1005      1087      1087      1118      1118 
total reads: 188179
bank skew: 1152/987 = 1.17
chip skew: 17120/17099 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:       2234      2073      2399      2009      2371      1768      2011      1868      2308      1981      3392      2459      3010      2342      2275      2137
dram[1]:       2229      2068      2383      1983      2366      1767      2006      1867      2307      1977      3353      2457      3009      2342      2272      2137
dram[2]:       2255      2092      2379      1983      2367      1768      2020      1877      2308      1980      3350      2457      2969      2337      2258      2116
dram[3]:       2253      2093      2400      1998      2366      1769      2016      1876      2304      1975      3381      2496      2973      2340      2250      2115
dram[4]:       2252      2093      2393      1996      2341      1772      2017      1871      2307      1976      3379      2497      2974      2340      2251      2112
dram[5]:       2242      2077      2396      1989      2345      1775      2016      1867      2309      1978      3391      2505      2976      2341      2249      2112
dram[6]:       2235      2071      2392      1983      2336      1762      2015      1872      2312      1978      3386      2502      2949      2356      2268      2126
dram[7]:       2235      2077      2391      1982      2337      1764      2042      1875      2285      1948      3365      2471      2948      2355      2266      2127
dram[8]:       2231      2077      2442      2002      2354      1761      2043      1875      2280      1944      3369      2475      2934      2339      2265      2128
dram[9]:       2253      2096      2442      2001      2351      1765      2032      1877      2278      1944      3365      2476      2930      2339      2242      2103
dram[10]:       2250      2095      2427      2005      2348      1757      2035      1876      2273      1942      3466      2489      2948      2328      2241      2102
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781706 n_act=3702 n_pre=3686 n_req=25343 n_rd=68396 n_write=32976 bw_util=0.2277
n_activity=348607 dram_eff=0.5816
bk0: 4536a 841276i bk1: 4532a 842324i bk2: 4508a 842969i bk3: 4508a 842453i bk4: 4304a 846803i bk5: 4304a 847210i bk6: 3952a 849098i bk7: 3952a 849146i bk8: 4028a 847154i bk9: 4028a 846630i bk10: 4000a 847442i bk11: 4000a 847512i bk12: 4348a 842351i bk13: 4348a 842931i bk14: 4524a 839202i bk15: 4524a 840443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fbb22a0b890 :  mf: uid=3857307, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1812455), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781594 n_act=3742 n_pre=3726 n_req=25351 n_rd=68428 n_write=32976 bw_util=0.2278
n_activity=347526 dram_eff=0.5836
bk0: 4532a 842339i bk1: 4532a 842838i bk2: 4436a 842524i bk3: 4436a 843435i bk4: 4384a 844800i bk5: 4384a 845506i bk6: 3956a 848761i bk7: 3956a 849207i bk8: 4028a 847129i bk9: 4028a 847781i bk10: 4004a 847412i bk11: 4004a 847531i bk12: 4352a 842725i bk13: 4352a 842564i bk14: 4524a 839887i bk15: 4520a 840438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781756 n_act=3643 n_pre=3627 n_req=25360 n_rd=68440 n_write=33000 bw_util=0.2278
n_activity=348170 dram_eff=0.5827
bk0: 4608a 840079i bk1: 4608a 841586i bk2: 4432a 842775i bk3: 4432a 842944i bk4: 4384a 844764i bk5: 4384a 845095i bk6: 3948a 849775i bk7: 3948a 848572i bk8: 4032a 846851i bk9: 4032a 846564i bk10: 4004a 847719i bk11: 4004a 848160i bk12: 4352a 841746i bk13: 4352a 842772i bk14: 4460a 840609i bk15: 4460a 841539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06461
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781492 n_act=3805 n_pre=3789 n_req=25345 n_rd=68404 n_write=32976 bw_util=0.2277
n_activity=348578 dram_eff=0.5817
bk0: 4608a 840019i bk1: 4608a 841159i bk2: 4432a 841957i bk3: 4432a 843495i bk4: 4384a 844610i bk5: 4380a 844968i bk6: 3948a 849369i bk7: 3948a 848803i bk8: 4032a 846943i bk9: 4032a 847714i bk10: 3988a 846955i bk11: 3988a 847167i bk12: 4352a 841421i bk13: 4352a 842056i bk14: 4460a 840563i bk15: 4460a 841858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03665
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781630 n_act=3692 n_pre=3676 n_req=25367 n_rd=68468 n_write=33000 bw_util=0.2279
n_activity=349484 dram_eff=0.5807
bk0: 4608a 842052i bk1: 4608a 841963i bk2: 4432a 843603i bk3: 4432a 843523i bk4: 4332a 845698i bk5: 4328a 846516i bk6: 4024a 848471i bk7: 4024a 848137i bk8: 4032a 846629i bk9: 4032a 846931i bk10: 3988a 846875i bk11: 3988a 847213i bk12: 4348a 842161i bk13: 4348a 842873i bk14: 4472a 840916i bk15: 4472a 842062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781684 n_act=3697 n_pre=3681 n_req=25351 n_rd=68428 n_write=32976 bw_util=0.2278
n_activity=349493 dram_eff=0.5803
bk0: 4532a 841345i bk1: 4532a 842892i bk2: 4496a 842340i bk3: 4496a 841549i bk4: 4320a 844862i bk5: 4316a 845359i bk6: 4028a 848562i bk7: 4028a 848273i bk8: 4028a 846523i bk9: 4028a 847347i bk10: 3992a 846764i bk11: 3992a 847434i bk12: 4348a 842416i bk13: 4348a 841363i bk14: 4472a 841174i bk15: 4472a 841067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05488
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781612 n_act=3743 n_pre=3727 n_req=25346 n_rd=68408 n_write=32976 bw_util=0.2277
n_activity=347414 dram_eff=0.5836
bk0: 4532a 840557i bk1: 4532a 842648i bk2: 4496a 842433i bk3: 4496a 843051i bk4: 4304a 845591i bk5: 4304a 845617i bk6: 4028a 848600i bk7: 4028a 846434i bk8: 4028a 845851i bk9: 4028a 847215i bk10: 3992a 846239i bk11: 3992a 847601i bk12: 4276a 843233i bk13: 4276a 843203i bk14: 4548a 839732i bk15: 4548a 840133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02003
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7fbb0ce21050 :  mf: uid=3857308, sid17:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (1812460), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781399 n_act=3804 n_pre=3788 n_req=25369 n_rd=68451 n_write=33024 bw_util=0.2279
n_activity=348528 dram_eff=0.5823
bk0: 4528a 841294i bk1: 4528a 842565i bk2: 4500a 841821i bk3: 4500a 842287i bk4: 4296a 845339i bk5: 4291a 846847i bk6: 4032a 847534i bk7: 4032a 847710i bk8: 3980a 848421i bk9: 3980a 847380i bk10: 4068a 845470i bk11: 4068a 845779i bk12: 4276a 841664i bk13: 4276a 842807i bk14: 4548a 839698i bk15: 4548a 839548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02133
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781714 n_act=3688 n_pre=3672 n_req=25348 n_rd=68416 n_write=32976 bw_util=0.2277
n_activity=347640 dram_eff=0.5833
bk0: 4528a 841804i bk1: 4528a 841737i bk2: 4500a 842532i bk3: 4500a 843044i bk4: 4276a 846165i bk5: 4276a 846545i bk6: 4032a 848194i bk7: 4032a 847332i bk8: 3980a 847547i bk9: 3980a 848279i bk10: 4068a 845230i bk11: 4068a 846373i bk12: 4276a 842934i bk13: 4276a 843616i bk14: 4548a 840830i bk15: 4548a 839938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03649
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781710 n_act=3700 n_pre=3684 n_req=25343 n_rd=68396 n_write=32976 bw_util=0.2277
n_activity=348327 dram_eff=0.5821
bk0: 4604a 840414i bk1: 4604a 841901i bk2: 4500a 842731i bk3: 4500a 842607i bk4: 4268a 847315i bk5: 4264a 847067i bk6: 4028a 848209i bk7: 4028a 847736i bk8: 3984a 848148i bk9: 3984a 847546i bk10: 4068a 845741i bk11: 4068a 845161i bk12: 4276a 842541i bk13: 4276a 843619i bk14: 4472a 840063i bk15: 4472a 841860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03208
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=890466 n_nop=781454 n_act=3762 n_pre=3746 n_req=25376 n_rd=68480 n_write=33024 bw_util=0.228
n_activity=349882 dram_eff=0.5802
bk0: 4604a 840272i bk1: 4604a 840976i bk2: 4496a 842479i bk3: 4496a 842332i bk4: 4288a 844865i bk5: 4288a 846508i bk6: 4028a 847522i bk7: 4028a 848829i bk8: 3984a 848433i bk9: 3984a 848196i bk10: 4020a 845906i bk11: 4020a 847244i bk12: 4348a 842394i bk13: 4348a 843226i bk14: 4472a 841084i bk15: 4472a 841104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03602

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8550, Miss_rate = 0.671, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8549, Miss_rate = 0.673, Pending_hits = 1162, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8554, Miss_rate = 0.673, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8553, Miss_rate = 0.674, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8555, Miss_rate = 0.674, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8555, Miss_rate = 0.674, Pending_hits = 1174, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8551, Miss_rate = 0.675, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8550, Miss_rate = 0.675, Pending_hits = 1144, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8559, Miss_rate = 0.673, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8558, Miss_rate = 0.673, Pending_hits = 1192, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8554, Miss_rate = 0.673, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8553, Miss_rate = 0.673, Pending_hits = 1181, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8551, Miss_rate = 0.673, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8551, Miss_rate = 0.673, Pending_hits = 1179, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8557, Miss_rate = 0.673, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8556, Miss_rate = 0.672, Pending_hits = 1192, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8552, Miss_rate = 0.673, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8552, Miss_rate = 0.673, Pending_hits = 1188, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8550, Miss_rate = 0.673, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8549, Miss_rate = 0.673, Pending_hits = 1175, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8560, Miss_rate = 0.673, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8560, Miss_rate = 0.673, Pending_hits = 1170, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 188179
L2_total_cache_miss_rate = 0.6732
L2_total_cache_pending_hits = 14364
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 97441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.071

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52501
	minimum = 6
	maximum = 42
Network latency average = 8.33654
	minimum = 6
	maximum = 39
Slowest packet = 466761
Flit latency average = 6.72193
	minimum = 6
	maximum = 35
Slowest flit = 1293878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223641
	minimum = 0.0176974 (at node 0)
	maximum = 0.0265461 (at node 15)
Accepted packet rate average = 0.0223641
	minimum = 0.0176974 (at node 0)
	maximum = 0.0265461 (at node 15)
Injected flit rate average = 0.0616389
	minimum = 0.040781 (at node 0)
	maximum = 0.0817063 (at node 42)
Accepted flit rate average= 0.0616389
	minimum = 0.0567471 (at node 0)
	maximum = 0.0851207 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6298 (6 samples)
	minimum = 6 (6 samples)
	maximum = 300.5 (6 samples)
Network latency average = 9.86362 (6 samples)
	minimum = 6 (6 samples)
	maximum = 284 (6 samples)
Flit latency average = 8.94793 (6 samples)
	minimum = 6 (6 samples)
	maximum = 280.667 (6 samples)
Fragmentation average = 0.149962 (6 samples)
	minimum = 0 (6 samples)
	maximum = 226.167 (6 samples)
Injected packet rate average = 0.0192172 (6 samples)
	minimum = 0.0152078 (6 samples)
	maximum = 0.0228089 (6 samples)
Accepted packet rate average = 0.0192172 (6 samples)
	minimum = 0.0152078 (6 samples)
	maximum = 0.0228089 (6 samples)
Injected flit rate average = 0.0529667 (6 samples)
	minimum = 0.0350368 (6 samples)
	maximum = 0.0702519 (6 samples)
Accepted flit rate average = 0.0529667 (6 samples)
	minimum = 0.0487734 (6 samples)
	maximum = 0.0731466 (6 samples)
Injected packet size average = 2.75621 (6 samples)
Accepted packet size average = 2.75621 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 40 sec (1060 sec)
gpgpu_simulation_rate = 163295 (inst/sec)
gpgpu_simulation_rate = 1709 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41454
gpu_sim_insn = 28848876
gpu_ipc =     695.9250
gpu_tot_sim_cycle = 2076065
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      97.2716
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 5485
partiton_reqs_in_parallel = 911988
partiton_reqs_in_parallel_total    = 10466762
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4809
partiton_reqs_in_parallel_util = 911988
partiton_reqs_in_parallel_util_total    = 10466762
gpu_sim_cycle_parition_util = 41454
gpu_tot_sim_cycle_parition_util    = 478427
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8872
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.3308 GB/Sec
L2_BW_total  =      14.8852 GB/Sec
gpu_total_sim_rate=170847

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051414
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33792, 32466, 32532, 33724, 33799, 32502, 32530, 33733, 9667, 9273, 9306, 6015, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 167627
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208654	W0_Idle:3014525	W0_Scoreboard:18904183	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1989 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 2076064 
mrq_lat_table:154020 	22949 	14863 	32933 	38288 	27498 	12683 	8995 	9604 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	178843 	131042 	940 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	221563 	6870 	41 	0 	82810 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182258 	36880 	578 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	154 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.365672  7.707031  7.279851  7.390152  7.050000  7.160156  7.657658  7.943925  7.702222  7.913242  6.703125  6.475471  7.767347  7.962343  7.200000  7.415730 
dram[1]:  7.417293  7.473485  7.399225  7.575397  6.900735  6.850365  7.662162  7.269231  7.374468  7.567686  6.790514  6.955466  7.933333  7.867769  6.644295  6.871528 
dram[2]:  7.466667  7.694656  7.014706  7.338461  7.109848  6.900735  8.495000  8.247573  7.917808  7.846154  7.040984  6.955466  7.867769  8.067797  7.039855  7.772000 
dram[3]:  7.494424  7.636364  7.632000  7.282443  6.751799  6.605634  7.653153  7.138656  6.853755  7.020243  6.983674  6.816733  7.496063  7.555555  6.793706  6.746528 
dram[4]:  7.578948  7.411765  6.863309  7.014706  7.321429  7.147287  8.216981  8.375000  7.135802  7.442060  7.311966  6.899194  7.673387  7.735772  7.399240  7.513514 
dram[5]:  7.737255  7.647287  7.649606  7.649606  6.772059  6.575000  7.781250  8.221698  6.691120  7.073469  7.163180  6.987755  8.202586  7.799181  6.974910  6.780488 
dram[6]:  7.071684  7.253676  7.531008  7.649606  7.207843  7.069231  8.300000  7.512931  6.904383  6.849802  7.223629  6.931174  7.504032  7.690083  6.811644  7.449438 
dram[7]:  8.016260  8.182572  7.363636  6.992806  7.007634  6.553571  7.517241  7.855856  6.583012  6.583012  6.936759  6.936759  7.213178  7.241245  6.765306  6.906250 
dram[8]:  7.170909  7.330855  7.593750  7.838710  7.177166  7.471312  7.927273  7.649123  7.016461  6.847390  7.222222  7.343096  7.952991  7.952991  7.312500  7.103571 
dram[9]:  7.632576  8.027888  7.200000  7.653543  7.342742  7.459016  7.512931  7.922727  7.380952  6.847390  6.882353  7.048193  7.384921  7.504032  7.128205  7.427481 
dram[10]:  7.518657  7.518657  7.772000  7.473077  6.568346  6.664234  7.995413  7.851351  6.739130  6.686275  6.772549  6.991903  8.063560  7.929167  6.828070  7.234201 
average row locality = 325523/44459 = 7.321869
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1323      1322      1311      1311      1249      1249      1161      1161      1173      1173      1162      1162      1279      1279      1323      1323 
dram[1]:      1322      1322      1290      1290      1272      1272      1162      1162      1173      1173      1164      1164      1280      1280      1323      1322 
dram[2]:      1344      1344      1289      1289      1272      1272      1160      1160      1174      1174      1164      1164      1280      1280      1304      1304 
dram[3]:      1344      1344      1289      1289      1272      1271      1160      1160      1174      1174      1160      1160      1280      1280      1304      1304 
dram[4]:      1344      1344      1289      1289      1257      1256      1182      1182      1174      1174      1160      1160      1279      1279      1307      1307 
dram[5]:      1322      1322      1307      1307      1254      1253      1183      1183      1173      1173      1161      1161      1279      1279      1307      1307 
dram[6]:      1322      1322      1307      1307      1250      1250      1183      1183      1173      1173      1161      1161      1258      1258      1329      1329 
dram[7]:      1321      1321      1308      1308      1248      1247      1184      1184      1159      1159      1183      1183      1258      1258      1329      1329 
dram[8]:      1321      1321      1308      1308      1242      1242      1184      1184      1159      1159      1183      1183      1258      1258      1329      1329 
dram[9]:      1343      1343      1308      1308      1240      1239      1183      1183      1159      1159      1183      1183      1258      1258      1307      1307 
dram[10]:      1343      1343      1307      1307      1245      1245      1183      1183      1159      1159      1169      1169      1279      1279      1307      1307 
total reads: 219683
bank skew: 1344/1159 = 1.16
chip skew: 19984/19961 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:       1951      1808      2100      1760      2084      1558      1753      1625      2016      1732      2950      2143      2593      2020      1981      1858
dram[1]:       1947      1804      2087      1738      2079      1558      1749      1626      2015      1727      2915      2140      2592      2020      1978      1858
dram[2]:       1969      1825      2083      1739      2080      1558      1761      1634      2016      1731      2912      2141      2558      2016      1967      1841
dram[3]:       1968      1825      2102      1751      2079      1559      1757      1633      2013      1726      2937      2173      2562      2019      1960      1840
dram[4]:       1966      1825      2096      1749      2057      1561      1759      1629      2015      1728      2935      2173      2562      2018      1962      1838
dram[5]:       1958      1812      2099      1744      2060      1564      1758      1626      2017      1729      2946      2180      2563      2020      1959      1838
dram[6]:       1951      1807      2095      1739      2052      1552      1757      1630      2020      1729      2941      2178      2541      2031      1976      1850
dram[7]:       1952      1811      2094      1738      2052      1554      1780      1633      1996      1703      2923      2151      2540      2032      1974      1851
dram[8]:       1948      1812      2139      1755      2068      1551      1781      1632      1992      1700      2926      2155      2528      2017      1973      1852
dram[9]:       1967      1829      2139      1755      2064      1554      1771      1634      1992      1700      2923      2156      2525      2017      1954      1830
dram[10]:       1965      1827      2125      1757      2062      1548      1774      1633      1987      1699      3010      2166      2540      2008      1953      1830
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=841139 n_act=4000 n_pre=3984 n_req=29579 n_rd=79844 n_write=38472 bw_util=0.2446
n_activity=405202 dram_eff=0.584
bk0: 5292a 911492i bk1: 5288a 913305i bk2: 5244a 913331i bk3: 5244a 913086i bk4: 4996a 918028i bk5: 4996a 918541i bk6: 4644a 920446i bk7: 4644a 920532i bk8: 4692a 918431i bk9: 4692a 917242i bk10: 4648a 918104i bk11: 4648a 918850i bk12: 5116a 912026i bk13: 5116a 913103i bk14: 5292a 908957i bk15: 5292a 910362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96971
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=840951 n_act=4074 n_pre=4058 n_req=29589 n_rd=79884 n_write=38472 bw_util=0.2447
n_activity=404732 dram_eff=0.5849
bk0: 5288a 912435i bk1: 5288a 913538i bk2: 5160a 913230i bk3: 5160a 914241i bk4: 5088a 915853i bk5: 5088a 915973i bk6: 4648a 919713i bk7: 4648a 920005i bk8: 4692a 917975i bk9: 4692a 919097i bk10: 4656a 918450i bk11: 4656a 918870i bk12: 5120a 912895i bk13: 5120a 912655i bk14: 5292a 909627i bk15: 5288a 910539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=841181 n_act=3941 n_pre=3925 n_req=29598 n_rd=79896 n_write=38496 bw_util=0.2448
n_activity=405044 dram_eff=0.5846
bk0: 5376a 910243i bk1: 5376a 912045i bk2: 5156a 913359i bk3: 5156a 913874i bk4: 5088a 915458i bk5: 5088a 916111i bk6: 4640a 921191i bk7: 4640a 919921i bk8: 4696a 918205i bk9: 4696a 917734i bk10: 4656a 918498i bk11: 4656a 919699i bk12: 5120a 911702i bk13: 5120a 913055i bk14: 5216a 910563i bk15: 5216a 911772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=840837 n_act=4143 n_pre=4127 n_req=29583 n_rd=79860 n_write=38472 bw_util=0.2446
n_activity=405095 dram_eff=0.5842
bk0: 5376a 909944i bk1: 5376a 911256i bk2: 5156a 912776i bk3: 5156a 914366i bk4: 5088a 915568i bk5: 5084a 915537i bk6: 4640a 919677i bk7: 4640a 919021i bk8: 4696a 917528i bk9: 4696a 918393i bk10: 4640a 918121i bk11: 4640a 918287i bk12: 5120a 910945i bk13: 5120a 911914i bk14: 5216a 909764i bk15: 5216a 912095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fbb0d5a9a80 :  mf: uid=4499951, sid25:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2076061), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=841035 n_act=3992 n_pre=3976 n_req=29609 n_rd=79932 n_write=38504 bw_util=0.2448
n_activity=406719 dram_eff=0.5824
bk0: 5376a 912305i bk1: 5376a 912543i bk2: 5156a 914402i bk3: 5156a 914169i bk4: 5028a 916631i bk5: 5024a 918197i bk6: 4728a 919273i bk7: 4728a 919206i bk8: 4696a 917513i bk9: 4696a 917826i bk10: 4640a 917570i bk11: 4640a 918722i bk12: 5116a 911931i bk13: 5116a 913460i bk14: 5228a 910806i bk15: 5228a 912361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=841021 n_act=4039 n_pre=4023 n_req=29589 n_rd=79884 n_write=38472 bw_util=0.2447
n_activity=405937 dram_eff=0.5831
bk0: 5288a 911289i bk1: 5288a 913253i bk2: 5228a 913104i bk3: 5228a 911909i bk4: 5016a 915526i bk5: 5012a 915807i bk6: 4732a 919069i bk7: 4732a 918886i bk8: 4692a 917564i bk9: 4692a 918348i bk10: 4644a 917594i bk11: 4644a 918903i bk12: 5116a 912285i bk13: 5116a 911334i bk14: 5228a 910883i bk15: 5228a 911403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98082
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=841005 n_act=4057 n_pre=4041 n_req=29584 n_rd=79864 n_write=38472 bw_util=0.2446
n_activity=404240 dram_eff=0.5855
bk0: 5288a 910652i bk1: 5288a 913208i bk2: 5228a 913358i bk3: 5228a 913526i bk4: 5000a 916229i bk5: 5000a 916497i bk6: 4732a 919573i bk7: 4732a 917652i bk8: 4692a 916364i bk9: 4692a 917681i bk10: 4644a 916970i bk11: 4644a 919059i bk12: 5032a 913429i bk13: 5032a 913337i bk14: 5316a 909529i bk15: 5316a 910629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95049
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=840719 n_act=4146 n_pre=4130 n_req=29611 n_rd=79916 n_write=38528 bw_util=0.2449
n_activity=405163 dram_eff=0.5847
bk0: 5284a 911329i bk1: 5284a 913077i bk2: 5232a 912171i bk3: 5232a 913103i bk4: 4992a 916243i bk5: 4988a 917746i bk6: 4736a 918178i bk7: 4736a 918512i bk8: 4636a 918970i bk9: 4636a 918128i bk10: 4732a 916062i bk11: 4732a 916990i bk12: 5032a 911526i bk13: 5032a 913008i bk14: 5316a 909593i bk15: 5316a 909640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95065
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=841135 n_act=3988 n_pre=3972 n_req=29586 n_rd=79872 n_write=38472 bw_util=0.2447
n_activity=404959 dram_eff=0.5845
bk0: 5284a 912128i bk1: 5284a 912221i bk2: 5232a 913223i bk3: 5232a 913912i bk4: 4968a 917343i bk5: 4968a 917935i bk6: 4736a 919069i bk7: 4736a 918298i bk8: 4636a 918521i bk9: 4636a 919441i bk10: 4732a 915919i bk11: 4732a 917833i bk12: 5032a 913138i bk13: 5032a 913926i bk14: 5316a 910733i bk15: 5316a 909618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96621
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbb0d5881f0 :  mf: uid=4499952, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2076064), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=841136 n_act=4002 n_pre=3986 n_req=29579 n_rd=79843 n_write=38472 bw_util=0.2446
n_activity=405111 dram_eff=0.5841
bk0: 5372a 911070i bk1: 5372a 912121i bk2: 5232a 913658i bk3: 5231a 913575i bk4: 4960a 918555i bk5: 4956a 918345i bk6: 4732a 919054i bk7: 4732a 918812i bk8: 4636a 919363i bk9: 4636a 918833i bk10: 4732a 916519i bk11: 4732a 915987i bk12: 5032a 912177i bk13: 5032a 913732i bk14: 5228a 909775i bk15: 5228a 911941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96156
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=967439 n_nop=840835 n_act=4078 n_pre=4062 n_req=29616 n_rd=79936 n_write=38528 bw_util=0.2449
n_activity=407108 dram_eff=0.582
bk0: 5372a 910388i bk1: 5372a 911378i bk2: 5228a 913379i bk3: 5228a 912883i bk4: 4980a 916228i bk5: 4980a 917616i bk6: 4732a 918275i bk7: 4732a 919566i bk8: 4636a 919547i bk9: 4636a 919198i bk10: 4676a 916469i bk11: 4676a 918543i bk12: 5116a 912431i bk13: 5116a 913135i bk14: 5228a 911157i bk15: 5228a 911323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9981, Miss_rate = 0.672, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9980, Miss_rate = 0.674, Pending_hits = 1351, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9986, Miss_rate = 0.674, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9985, Miss_rate = 0.675, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9987, Miss_rate = 0.675, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9987, Miss_rate = 0.675, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9983, Miss_rate = 0.675, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9982, Miss_rate = 0.675, Pending_hits = 1335, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9992, Miss_rate = 0.674, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9991, Miss_rate = 0.674, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9986, Miss_rate = 0.674, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9985, Miss_rate = 0.674, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9983, Miss_rate = 0.674, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9983, Miss_rate = 0.674, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9990, Miss_rate = 0.673, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9989, Miss_rate = 0.673, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9984, Miss_rate = 0.674, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9984, Miss_rate = 0.674, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9981, Miss_rate = 0.674, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9980, Miss_rate = 0.673, Pending_hits = 1369, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9992, Miss_rate = 0.673, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9992, Miss_rate = 0.673, Pending_hits = 1358, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 219683
L2_total_cache_miss_rate = 0.6738
L2_total_cache_pending_hits = 17037
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 113825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62455
	minimum = 6
	maximum = 48
Network latency average = 8.43464
	minimum = 6
	maximum = 40
Slowest packet = 559798
Flit latency average = 6.87948
	minimum = 6
	maximum = 36
Slowest flit = 1546591
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.022437
	minimum = 0.017755 (at node 1)
	maximum = 0.0266326 (at node 23)
Accepted packet rate average = 0.022437
	minimum = 0.017755 (at node 1)
	maximum = 0.0266326 (at node 23)
Injected flit rate average = 0.0618397
	minimum = 0.0409138 (at node 1)
	maximum = 0.0819724 (at node 42)
Accepted flit rate average= 0.0618397
	minimum = 0.0569319 (at node 1)
	maximum = 0.0853979 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3433 (7 samples)
	minimum = 6 (7 samples)
	maximum = 264.429 (7 samples)
Network latency average = 9.65948 (7 samples)
	minimum = 6 (7 samples)
	maximum = 249.143 (7 samples)
Flit latency average = 8.65244 (7 samples)
	minimum = 6 (7 samples)
	maximum = 245.714 (7 samples)
Fragmentation average = 0.128539 (7 samples)
	minimum = 0 (7 samples)
	maximum = 193.857 (7 samples)
Injected packet rate average = 0.0196772 (7 samples)
	minimum = 0.0155717 (7 samples)
	maximum = 0.0233552 (7 samples)
Accepted packet rate average = 0.0196772 (7 samples)
	minimum = 0.0155717 (7 samples)
	maximum = 0.0233552 (7 samples)
Injected flit rate average = 0.0542343 (7 samples)
	minimum = 0.0358764 (7 samples)
	maximum = 0.0719263 (7 samples)
Accepted flit rate average = 0.0542343 (7 samples)
	minimum = 0.0499389 (7 samples)
	maximum = 0.0748968 (7 samples)
Injected packet size average = 2.7562 (7 samples)
Accepted packet size average = 2.7562 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 42 sec (1182 sec)
gpgpu_simulation_rate = 170847 (inst/sec)
gpgpu_simulation_rate = 1756 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39437
gpu_sim_insn = 28848876
gpu_ipc =     731.5180
gpu_tot_sim_cycle = 2337652
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      98.7277
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 5843
partiton_reqs_in_parallel = 867614
partiton_reqs_in_parallel_total    = 11378750
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2387
partiton_reqs_in_parallel_util = 867614
partiton_reqs_in_parallel_util_total    = 11378750
gpu_sim_cycle_parition_util = 39437
gpu_tot_sim_cycle_parition_util    = 519881
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8952
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.7690 GB/Sec
L2_BW_total  =      15.1051 GB/Sec
gpu_total_sim_rate=178079

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4630642
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38618, 37108, 37178, 38537, 38626, 37139, 37176, 38548, 9667, 9273, 9306, 6015, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 167646
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 139
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238533	W0_Idle:3029766	W0_Scoreboard:20049102	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1768 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 2337651 
mrq_lat_table:173536 	25431 	16977 	38679 	45505 	32788 	15551 	10371 	9619 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207514 	148861 	954 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	265447 	8967 	46 	0 	83326 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209095 	41359 	646 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	511 	155 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.006211  7.321429  7.085443  7.269481  6.600000  6.726115  7.007246  7.216418  7.317343  7.426966  6.368932  6.267516  7.293919  7.496528  6.700297  6.821752 
dram[1]:  7.181529  7.181529  7.022436  7.113636  6.396450  6.358823  7.385496  7.010870  7.107527  7.263736  6.354839  6.354839  7.422680  7.474049  6.641177  6.717262 
dram[2]:  7.111111  7.337580  6.886793  7.019231  6.798742  6.631902  7.857724  7.670635  7.660232  7.375465  6.723549  6.700680  7.372014  7.632509  6.370690  6.842593 
dram[3]:  7.177570  7.245283  7.300000  6.843750  6.321638  6.209770  7.434616  6.854610  6.547855  6.680135  6.536667  6.366883  7.081967  7.224080  6.482456  6.298295 
dram[4]:  7.200000  7.111111  6.801242  6.974522  6.851613  6.634375  7.682170  7.682170  6.961403  7.060498  7.079422  6.558528  7.125412  7.172758  6.959248  6.830769 
dram[5]:  7.250804  7.136076  7.290850  7.290850  6.275148  6.127168  7.399254  7.746094  6.417476  6.632107  6.860140  6.540000  7.575438  7.470588  6.626866  6.361032 
dram[6]:  6.854104  6.671597  7.243506  7.436666  6.675079  6.571429  7.869048  7.031915  6.909408  6.722034  6.908451  6.765517  7.107744  7.107744  6.373596  6.813814 
dram[7]:  7.614865  7.692833  7.108280  6.804878  6.565217  6.288691  7.294117  7.458647  6.193651  6.077882  6.658940  6.615131  6.921311  7.036667  6.482857  6.482857 
dram[8]:  7.021807  6.892966  7.294117  7.591837  6.322289  6.727564  7.630769  7.294117  6.845614  6.525084  6.886986  6.886986  7.512455  7.459364  6.917683  6.595930 
dram[9]:  7.021341  7.357828  6.975000  7.294117  6.808442  6.805195  7.133093  7.454887  6.946619  6.400000  6.703333  6.703333  7.155932  7.204778  6.747720  6.894410 
dram[10]:  7.334395  7.196875  7.290850  7.015723  6.218935  6.255952  7.686047  7.454887  6.572391  6.442244  6.467320  6.552980  7.522648  7.269360  6.548673  6.915888 
average row locality = 372147/53671 = 6.933856
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1511      1503      1503      1436      1436      1318      1318      1343      1343      1336      1336      1455      1455      1510      1510 
dram[1]:      1511      1511      1479      1479      1462      1462      1319      1319      1343      1343      1338      1338      1456      1456      1510      1509 
dram[2]:      1536      1536      1478      1478      1462      1462      1317      1317      1344      1344      1338      1338      1456      1456      1489      1489 
dram[3]:      1536      1536      1478      1478      1462      1461      1317      1317      1344      1344      1333      1333      1456      1456      1489      1489 
dram[4]:      1536      1536      1478      1478      1444      1443      1342      1342      1344      1344      1333      1333      1455      1455      1492      1492 
dram[5]:      1511      1511      1499      1499      1441      1440      1343      1343      1343      1343      1334      1334      1455      1455      1492      1492 
dram[6]:      1511      1511      1499      1499      1436      1436      1343      1343      1343      1343      1334      1334      1431      1431      1517      1517 
dram[7]:      1510      1510      1500      1500      1434      1433      1344      1344      1327      1327      1359      1359      1431      1431      1517      1517 
dram[8]:      1510      1510      1500      1500      1427      1427      1344      1344      1327      1327      1359      1359      1431      1431      1517      1517 
dram[9]:      1535      1535      1500      1500      1425      1424      1343      1343      1328      1328      1359      1359      1431      1431      1492      1492 
dram[10]:      1535      1535      1499      1499      1430      1430      1343      1343      1328      1328      1343      1343      1455      1455      1492      1492 
total reads: 251187
bank skew: 1536/1317 = 1.17
chip skew: 22850/22825 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:       1735      1610      1859      1562      1838      1380      1568      1455      1791      1541      2602      1897      2313      1807      1765      1657
dram[1]:       1731      1606      1848      1543      1834      1381      1564      1456      1790      1537      2571      1894      2312      1808      1762      1657
dram[2]:       1751      1625      1844      1543      1835      1380      1575      1462      1791      1541      2569      1895      2283      1804      1752      1641
dram[3]:       1750      1625      1860      1554      1834      1381      1571      1462      1789      1536      2592      1924      2286      1807      1746      1640
dram[4]:       1749      1625      1855      1552      1816      1383      1573      1458      1790      1538      2590      1924      2286      1806      1748      1638
dram[5]:       1741      1613      1857      1547      1819      1386      1572      1455      1792      1539      2600      1930      2287      1807      1745      1639
dram[6]:       1735      1609      1854      1543      1812      1376      1571      1459      1795      1539      2595      1929      2268      1818      1761      1649
dram[7]:       1736      1613      1853      1542      1811      1377      1591      1462      1774      1516      2581      1906      2267      1818      1758      1650
dram[8]:       1732      1613      1892      1557      1825      1375      1593      1462      1769      1514      2583      1908      2257      1806      1757      1651
dram[9]:       1749      1628      1892      1556      1822      1378      1584      1463      1769      1513      2581      1909      2253      1806      1740      1632
dram[10]:       1747      1627      1880      1559      1820      1373      1586      1462      1765      1511      2656      1918      2267      1797      1740      1631
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895722 n_act=4846 n_pre=4830 n_req=33817 n_rd=91300 n_write=43968 bw_util=0.26
n_activity=464819 dram_eff=0.582
bk0: 6048a 977333i bk1: 6044a 979614i bk2: 6012a 979072i bk3: 6012a 979444i bk4: 5744a 984181i bk5: 5744a 984790i bk6: 5272a 987467i bk7: 5272a 987512i bk8: 5372a 984953i bk9: 5372a 984020i bk10: 5344a 984849i bk11: 5344a 986210i bk12: 5820a 978691i bk13: 5820a 980106i bk14: 6040a 974927i bk15: 6040a 976134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98653
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895590 n_act=4892 n_pre=4876 n_req=33827 n_rd=91340 n_write=43968 bw_util=0.26
n_activity=464650 dram_eff=0.5824
bk0: 6044a 978863i bk1: 6044a 979534i bk2: 5916a 979141i bk3: 5916a 980242i bk4: 5848a 981439i bk5: 5848a 981994i bk6: 5276a 986872i bk7: 5276a 987434i bk8: 5372a 985111i bk9: 5372a 985964i bk10: 5352a 985498i bk11: 5352a 986155i bk12: 5824a 979516i bk13: 5824a 979914i bk14: 6040a 975954i bk15: 6036a 976519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895776 n_act=4773 n_pre=4757 n_req=33840 n_rd=91360 n_write=44000 bw_util=0.2601
n_activity=464708 dram_eff=0.5826
bk0: 6144a 976042i bk1: 6144a 977770i bk2: 5912a 979253i bk3: 5912a 980248i bk4: 5848a 981552i bk5: 5848a 982562i bk6: 5268a 988301i bk7: 5268a 987443i bk8: 5376a 984814i bk9: 5376a 984804i bk10: 5352a 985258i bk11: 5352a 986726i bk12: 5824a 978193i bk13: 5824a 980015i bk14: 5956a 976181i bk15: 5956a 977585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00252
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895404 n_act=4997 n_pre=4981 n_req=33821 n_rd=91316 n_write=43968 bw_util=0.26
n_activity=464655 dram_eff=0.5823
bk0: 6144a 975682i bk1: 6144a 977219i bk2: 5912a 978924i bk3: 5912a 979934i bk4: 5848a 981142i bk5: 5844a 981723i bk6: 5268a 986634i bk7: 5268a 986104i bk8: 5376a 984145i bk9: 5376a 985214i bk10: 5332a 984762i bk11: 5332a 985330i bk12: 5824a 977334i bk13: 5824a 978816i bk14: 5956a 976000i bk15: 5956a 978295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98618
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbb0dd4d0c0 :  mf: uid=5142596, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2337651), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895663 n_act=4816 n_pre=4800 n_req=33847 n_rd=91387 n_write=44000 bw_util=0.2602
n_activity=466445 dram_eff=0.5805
bk0: 6144a 978162i bk1: 6144a 978610i bk2: 5912a 980773i bk3: 5912a 980612i bk4: 5776a 982909i bk5: 5771a 984491i bk6: 5368a 986075i bk7: 5368a 986468i bk8: 5376a 984220i bk9: 5376a 984721i bk10: 5332a 984796i bk11: 5332a 986100i bk12: 5820a 978363i bk13: 5820a 980232i bk14: 5968a 976746i bk15: 5968a 978245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895576 n_act=4899 n_pre=4883 n_req=33827 n_rd=91340 n_write=43968 bw_util=0.26
n_activity=465854 dram_eff=0.5809
bk0: 6044a 977133i bk1: 6044a 979105i bk2: 5996a 978878i bk3: 5996a 977911i bk4: 5764a 981472i bk5: 5760a 982163i bk6: 5372a 985925i bk7: 5372a 986010i bk8: 5372a 984712i bk9: 5372a 985131i bk10: 5336a 984371i bk11: 5336a 986184i bk12: 5820a 978692i bk13: 5820a 978382i bk14: 5968a 976940i bk15: 5968a 977332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99893
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895628 n_act=4887 n_pre=4871 n_req=33820 n_rd=91312 n_write=43968 bw_util=0.26
n_activity=463871 dram_eff=0.5833
bk0: 6044a 976417i bk1: 6044a 978837i bk2: 5996a 978985i bk3: 5996a 979550i bk4: 5744a 982287i bk5: 5744a 982723i bk6: 5372a 986420i bk7: 5372a 984856i bk8: 5372a 983007i bk9: 5372a 984722i bk10: 5336a 984384i bk11: 5336a 986380i bk12: 5724a 980380i bk13: 5724a 980081i bk14: 6068a 975124i bk15: 6068a 976221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895330 n_act=4974 n_pre=4958 n_req=33851 n_rd=91372 n_write=44032 bw_util=0.2602
n_activity=464631 dram_eff=0.5828
bk0: 6040a 977206i bk1: 6040a 979217i bk2: 6000a 977674i bk3: 6000a 978994i bk4: 5736a 982286i bk5: 5732a 984086i bk6: 5376a 985410i bk7: 5376a 985418i bk8: 5308a 985579i bk9: 5308a 984968i bk10: 5436a 982698i bk11: 5436a 984366i bk12: 5724a 978211i bk13: 5724a 980132i bk14: 6068a 975690i bk15: 6068a 975924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97517
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895738 n_act=4828 n_pre=4812 n_req=33822 n_rd=91320 n_write=43968 bw_util=0.26
n_activity=465034 dram_eff=0.5818
bk0: 6040a 978224i bk1: 6040a 977914i bk2: 6000a 979079i bk3: 6000a 979913i bk4: 5708a 983209i bk5: 5708a 983939i bk6: 5376a 985930i bk7: 5376a 985234i bk8: 5308a 985470i bk9: 5308a 986292i bk10: 5436a 983192i bk11: 5436a 984753i bk12: 5724a 979901i bk13: 5724a 980674i bk14: 6068a 976762i bk15: 6068a 975549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98835
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895710 n_act=4852 n_pre=4836 n_req=33817 n_rd=91300 n_write=43968 bw_util=0.26
n_activity=464564 dram_eff=0.5823
bk0: 6140a 976528i bk1: 6140a 977830i bk2: 6000a 979372i bk3: 6000a 979506i bk4: 5700a 984525i bk5: 5696a 984595i bk6: 5372a 985960i bk7: 5372a 985696i bk8: 5312a 986026i bk9: 5312a 985617i bk10: 5436a 983022i bk11: 5436a 983223i bk12: 5724a 978834i bk13: 5724a 980833i bk14: 5968a 975900i bk15: 5968a 977937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98125
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbb0de46170 :  mf: uid=5142595, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2337651), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1040666 n_nop=895434 n_act=4908 n_pre=4892 n_req=33858 n_rd=91400 n_write=44032 bw_util=0.2603
n_activity=467165 dram_eff=0.5798
bk0: 6140a 976521i bk1: 6140a 977556i bk2: 5996a 979186i bk3: 5996a 978735i bk4: 5720a 982377i bk5: 5720a 983791i bk6: 5372a 985272i bk7: 5372a 986583i bk8: 5312a 986616i bk9: 5312a 986506i bk10: 5372a 983536i bk11: 5372a 985802i bk12: 5820a 979047i bk13: 5820a 979899i bk14: 5968a 977185i bk15: 5968a 977696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11413, Miss_rate = 0.673, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11412, Miss_rate = 0.674, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11418, Miss_rate = 0.674, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11417, Miss_rate = 0.675, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11420, Miss_rate = 0.675, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11420, Miss_rate = 0.675, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11415, Miss_rate = 0.675, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11414, Miss_rate = 0.675, Pending_hits = 1343, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11424, Miss_rate = 0.674, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 11423, Miss_rate = 0.674, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11418, Miss_rate = 0.674, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11417, Miss_rate = 0.674, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11414, Miss_rate = 0.674, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 11414, Miss_rate = 0.674, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11422, Miss_rate = 0.674, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11421, Miss_rate = 0.674, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11415, Miss_rate = 0.674, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11415, Miss_rate = 0.674, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11413, Miss_rate = 0.674, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11412, Miss_rate = 0.674, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11425, Miss_rate = 0.674, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11425, Miss_rate = 0.674, Pending_hits = 1369, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 251187
L2_total_cache_miss_rate = 0.6743
L2_total_cache_pending_hits = 17189
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130209
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50125
	minimum = 6
	maximum = 50
Network latency average = 8.38549
	minimum = 6
	maximum = 45
Slowest packet = 653091
Flit latency average = 6.8315
	minimum = 6
	maximum = 41
Slowest flit = 1800131
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235845
	minimum = 0.0186632 (at node 0)
	maximum = 0.0279947 (at node 3)
Accepted packet rate average = 0.0235845
	minimum = 0.0186632 (at node 0)
	maximum = 0.0279947 (at node 3)
Injected flit rate average = 0.0650025
	minimum = 0.0430064 (at node 0)
	maximum = 0.0861649 (at node 42)
Accepted flit rate average= 0.0650025
	minimum = 0.0598438 (at node 0)
	maximum = 0.0897657 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.113 (8 samples)
	minimum = 6 (8 samples)
	maximum = 237.625 (8 samples)
Network latency average = 9.50023 (8 samples)
	minimum = 6 (8 samples)
	maximum = 223.625 (8 samples)
Flit latency average = 8.42482 (8 samples)
	minimum = 6 (8 samples)
	maximum = 220.125 (8 samples)
Fragmentation average = 0.112472 (8 samples)
	minimum = 0 (8 samples)
	maximum = 169.625 (8 samples)
Injected packet rate average = 0.0201656 (8 samples)
	minimum = 0.0159581 (8 samples)
	maximum = 0.0239351 (8 samples)
Accepted packet rate average = 0.0201656 (8 samples)
	minimum = 0.0159581 (8 samples)
	maximum = 0.0239351 (8 samples)
Injected flit rate average = 0.0555803 (8 samples)
	minimum = 0.0367677 (8 samples)
	maximum = 0.0737061 (8 samples)
Accepted flit rate average = 0.0555803 (8 samples)
	minimum = 0.051177 (8 samples)
	maximum = 0.0767554 (8 samples)
Injected packet size average = 2.75619 (8 samples)
Accepted packet size average = 2.75619 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 36 sec (1296 sec)
gpgpu_simulation_rate = 178079 (inst/sec)
gpgpu_simulation_rate = 1803 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38994
gpu_sim_insn = 28848876
gpu_ipc =     739.8286
gpu_tot_sim_cycle = 2598796
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      99.9078
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 6585
partiton_reqs_in_parallel = 857868
partiton_reqs_in_parallel_total    = 12246364
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0424
partiton_reqs_in_parallel_util = 857868
partiton_reqs_in_parallel_util_total    = 12246364
gpu_sim_cycle_parition_util = 38994
gpu_tot_sim_cycle_parition_util    = 559318
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9020
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.0388 GB/Sec
L2_BW_total  =      15.2833 GB/Sec
gpu_total_sim_rate=184403

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5209870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43444, 41753, 41824, 43349, 43453, 41778, 41823, 43365, 9667, 9273, 9306, 6015, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 167675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 168
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:269096	W0_Idle:3044758	W0_Scoreboard:21178950	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1596 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 2598795 
mrq_lat_table:194656 	29375 	19434 	43120 	50970 	37439 	18795 	11569 	9723 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239787 	163064 	982 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	309108 	11285 	55 	0 	83842 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235214 	46510 	760 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	586 	157 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.598803  7.928125  7.609091  7.798137  7.135952  7.267692  7.609756  7.827957  7.904255  8.017985  6.884735  6.779141  7.944805  8.156667  7.212465  7.337176 
dram[1]:  7.782208  7.782208  7.536810  7.630435  6.928367  6.888889  8.003663  7.613240  7.633562  7.793706  6.872671  6.872671  8.079208  8.132891  7.111732  7.189266 
dram[2]:  7.714286  7.950920  7.397590  7.487805  7.349544  7.175074  8.494164  8.300380  8.259259  7.964286  7.255738  7.232026  8.026230  8.298306  6.865385  7.393491 
dram[3]:  7.783784  7.854546  7.821656  7.353293  6.849858  6.732591  8.055350  7.450512  7.056962  7.147436  7.064103  6.887500  7.722397  7.871383  6.980447  6.754054 
dram[4]:  7.807229  7.714286  7.309524  7.487805  7.401869  7.175227  8.319702  8.319702  7.483222  7.585034  7.626297  7.086817  7.768254  7.817892  7.513514  7.380531 
dram[5]:  7.854489  7.734756  7.815625  7.815625  6.799427  6.644258  8.025089  8.385768  6.922360  7.098726  7.399329  7.067307  8.239058  8.129568  7.128205  6.817439 
dram[6]:  7.439883  7.248571  7.815625  7.964968  7.219512  7.111111  8.513308  7.641638  7.430000  7.237013  7.449324  7.301324  7.744337  7.744337  6.910811  7.368876 
dram[7]:  8.233767  8.314754  7.628049  7.315790  7.105105  6.815562  7.915195  8.086642  6.685976  6.526786  7.197452  7.151899  7.548896  7.669872  6.986339  6.948370 
dram[8]:  7.615616  7.480826  7.867925  8.123377  6.848396  7.272446  8.265682  7.915195  7.310000  6.984076  7.434210  7.434210  8.167235  8.111864  7.476608  7.142458 
dram[9]:  7.620588  7.972308  7.491018  7.818750  7.357367  7.354232  7.747405  8.083033  7.459184  6.853125  7.243590  7.243590  7.794788  7.845901  7.210375  7.402367 
dram[10]:  7.947853  7.804217  7.864780  7.533133  6.739255  6.778098  8.323421  8.083033  7.028846  6.896226  6.993711  7.082803  8.183947  7.919094  7.047887  7.424332 
average row locality = 418771/55895 = 7.492101
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1701      1700      1687      1687      1609      1609      1491      1491      1509      1509      1498      1498      1647      1647      1702      1702 
dram[1]:      1700      1700      1660      1660      1638      1638      1492      1492      1509      1509      1501      1501      1648      1648      1702      1701 
dram[2]:      1728      1728      1659      1659      1638      1638      1490      1490      1510      1510      1501      1501      1648      1648      1678      1678 
dram[3]:      1728      1728      1659      1659      1638      1637      1490      1490      1510      1510      1496      1496      1648      1648      1678      1678 
dram[4]:      1728      1728      1659      1659      1618      1617      1518      1518      1510      1510      1496      1496      1647      1647      1681      1681 
dram[5]:      1700      1700      1682      1682      1615      1614      1519      1519      1509      1509      1497      1497      1647      1647      1681      1681 
dram[6]:      1700      1700      1682      1682      1610      1610      1519      1519      1509      1509      1497      1497      1620      1620      1709      1709 
dram[7]:      1699      1699      1683      1683      1608      1607      1520      1520      1491      1491      1525      1525      1620      1620      1709      1709 
dram[8]:      1699      1699      1683      1683      1600      1600      1520      1520      1491      1491      1525      1525      1620      1620      1709      1709 
dram[9]:      1727      1727      1683      1683      1598      1597      1519      1519      1491      1491      1525      1525      1620      1620      1681      1681 
dram[10]:      1727      1727      1682      1682      1603      1603      1519      1519      1491      1491      1507      1507      1647      1647      1681      1681 
total reads: 282691
bank skew: 1728/1490 = 1.16
chip skew: 25714/25687 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:       1567      1455      1683      1417      1667      1258      1415      1314      1618      1395      2341      1712      2067      1620      1590      1494
dram[1]:       1563      1452      1672      1400      1664      1258      1412      1314      1617      1392      2313      1710      2067      1621      1588      1494
dram[2]:       1582      1469      1669      1400      1664      1258      1421      1320      1618      1394      2311      1711      2041      1617      1579      1480
dram[3]:       1580      1469      1684      1410      1664      1259      1418      1320      1617      1391      2330      1735      2043      1619      1574      1480
dram[4]:       1579      1469      1679      1408      1647      1260      1419      1316      1618      1392      2328      1736      2043      1619      1576      1478
dram[5]:       1573      1458      1681      1404      1650      1263      1419      1314      1619      1393      2338      1741      2045      1620      1573      1479
dram[6]:       1568      1455      1678      1400      1644      1253      1418      1317      1621      1393      2333      1740      2027      1629      1587      1488
dram[7]:       1568      1458      1678      1400      1643      1255      1436      1319      1603      1373      2320      1719      2027      1629      1585      1488
dram[8]:       1564      1458      1713      1413      1655      1253      1437      1320      1599      1371      2322      1722      2017      1618      1585      1489
dram[9]:       1580      1471      1712      1413      1652      1255      1429      1320      1599      1371      2321      1722      2014      1619      1569      1472
dram[10]:       1578      1470      1702      1415      1651      1251      1431      1320      1596      1369      2387      1730      2026      1611      1569      1472
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950787 n_act=5044 n_pre=5028 n_req=38053 n_rd=102748 n_write=49464 bw_util=0.2735
n_activity=520195 dram_eff=0.5852
bk0: 6804a 1043069i bk1: 6800a 1045792i bk2: 6748a 1044735i bk3: 6748a 1045778i bk4: 6436a 1050454i bk5: 6436a 1051775i bk6: 5964a 1054183i bk7: 5964a 1054434i bk8: 6036a 1051647i bk9: 6036a 1050927i bk10: 5992a 1051430i bk11: 5992a 1053344i bk12: 6588a 1044378i bk13: 6588a 1046162i bk14: 6808a 1040017i bk15: 6808a 1041596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00139
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbb0e39aff0 :  mf: uid=5785239, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2598794), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950631 n_act=5098 n_pre=5082 n_req=38065 n_rd=102796 n_write=49464 bw_util=0.2736
n_activity=520312 dram_eff=0.5853
bk0: 6800a 1044960i bk1: 6800a 1045692i bk2: 6640a 1045522i bk3: 6640a 1046988i bk4: 6552a 1047792i bk5: 6552a 1048732i bk6: 5968a 1053150i bk7: 5968a 1053800i bk8: 6036a 1051513i bk9: 6036a 1053113i bk10: 6004a 1052510i bk11: 6004a 1053269i bk12: 6592a 1045052i bk13: 6592a 1045362i bk14: 6808a 1040998i bk15: 6804a 1041720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950833 n_act=4971 n_pre=4955 n_req=38078 n_rd=102816 n_write=49496 bw_util=0.2737
n_activity=520043 dram_eff=0.5858
bk0: 6912a 1041072i bk1: 6912a 1043243i bk2: 6636a 1044782i bk3: 6636a 1046750i bk4: 6552a 1048110i bk5: 6552a 1049330i bk6: 5960a 1055014i bk7: 5960a 1054230i bk8: 6040a 1051348i bk9: 6040a 1051706i bk10: 6004a 1051851i bk11: 6004a 1053722i bk12: 6592a 1043659i bk13: 6592a 1046171i bk14: 6712a 1041411i bk15: 6712a 1043560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7fbb0e5bec80 :  mf: uid=5785238, sid11:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (2598790), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950445 n_act=5203 n_pre=5187 n_req=38059 n_rd=102772 n_write=49464 bw_util=0.2735
n_activity=519927 dram_eff=0.5856
bk0: 6912a 1041295i bk1: 6912a 1042961i bk2: 6636a 1045009i bk3: 6636a 1046351i bk4: 6552a 1047326i bk5: 6548a 1048124i bk6: 5960a 1053057i bk7: 5960a 1052606i bk8: 6040a 1050461i bk9: 6040a 1051974i bk10: 5984a 1051837i bk11: 5984a 1052457i bk12: 6592a 1042624i bk13: 6592a 1044297i bk14: 6712a 1041078i bk15: 6712a 1043651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0007
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950703 n_act=5014 n_pre=4998 n_req=38089 n_rd=102852 n_write=49504 bw_util=0.2738
n_activity=521540 dram_eff=0.5843
bk0: 6912a 1043455i bk1: 6912a 1044270i bk2: 6636a 1046451i bk3: 6636a 1046631i bk4: 6472a 1049382i bk5: 6468a 1051330i bk6: 6072a 1053031i bk7: 6072a 1053129i bk8: 6040a 1050438i bk9: 6040a 1051419i bk10: 5984a 1051233i bk11: 5984a 1052798i bk12: 6588a 1043823i bk13: 6588a 1045967i bk14: 6724a 1042056i bk15: 6724a 1043906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98812
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950617 n_act=5105 n_pre=5089 n_req=38065 n_rd=102796 n_write=49464 bw_util=0.2736
n_activity=521522 dram_eff=0.5839
bk0: 6800a 1042635i bk1: 6800a 1045362i bk2: 6728a 1044694i bk3: 6728a 1044001i bk4: 6460a 1048248i bk5: 6456a 1048750i bk6: 6076a 1052543i bk7: 6076a 1052857i bk8: 6036a 1051105i bk9: 6036a 1051839i bk10: 5988a 1051260i bk11: 5988a 1053392i bk12: 6588a 1044214i bk13: 6588a 1044237i bk14: 6724a 1042391i bk15: 6724a 1042958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00896
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950689 n_act=5083 n_pre=5067 n_req=38058 n_rd=102768 n_write=49464 bw_util=0.2735
n_activity=519337 dram_eff=0.5863
bk0: 6800a 1041604i bk1: 6800a 1044596i bk2: 6728a 1045055i bk3: 6728a 1045761i bk4: 6440a 1048971i bk5: 6440a 1049475i bk6: 6076a 1052570i bk7: 6076a 1051340i bk8: 6036a 1049287i bk9: 6036a 1051555i bk10: 5988a 1051134i bk11: 5988a 1053302i bk12: 6480a 1045881i bk13: 6480a 1046273i bk14: 6836a 1040469i bk15: 6836a 1041856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99545
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbb28375060 :  mf: uid=5785240, sid11:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2598795), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950357 n_act=5180 n_pre=5164 n_req=38093 n_rd=102834 n_write=49536 bw_util=0.2738
n_activity=520369 dram_eff=0.5856
bk0: 6796a 1043044i bk1: 6796a 1045585i bk2: 6732a 1044029i bk3: 6730a 1045510i bk4: 6432a 1048886i bk5: 6428a 1050848i bk6: 6080a 1051764i bk7: 6080a 1052374i bk8: 5964a 1052292i bk9: 5964a 1052053i bk10: 6100a 1049520i bk11: 6100a 1050987i bk12: 6480a 1043664i bk13: 6480a 1046407i bk14: 6836a 1041070i bk15: 6836a 1041615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98619
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950791 n_act=5028 n_pre=5012 n_req=38060 n_rd=102776 n_write=49464 bw_util=0.2735
n_activity=520692 dram_eff=0.5848
bk0: 6796a 1043664i bk1: 6796a 1044105i bk2: 6732a 1045031i bk3: 6732a 1046721i bk4: 6400a 1049928i bk5: 6400a 1050349i bk6: 6080a 1052395i bk7: 6080a 1052064i bk8: 5964a 1051823i bk9: 5964a 1053363i bk10: 6100a 1049696i bk11: 6100a 1051593i bk12: 6480a 1045579i bk13: 6480a 1046630i bk14: 6836a 1042153i bk15: 6836a 1041182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99462
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950759 n_act=5058 n_pre=5042 n_req=38053 n_rd=102748 n_write=49464 bw_util=0.2735
n_activity=520131 dram_eff=0.5853
bk0: 6908a 1042149i bk1: 6908a 1043919i bk2: 6732a 1044994i bk3: 6732a 1045859i bk4: 6392a 1051118i bk5: 6388a 1051143i bk6: 6076a 1052418i bk7: 6076a 1052693i bk8: 5964a 1052525i bk9: 5964a 1052449i bk10: 6100a 1049901i bk11: 6100a 1050285i bk12: 6480a 1044515i bk13: 6480a 1046781i bk14: 6724a 1041245i bk15: 6724a 1043931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98631
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113071 n_nop=950471 n_act=5112 n_pre=5096 n_req=38098 n_rd=102856 n_write=49536 bw_util=0.2738
n_activity=522804 dram_eff=0.583
bk0: 6908a 1041990i bk1: 6908a 1043669i bk2: 6728a 1045281i bk3: 6728a 1044851i bk4: 6412a 1049234i bk5: 6412a 1050413i bk6: 6076a 1051766i bk7: 6076a 1053487i bk8: 5964a 1053064i bk9: 5964a 1053672i bk10: 6028a 1050320i bk11: 6028a 1052980i bk12: 6588a 1044353i bk13: 6588a 1045695i bk14: 6724a 1042681i bk15: 6724a 1043329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12844, Miss_rate = 0.673, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12843, Miss_rate = 0.675, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12850, Miss_rate = 0.675, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12849, Miss_rate = 0.675, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12852, Miss_rate = 0.675, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12852, Miss_rate = 0.675, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12847, Miss_rate = 0.676, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12846, Miss_rate = 0.676, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12857, Miss_rate = 0.675, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12856, Miss_rate = 0.674, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12850, Miss_rate = 0.674, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12849, Miss_rate = 0.675, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12846, Miss_rate = 0.675, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12846, Miss_rate = 0.675, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12855, Miss_rate = 0.674, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12854, Miss_rate = 0.674, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12847, Miss_rate = 0.674, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12847, Miss_rate = 0.675, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12844, Miss_rate = 0.675, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12843, Miss_rate = 0.674, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12857, Miss_rate = 0.674, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12857, Miss_rate = 0.674, Pending_hits = 1373, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 282691
L2_total_cache_miss_rate = 0.6746
L2_total_cache_pending_hits = 17268
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 146593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.086

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62377
	minimum = 6
	maximum = 53
Network latency average = 8.48658
	minimum = 6
	maximum = 51
Slowest packet = 746056
Flit latency average = 6.96798
	minimum = 6
	maximum = 47
Slowest flit = 2203212
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238525
	minimum = 0.0188752 (at node 0)
	maximum = 0.0283128 (at node 11)
Accepted packet rate average = 0.0238525
	minimum = 0.0188752 (at node 0)
	maximum = 0.0283128 (at node 11)
Injected flit rate average = 0.065741
	minimum = 0.043495 (at node 0)
	maximum = 0.0871438 (at node 42)
Accepted flit rate average= 0.065741
	minimum = 0.0605237 (at node 0)
	maximum = 0.0907855 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.94757 (9 samples)
	minimum = 6 (9 samples)
	maximum = 217.111 (9 samples)
Network latency average = 9.38761 (9 samples)
	minimum = 6 (9 samples)
	maximum = 204.444 (9 samples)
Flit latency average = 8.26295 (9 samples)
	minimum = 6 (9 samples)
	maximum = 200.889 (9 samples)
Fragmentation average = 0.0999747 (9 samples)
	minimum = 0 (9 samples)
	maximum = 150.778 (9 samples)
Injected packet rate average = 0.0205753 (9 samples)
	minimum = 0.0162822 (9 samples)
	maximum = 0.0244215 (9 samples)
Accepted packet rate average = 0.0205753 (9 samples)
	minimum = 0.0162822 (9 samples)
	maximum = 0.0244215 (9 samples)
Injected flit rate average = 0.0567093 (9 samples)
	minimum = 0.0375151 (9 samples)
	maximum = 0.0751992 (9 samples)
Accepted flit rate average = 0.0567093 (9 samples)
	minimum = 0.0522155 (9 samples)
	maximum = 0.0783143 (9 samples)
Injected packet size average = 2.75619 (9 samples)
Accepted packet size average = 2.75619 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 28 sec (1408 sec)
gpgpu_simulation_rate = 184403 (inst/sec)
gpgpu_simulation_rate = 1845 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39328
gpu_sim_insn = 28848876
gpu_ipc =     733.5455
gpu_tot_sim_cycle = 2860274
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =     100.8605
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 6888
partiton_reqs_in_parallel = 865216
partiton_reqs_in_parallel_total    = 13104232
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8840
partiton_reqs_in_parallel_util = 865216
partiton_reqs_in_parallel_util_total    = 13104232
gpu_sim_cycle_parition_util = 39328
gpu_tot_sim_cycle_parition_util    = 598312
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9080
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     112.0788 GB/Sec
L2_BW_total  =      15.4272 GB/Sec
gpu_total_sim_rate=189545

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789098
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48270, 46397, 46470, 48161, 48279, 46421, 46470, 48176, 9667, 9273, 9306, 6015, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 167696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:298797	W0_Idle:3060059	W0_Scoreboard:22323673	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1459 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 2860273 
mrq_lat_table:214692 	31967 	21538 	48735 	58240 	42401 	21488 	12901 	9743 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	268803 	180531 	1003 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	353108 	13266 	61 	0 	84358 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261817 	51225 	826 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	663 	158 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.230769  7.303109  7.444149  7.605978  6.859740  7.042666  7.217910  7.349544  7.604294  7.604294  6.690217  6.565333  7.529248  7.700855  6.804819  6.972839 
dram[1]:  7.457672  7.457672  7.246032  7.246032  6.641278  6.513253  7.630915  7.308157  7.422156  7.557927  6.573333  6.538462  7.725714  7.681818  6.887805  6.885366 
dram[2]:  7.461140  7.659575  7.243386  7.360215  6.948586  6.948586  7.976898  7.822007  7.898089  7.560976  6.963277  6.828255  7.595506  7.815029  6.478972  6.898010 
dram[3]:  7.403599  7.384615  7.440217  7.130208  6.513253  6.327869  7.771704  7.172107  6.850829  6.813187  6.760331  6.579089  7.511111  7.595506  6.730583  6.418982 
dram[4]:  7.500000  7.309645  7.243386  7.281915  7.080000  6.857881  7.817035  7.866667  7.294117  7.251462  7.391566  6.816667  7.266129  7.305406  7.063613  6.888338 
dram[5]:  7.557641  7.341146  7.457219  7.417553  6.580645  6.418886  7.820189  8.022654  6.663979  6.848066  7.115942  6.800554  7.903509  7.722857  6.854321  6.531765 
dram[6]:  7.100756  6.909314  7.578804  7.620219  6.750000  6.664988  7.971061  7.227405  7.123563  7.002825  7.284866  7.074928  7.382681  7.221312  6.628505  6.970516 
dram[7]:  7.741758  7.720548  7.342105  7.081218  6.903394  6.624060  7.584098  7.725857  6.452381  6.221939  7.008357  6.931129  7.424157  7.445070  6.659625  6.536866 
dram[8]:  7.281654  7.134177  7.420213  7.581522  6.449631  6.889764  7.873016  7.630769  7.008621  6.737569  7.168091  7.127479  7.728070  7.773530  6.987685  6.722749 
dram[9]:  7.197500  7.477922  7.190722  7.540541  7.147139  7.029490  7.400000  7.627692  7.052023  6.524064  7.008357  7.127479  7.551429  7.551429  6.787286  6.871287 
dram[10]:  7.616402  7.458549  7.378307  7.151282  6.332530  6.363196  7.971061  7.771160  6.815642  6.559140  6.746594  6.783562  7.767241  7.508333  6.689157  6.888338 
average row locality = 465395/65037 = 7.155850
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1890      1889      1879      1879      1796      1796      1648      1648      1679      1679      1672      1672      1823      1823      1889      1889 
dram[1]:      1889      1889      1849      1849      1828      1828      1649      1649      1679      1679      1675      1675      1824      1824      1889      1888 
dram[2]:      1920      1920      1848      1848      1828      1828      1647      1647      1680      1680      1675      1675      1824      1824      1863      1863 
dram[3]:      1920      1920      1848      1848      1828      1827      1647      1647      1680      1680      1669      1669      1824      1824      1863      1863 
dram[4]:      1920      1920      1848      1848      1805      1804      1678      1678      1680      1680      1669      1669      1823      1823      1866      1866 
dram[5]:      1889      1889      1874      1874      1802      1801      1679      1679      1679      1679      1670      1670      1823      1823      1866      1866 
dram[6]:      1889      1889      1874      1874      1796      1796      1679      1679      1679      1679      1670      1670      1793      1793      1897      1897 
dram[7]:      1888      1888      1875      1875      1794      1793      1680      1680      1659      1659      1701      1701      1793      1793      1897      1897 
dram[8]:      1888      1888      1875      1875      1785      1785      1680      1680      1659      1659      1701      1701      1793      1793      1897      1897 
dram[9]:      1919      1919      1875      1875      1783      1782      1679      1679      1660      1660      1701      1701      1793      1793      1866      1866 
dram[10]:      1919      1919      1874      1874      1788      1788      1679      1679      1660      1660      1681      1681      1823      1823      1866      1866 
total reads: 314195
bank skew: 1920/1647 = 1.17
chip skew: 28580/28551 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       1433      1332      1533      1293      1514      1147      1299      1208      1478      1277      2125      1560      1894      1488      1456      1369
dram[1]:       1429      1328      1523      1278      1512      1148      1297      1208      1477      1273      2101      1558      1893      1489      1454      1369
dram[2]:       1446      1344      1521      1278      1512      1147      1305      1213      1478      1276      2099      1559      1869      1486      1445      1356
dram[3]:       1445      1344      1534      1287      1512      1148      1302      1214      1477      1273      2117      1581      1872      1488      1440      1355
dram[4]:       1444      1344      1529      1286      1497      1150      1303      1210      1478      1274      2115      1582      1872      1488      1443      1354
dram[5]:       1437      1334      1531      1282      1500      1152      1303      1208      1479      1276      2124      1586      1873      1488      1440      1355
dram[6]:       1433      1332      1528      1278      1494      1144      1302      1211      1481      1275      2120      1585      1858      1496      1453      1363
dram[7]:       1433      1334      1528      1278      1493      1145      1318      1213      1464      1256      2109      1567      1857      1497      1451      1363
dram[8]:       1431      1335      1559      1289      1504      1143      1319      1213      1461      1255      2110      1569      1849      1487      1450      1364
dram[9]:       1444      1347      1559      1289      1501      1145      1312      1214      1461      1254      2108      1570      1846      1487      1436      1348
dram[10]:       1443      1345      1549      1291      1501      1141      1314      1213      1457      1253      2168      1577      1857      1481      1437      1349
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1005208 n_act=5870 n_pre=5854 n_req=42291 n_rd=114204 n_write=54960 bw_util=0.2852
n_activity=579537 dram_eff=0.5838
bk0: 7560a 1108855i bk1: 7556a 1111505i bk2: 7516a 1110183i bk3: 7516a 1111805i bk4: 7184a 1116535i bk5: 7184a 1118429i bk6: 6592a 1121049i bk7: 6592a 1121262i bk8: 6716a 1118360i bk9: 6716a 1117629i bk10: 6688a 1118273i bk11: 6688a 1120107i bk12: 7292a 1110735i bk13: 7292a 1112762i bk14: 7556a 1105468i bk15: 7556a 1107764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01485
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1005064 n_act=5918 n_pre=5902 n_req=42303 n_rd=114252 n_write=54960 bw_util=0.2853
n_activity=580067 dram_eff=0.5834
bk0: 7556a 1110605i bk1: 7556a 1111785i bk2: 7396a 1111651i bk3: 7396a 1113194i bk4: 7312a 1113404i bk5: 7312a 1114353i bk6: 6596a 1119781i bk7: 6596a 1121116i bk8: 6716a 1118149i bk9: 6716a 1120092i bk10: 6700a 1119100i bk11: 6700a 1120219i bk12: 7296a 1111228i bk13: 7296a 1112028i bk14: 7556a 1106839i bk15: 7552a 1107093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1005250 n_act=5791 n_pre=5775 n_req=42320 n_rd=114280 n_write=55000 bw_util=0.2854
n_activity=579715 dram_eff=0.584
bk0: 7680a 1106447i bk1: 7680a 1109210i bk2: 7392a 1110459i bk3: 7392a 1112983i bk4: 7312a 1113821i bk5: 7312a 1115870i bk6: 6588a 1122096i bk7: 6588a 1121066i bk8: 6720a 1118105i bk9: 6720a 1118427i bk10: 6700a 1118470i bk11: 6700a 1120530i bk12: 7296a 1110114i bk13: 7296a 1112737i bk14: 7452a 1107051i bk15: 7452a 1109450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1004838 n_act=6043 n_pre=6027 n_req=42297 n_rd=114228 n_write=54960 bw_util=0.2853
n_activity=579411 dram_eff=0.584
bk0: 7680a 1106958i bk1: 7680a 1108427i bk2: 7392a 1110767i bk3: 7392a 1112446i bk4: 7312a 1112939i bk5: 7308a 1113722i bk6: 6588a 1119669i bk7: 6588a 1119522i bk8: 6720a 1117012i bk9: 6720a 1118638i bk10: 6676a 1118378i bk11: 6676a 1119326i bk12: 7296a 1109320i bk13: 7296a 1111286i bk14: 7452a 1107002i bk15: 7452a 1109316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbb0eca29d0 :  mf: uid=6427883, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2860271), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1005128 n_act=5838 n_pre=5822 n_req=42327 n_rd=114308 n_write=55000 bw_util=0.2855
n_activity=581215 dram_eff=0.5826
bk0: 7680a 1109031i bk1: 7680a 1110005i bk2: 7392a 1112280i bk3: 7392a 1112892i bk4: 7220a 1115203i bk5: 7216a 1117546i bk6: 6712a 1119791i bk7: 6712a 1120048i bk8: 6720a 1117163i bk9: 6720a 1118103i bk10: 6676a 1117848i bk11: 6676a 1120017i bk12: 7292a 1109969i bk13: 7292a 1112576i bk14: 7464a 1107841i bk15: 7464a 1109456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00747
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1005078 n_act=5911 n_pre=5895 n_req=42303 n_rd=114252 n_write=54960 bw_util=0.2853
n_activity=581128 dram_eff=0.5824
bk0: 7556a 1108645i bk1: 7556a 1111377i bk2: 7496a 1110140i bk3: 7496a 1109738i bk4: 7208a 1114554i bk5: 7204a 1114566i bk6: 6716a 1119511i bk7: 6716a 1119771i bk8: 6716a 1117590i bk9: 6716a 1118447i bk10: 6680a 1117741i bk11: 6680a 1120614i bk12: 7292a 1110786i bk13: 7292a 1111101i bk14: 7464a 1108455i bk15: 7464a 1108868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01432
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1005082 n_act=5927 n_pre=5911 n_req=42294 n_rd=114216 n_write=54960 bw_util=0.2853
n_activity=578691 dram_eff=0.5847
bk0: 7556a 1107142i bk1: 7556a 1110468i bk2: 7496a 1110849i bk3: 7496a 1111718i bk4: 7184a 1114640i bk5: 7184a 1115259i bk6: 6716a 1119357i bk7: 6716a 1118067i bk8: 6716a 1116182i bk9: 6716a 1118316i bk10: 6680a 1117690i bk11: 6680a 1120392i bk12: 7172a 1112266i bk13: 7172a 1112955i bk14: 7588a 1106315i bk15: 7588a 1107756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00418
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1004788 n_act=5996 n_pre=5980 n_req=42333 n_rd=114292 n_write=55040 bw_util=0.2855
n_activity=579393 dram_eff=0.5845
bk0: 7552a 1108604i bk1: 7552a 1111209i bk2: 7500a 1109239i bk3: 7500a 1111374i bk4: 7176a 1114628i bk5: 7172a 1117116i bk6: 6720a 1118364i bk7: 6720a 1119093i bk8: 6636a 1118905i bk9: 6636a 1119050i bk10: 6804a 1115939i bk11: 6804a 1118034i bk12: 7172a 1110275i bk13: 7172a 1113270i bk14: 7588a 1106777i bk15: 7588a 1107567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99899
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbb0ebd77c0 :  mf: uid=6427884, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2860273), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1005174 n_act=5878 n_pre=5862 n_req=42296 n_rd=114222 n_write=54960 bw_util=0.2853
n_activity=580265 dram_eff=0.5831
bk0: 7552a 1109055i bk1: 7552a 1109948i bk2: 7500a 1110539i bk3: 7500a 1112667i bk4: 7140a 1115712i bk5: 7138a 1116453i bk6: 6720a 1119203i bk7: 6720a 1118963i bk8: 6636a 1118230i bk9: 6636a 1120151i bk10: 6804a 1116431i bk11: 6804a 1118462i bk12: 7172a 1111778i bk13: 7172a 1113234i bk14: 7588a 1107755i bk15: 7588a 1106725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1005172 n_act=5888 n_pre=5872 n_req=42291 n_rd=114204 n_write=54960 bw_util=0.2852
n_activity=579844 dram_eff=0.5835
bk0: 7676a 1107479i bk1: 7676a 1109101i bk2: 7500a 1110506i bk3: 7500a 1111548i bk4: 7132a 1117060i bk5: 7128a 1117498i bk6: 6716a 1119103i bk7: 6716a 1119577i bk8: 6640a 1119223i bk9: 6640a 1119064i bk10: 6804a 1116157i bk11: 6804a 1117263i bk12: 7172a 1111418i bk13: 7172a 1113407i bk14: 7464a 1107166i bk15: 7464a 1109727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99454
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbb0ec407f0 :  mf: uid=6427882, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2860268), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186096 n_nop=1004796 n_act=5978 n_pre=5962 n_req=42340 n_rd=114320 n_write=55040 bw_util=0.2856
n_activity=582768 dram_eff=0.5812
bk0: 7676a 1107411i bk1: 7676a 1109309i bk2: 7496a 1111066i bk3: 7496a 1110815i bk4: 7152a 1115059i bk5: 7152a 1116329i bk6: 6716a 1118246i bk7: 6716a 1120444i bk8: 6640a 1119931i bk9: 6640a 1120394i bk10: 6724a 1116851i bk11: 6724a 1119961i bk12: 7292a 1110185i bk13: 7292a 1112331i bk14: 7464a 1108506i bk15: 7464a 1109014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 14276, Miss_rate = 0.674, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 14275, Miss_rate = 0.675, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 14282, Miss_rate = 0.675, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 14281, Miss_rate = 0.676, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 14285, Miss_rate = 0.675, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 14285, Miss_rate = 0.676, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 14279, Miss_rate = 0.676, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 14278, Miss_rate = 0.676, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 14289, Miss_rate = 0.675, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 14288, Miss_rate = 0.675, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 14282, Miss_rate = 0.675, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 14281, Miss_rate = 0.675, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 14277, Miss_rate = 0.675, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 14277, Miss_rate = 0.675, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 14287, Miss_rate = 0.674, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 14286, Miss_rate = 0.674, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 14278, Miss_rate = 0.675, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 14278, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 14276, Miss_rate = 0.675, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 14275, Miss_rate = 0.675, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 14290, Miss_rate = 0.674, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 14290, Miss_rate = 0.674, Pending_hits = 1380, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 314195
L2_total_cache_miss_rate = 0.6749
L2_total_cache_pending_hits = 17396
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.089

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50795
	minimum = 6
	maximum = 44
Network latency average = 8.38655
	minimum = 6
	maximum = 44
Slowest packet = 839118
Flit latency average = 6.83993
	minimum = 6
	maximum = 40
Slowest flit = 2312862
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236499
	minimum = 0.0187149 (at node 0)
	maximum = 0.0280723 (at node 19)
Accepted packet rate average = 0.0236499
	minimum = 0.0187149 (at node 0)
	maximum = 0.0280723 (at node 19)
Injected flit rate average = 0.0651827
	minimum = 0.0431256 (at node 0)
	maximum = 0.0864037 (at node 42)
Accepted flit rate average= 0.0651827
	minimum = 0.0600097 (at node 0)
	maximum = 0.0900145 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.80361 (10 samples)
	minimum = 6 (10 samples)
	maximum = 199.8 (10 samples)
Network latency average = 9.2875 (10 samples)
	minimum = 6 (10 samples)
	maximum = 188.4 (10 samples)
Flit latency average = 8.12065 (10 samples)
	minimum = 6 (10 samples)
	maximum = 184.8 (10 samples)
Fragmentation average = 0.0899772 (10 samples)
	minimum = 0 (10 samples)
	maximum = 135.7 (10 samples)
Injected packet rate average = 0.0208827 (10 samples)
	minimum = 0.0165255 (10 samples)
	maximum = 0.0247866 (10 samples)
Accepted packet rate average = 0.0208827 (10 samples)
	minimum = 0.0165255 (10 samples)
	maximum = 0.0247866 (10 samples)
Injected flit rate average = 0.0575566 (10 samples)
	minimum = 0.0380762 (10 samples)
	maximum = 0.0763196 (10 samples)
Accepted flit rate average = 0.0575566 (10 samples)
	minimum = 0.052995 (10 samples)
	maximum = 0.0794843 (10 samples)
Injected packet size average = 2.75618 (10 samples)
Accepted packet size average = 2.75618 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 22 sec (1522 sec)
gpgpu_simulation_rate = 189545 (inst/sec)
gpgpu_simulation_rate = 1879 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38961
gpu_sim_insn = 28848876
gpu_ipc =     740.4552
gpu_tot_sim_cycle = 3121385
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =     101.6656
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 7453
partiton_reqs_in_parallel = 857142
partiton_reqs_in_parallel_total    = 13969448
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7500
partiton_reqs_in_parallel_util = 857142
partiton_reqs_in_parallel_util_total    = 13969448
gpu_sim_cycle_parition_util = 38961
gpu_tot_sim_cycle_parition_util    = 637640
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9133
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.1345 GB/Sec
L2_BW_total  =      15.5489 GB/Sec
gpu_total_sim_rate=194209

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6368326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53100, 51032, 51117, 52981, 53113, 51049, 51124, 53001, 14508, 13914, 13969, 10844, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 167731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:329275	W0_Idle:3074846	W0_Scoreboard:23453378	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1347 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 3121384 
mrq_lat_table:236575 	36013 	24103 	53254 	63621 	46790 	24157 	13984 	9832 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	301712 	194095 	1034 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	397013 	15331 	79 	0 	84874 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288152 	56197 	903 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	738 	160 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.716418  7.791457  7.874359  8.039267  7.300505  7.489637  7.710983  7.847059  8.086054  8.086054  7.115789  6.987080  8.061995  8.239670  7.220417  7.391924 
dram[1]:  7.951282  7.951282  7.665816  7.665816  7.078948  6.946009  8.137196  7.804093  7.853026  7.991202  6.997416  6.961440  8.219780  8.174864  7.271028  7.268692 
dram[2]:  7.959799  8.164948  7.663265  7.782383  7.397500  7.397500  8.493630  8.334375  8.387692  8.041298  7.398907  7.260054  8.130435  8.357542  6.880630  7.308612 
dram[3]:  7.900249  7.880597  7.863874  7.547739  6.946009  6.753425  8.282609  7.663793  7.269333  7.192612  7.192000  7.005195  8.000000  8.086487  7.137850  6.788889 
dram[4]:  8.000000  7.802956  7.663265  7.702564  7.531088  7.301507  8.335366  8.386503  7.722380  7.678873  7.840117  7.250000  7.789062  7.829843  7.513514  7.298329 
dram[5]:  8.054545  7.830808  7.884021  7.843590  7.014493  6.846698  8.338414  8.546875  7.077922  7.228117  7.557423  7.233244  8.401686  8.217033  7.263658  6.902935 
dram[6]:  7.581907  7.383333  8.050000  8.050000  7.191067  7.102941  8.493789  7.725989  7.548476  7.384824  7.730659  7.515320  7.862903  7.697369  7.070136  7.387707 
dram[7]:  8.244680  8.222812  7.766498  7.500000  7.350254  7.060976  8.094674  8.240964  6.856778  6.587224  7.452830  7.373333  7.905406  7.926829  7.070136  6.944445 
dram[8]:  7.769423  7.616708  7.886598  8.010471  6.877990  7.334184  8.392638  8.142858  7.385675  7.111406  7.617080  7.575343  8.216292  8.262712  7.440476  7.134703 
dram[9]:  7.686893  7.977330  7.611940  7.968750  7.600529  7.479167  7.904624  8.139881  7.467967  6.892031  7.452830  7.575343  8.035714  8.035714  7.195294  7.280952 
dram[10]:  8.120513  7.957286  7.843590  7.609453  6.755868  6.787736  8.493789  8.287879  7.187667  6.927649  7.179420  7.217506  8.262431  7.997326  7.095128  7.298329 
average row locality = 512019/67295 = 7.608574
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2079      2078      2063      2063      1969      1969      1821      1821      1845      1845      1834      1834      2015      2015      2081      2081 
dram[1]:      2078      2078      2030      2030      2004      2004      1822      1822      1845      1845      1838      1838      2016      2016      2081      2080 
dram[2]:      2112      2112      2029      2029      2004      2004      1820      1820      1846      1846      1838      1838      2016      2016      2052      2052 
dram[3]:      2112      2112      2029      2029      2004      2003      1820      1820      1846      1846      1832      1832      2016      2016      2052      2052 
dram[4]:      2112      2112      2029      2029      1979      1978      1854      1854      1846      1846      1832      1832      2015      2015      2055      2055 
dram[5]:      2078      2078      2057      2057      1976      1975      1855      1855      1845      1845      1833      1833      2015      2015      2055      2055 
dram[6]:      2078      2078      2057      2057      1970      1970      1855      1855      1845      1845      1833      1833      1982      1982      2089      2089 
dram[7]:      2077      2077      2058      2058      1968      1967      1856      1856      1823      1823      1867      1867      1982      1982      2089      2089 
dram[8]:      2077      2077      2058      2058      1958      1958      1856      1856      1823      1823      1867      1867      1982      1982      2089      2089 
dram[9]:      2111      2111      2058      2058      1956      1955      1855      1855      1823      1823      1867      1867      1982      1982      2055      2055 
dram[10]:      2111      2111      2057      2057      1961      1961      1855      1855      1823      1823      1845      1845      2015      2015      2055      2055 
total reads: 345699
bank skew: 2112/1820 = 1.16
chip skew: 31444/31413 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       1323      1230      1417      1199      1403      1068      1199      1115      1365      1181      1955      1440      1733      1366      1342      1262
dram[1]:       1320      1228      1408      1184      1401      1068      1197      1116      1364      1178      1932      1437      1732      1366      1339      1262
dram[2]:       1335      1242      1406      1185      1401      1067      1204      1120      1364      1181      1930      1438      1711      1364      1332      1251
dram[3]:       1334      1242      1418      1193      1401      1068      1201      1120      1364      1177      1945      1458      1714      1366      1327      1250
dram[4]:       1333      1242      1413      1192      1387      1069      1202      1117      1365      1179      1944      1458      1713      1365      1330      1249
dram[5]:       1327      1233      1415      1188      1389      1072      1202      1115      1365      1180      1952      1462      1714      1366      1327      1249
dram[6]:       1323      1230      1413      1185      1384      1064      1201      1118      1367      1179      1948      1461      1700      1373      1339      1258
dram[7]:       1323      1233      1413      1185      1383      1065      1216      1120      1352      1163      1939      1445      1700      1373      1337      1257
dram[8]:       1320      1233      1442      1195      1393      1063      1217      1120      1349      1161      1939      1447      1692      1365      1336      1258
dram[9]:       1333      1244      1441      1195      1390      1065      1210      1120      1349      1161      1938      1447      1690      1365      1324      1244
dram[10]:       1332      1243      1432      1197      1391      1062      1212      1120      1346      1160      1992      1454      1700      1359      1324      1245
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7fbb0f4cefd0 :  mf: uid=7070526, sid01:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (3121379), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1060212 n_act=6068 n_pre=6052 n_req=46527 n_rd=125652 n_write=60456 bw_util=0.2958
n_activity=634909 dram_eff=0.5863
bk0: 8316a 1174142i bk1: 8312a 1177814i bk2: 8252a 1176344i bk3: 8252a 1177965i bk4: 7876a 1183105i bk5: 7876a 1185243i bk6: 7284a 1187757i bk7: 7284a 1187972i bk8: 7380a 1184877i bk9: 7380a 1184341i bk10: 7336a 1184743i bk11: 7336a 1187040i bk12: 8060a 1176527i bk13: 8060a 1178433i bk14: 8324a 1170818i bk15: 8324a 1173243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1060036 n_act=6128 n_pre=6112 n_req=46541 n_rd=125708 n_write=60456 bw_util=0.2959
n_activity=636022 dram_eff=0.5854
bk0: 8312a 1176051i bk1: 8312a 1178605i bk2: 8120a 1177921i bk3: 8120a 1179327i bk4: 8016a 1179921i bk5: 8016a 1180994i bk6: 7288a 1186408i bk7: 7288a 1187578i bk8: 7380a 1184629i bk9: 7380a 1186891i bk10: 7352a 1185962i bk11: 7352a 1186964i bk12: 8064a 1176842i bk13: 8064a 1177827i bk14: 8324a 1172131i bk15: 8320a 1172632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00097
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fbb0f3edd90 :  mf: uid=7070528, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3121384), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1060247 n_act=5989 n_pre=5973 n_req=46558 n_rd=125735 n_write=60496 bw_util=0.296
n_activity=634656 dram_eff=0.5869
bk0: 8448a 1171901i bk1: 8448a 1175023i bk2: 8116a 1176340i bk3: 8115a 1179429i bk4: 8016a 1180261i bk5: 8016a 1182261i bk6: 7280a 1188547i bk7: 7280a 1187844i bk8: 7384a 1184550i bk9: 7384a 1185361i bk10: 7352a 1184713i bk11: 7352a 1188014i bk12: 8064a 1175453i bk13: 8064a 1178396i bk14: 8208a 1172509i bk15: 8208a 1174539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1059810 n_act=6253 n_pre=6237 n_req=46535 n_rd=125684 n_write=60456 bw_util=0.2958
n_activity=635310 dram_eff=0.586
bk0: 8448a 1172135i bk1: 8448a 1174299i bk2: 8116a 1176893i bk3: 8116a 1178634i bk4: 8016a 1179172i bk5: 8012a 1180345i bk6: 7280a 1186418i bk7: 7280a 1186223i bk8: 7384a 1183617i bk9: 7384a 1185433i bk10: 7328a 1185392i bk11: 7328a 1186665i bk12: 8064a 1174823i bk13: 8064a 1176817i bk14: 8208a 1172550i bk15: 8208a 1174644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1060104 n_act=6038 n_pre=6022 n_req=46569 n_rd=125772 n_write=60504 bw_util=0.296
n_activity=636519 dram_eff=0.5853
bk0: 8448a 1174498i bk1: 8448a 1175678i bk2: 8116a 1178349i bk3: 8116a 1178683i bk4: 7916a 1181429i bk5: 7912a 1184577i bk6: 7416a 1186286i bk7: 7416a 1186744i bk8: 7384a 1183519i bk9: 7384a 1184673i bk10: 7328a 1184533i bk11: 7328a 1187384i bk12: 8060a 1175143i bk13: 8060a 1178042i bk14: 8220a 1173309i bk15: 8220a 1175187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1060050 n_act=6121 n_pre=6105 n_req=46541 n_rd=125708 n_write=60456 bw_util=0.2959
n_activity=636840 dram_eff=0.5846
bk0: 8312a 1174077i bk1: 8312a 1177537i bk2: 8228a 1176468i bk3: 8228a 1175945i bk4: 7904a 1180858i bk5: 7900a 1181575i bk6: 7420a 1185931i bk7: 7420a 1186609i bk8: 7380a 1184195i bk9: 7380a 1184984i bk10: 7332a 1184310i bk11: 7332a 1187784i bk12: 8060a 1176351i bk13: 8060a 1176981i bk14: 8220a 1173940i bk15: 8220a 1174631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01383
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1060066 n_act=6131 n_pre=6115 n_req=46532 n_rd=125672 n_write=60456 bw_util=0.2958
n_activity=634436 dram_eff=0.5868
bk0: 8312a 1172747i bk1: 8312a 1176618i bk2: 8228a 1177077i bk3: 8228a 1177686i bk4: 7880a 1180916i bk5: 7880a 1182094i bk6: 7420a 1185767i bk7: 7420a 1184946i bk8: 7380a 1182873i bk9: 7380a 1185023i bk10: 7332a 1184171i bk11: 7332a 1187400i bk12: 7928a 1178070i bk13: 7928a 1178831i bk14: 8356a 1171829i bk15: 8356a 1173340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00199
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1059748 n_act=6204 n_pre=6188 n_req=46575 n_rd=125756 n_write=60544 bw_util=0.2961
n_activity=635192 dram_eff=0.5866
bk0: 8308a 1174405i bk1: 8308a 1177313i bk2: 8232a 1175424i bk3: 8232a 1177411i bk4: 7872a 1180766i bk5: 7868a 1183506i bk6: 7424a 1184532i bk7: 7424a 1185812i bk8: 7292a 1185671i bk9: 7292a 1185774i bk10: 7468a 1182117i bk11: 7468a 1184600i bk12: 7928a 1175938i bk13: 7928a 1179276i bk14: 8356a 1172463i bk15: 8356a 1173118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9969
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1060152 n_act=6084 n_pre=6068 n_req=46534 n_rd=125680 n_write=60456 bw_util=0.2958
n_activity=635963 dram_eff=0.5854
bk0: 8308a 1174847i bk1: 8308a 1176391i bk2: 8232a 1176549i bk3: 8232a 1179028i bk4: 7832a 1182484i bk5: 7832a 1183186i bk6: 7424a 1185636i bk7: 7424a 1185731i bk8: 7292a 1184520i bk9: 7292a 1186693i bk10: 7468a 1183237i bk11: 7468a 1185349i bk12: 7928a 1177638i bk13: 7928a 1178888i bk14: 8356a 1173139i bk15: 8356a 1172232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99992
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbb0f4b23b0 :  mf: uid=7070527, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3121382), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1060156 n_act=6096 n_pre=6080 n_req=46527 n_rd=125652 n_write=60456 bw_util=0.2958
n_activity=635528 dram_eff=0.5857
bk0: 8444a 1173109i bk1: 8444a 1175238i bk2: 8232a 1176387i bk3: 8232a 1177721i bk4: 7824a 1183592i bk5: 7820a 1184391i bk6: 7420a 1185416i bk7: 7420a 1186148i bk8: 7292a 1186052i bk9: 7292a 1185915i bk10: 7468a 1182590i bk11: 7468a 1183833i bk12: 7928a 1176815i bk13: 7928a 1179226i bk14: 8220a 1172758i bk15: 8220a 1175786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98858
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1258440 n_nop=1059768 n_act=6184 n_pre=6168 n_req=46580 n_rd=125776 n_write=60544 bw_util=0.2961
n_activity=638247 dram_eff=0.5838
bk0: 8444a 1172911i bk1: 8444a 1175565i bk2: 8228a 1177176i bk3: 8228a 1176857i bk4: 7844a 1181654i bk5: 7844a 1183095i bk6: 7420a 1184406i bk7: 7420a 1187272i bk8: 7292a 1186329i bk9: 7292a 1187367i bk10: 7380a 1183486i bk11: 7380a 1186935i bk12: 8060a 1175522i bk13: 8060a 1178148i bk14: 8220a 1174162i bk15: 8220a 1174848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99957

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15707, Miss_rate = 0.674, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15706, Miss_rate = 0.675, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15714, Miss_rate = 0.675, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15713, Miss_rate = 0.676, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15717, Miss_rate = 0.676, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15717, Miss_rate = 0.676, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15711, Miss_rate = 0.676, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15710, Miss_rate = 0.676, Pending_hits = 1357, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15722, Miss_rate = 0.675, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15721, Miss_rate = 0.675, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15714, Miss_rate = 0.675, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15713, Miss_rate = 0.675, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15709, Miss_rate = 0.675, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15709, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15720, Miss_rate = 0.675, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15719, Miss_rate = 0.675, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15710, Miss_rate = 0.675, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15710, Miss_rate = 0.675, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15707, Miss_rate = 0.675, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15706, Miss_rate = 0.675, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15722, Miss_rate = 0.675, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15722, Miss_rate = 0.675, Pending_hits = 1382, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 345699
L2_total_cache_miss_rate = 0.6751
L2_total_cache_pending_hits = 17464
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.093

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57831
	minimum = 6
	maximum = 50
Network latency average = 8.45246
	minimum = 6
	maximum = 50
Slowest packet = 1019894
Flit latency average = 6.91598
	minimum = 6
	maximum = 46
Slowest flit = 2811077
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238727
	minimum = 0.0188912 (at node 5)
	maximum = 0.0283368 (at node 0)
Accepted packet rate average = 0.0238727
	minimum = 0.0188912 (at node 5)
	maximum = 0.0283368 (at node 0)
Injected flit rate average = 0.0657967
	minimum = 0.0435318 (at node 5)
	maximum = 0.0872177 (at node 42)
Accepted flit rate average= 0.0657967
	minimum = 0.0605749 (at node 5)
	maximum = 0.0908624 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.69222 (11 samples)
	minimum = 6 (11 samples)
	maximum = 186.182 (11 samples)
Network latency average = 9.21159 (11 samples)
	minimum = 6 (11 samples)
	maximum = 175.818 (11 samples)
Flit latency average = 8.01113 (11 samples)
	minimum = 6 (11 samples)
	maximum = 172.182 (11 samples)
Fragmentation average = 0.0817975 (11 samples)
	minimum = 0 (11 samples)
	maximum = 123.364 (11 samples)
Injected packet rate average = 0.0211545 (11 samples)
	minimum = 0.0167406 (11 samples)
	maximum = 0.0251093 (11 samples)
Accepted packet rate average = 0.0211545 (11 samples)
	minimum = 0.0167406 (11 samples)
	maximum = 0.0251093 (11 samples)
Injected flit rate average = 0.0583057 (11 samples)
	minimum = 0.0385721 (11 samples)
	maximum = 0.0773104 (11 samples)
Accepted flit rate average = 0.0583057 (11 samples)
	minimum = 0.053684 (11 samples)
	maximum = 0.0805187 (11 samples)
Injected packet size average = 2.75618 (11 samples)
Accepted packet size average = 2.75618 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 14 sec (1634 sec)
gpgpu_simulation_rate = 194209 (inst/sec)
gpgpu_simulation_rate = 1910 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39464
gpu_sim_insn = 28848876
gpu_ipc =     731.0175
gpu_tot_sim_cycle = 3382999
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =     102.3312
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 7575
partiton_reqs_in_parallel = 868208
partiton_reqs_in_parallel_total    = 14826590
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6393
partiton_reqs_in_parallel_util = 868208
partiton_reqs_in_parallel_util_total    = 14826590
gpu_sim_cycle_parition_util = 39464
gpu_tot_sim_cycle_parition_util    = 676601
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9181
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.6926 GB/Sec
L2_BW_total  =      15.6494 GB/Sec
gpu_total_sim_rate=198160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6947554
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57926, 55673, 55763, 57798, 57939, 55687, 55770, 57814, 14508, 13914, 13969, 10844, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 167756
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:359469	W0_Idle:3090219	W0_Scoreboard:24594776	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1253 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 3382998 
mrq_lat_table:256775 	38514 	26126 	59033 	70685 	51890 	26874 	15188 	9868 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	330656 	211636 	1053 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	441034 	17281 	95 	0 	85390 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	315034 	60653 	949 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	815 	161 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.453744  7.484513  7.634091  7.811628  6.891304  7.075893  7.328283  7.479382  7.687338  7.531646  6.858469  6.718182  7.767942  7.881068  7.077244  7.047817 
dram[1]:  7.585202  7.551339  7.304444  7.208333  6.758333  6.620408  7.975275  7.599476  7.687338  7.808399  6.788991  6.607143  7.788969  7.678487  7.121849  7.060417 
dram[2]:  7.646018  7.854546  7.536697  7.606482  7.021645  6.961373  8.058333  7.798387  8.021564  7.650385  7.201946  6.915888  7.678487  7.864407  6.738866  6.993698 
dram[3]:  7.595604  7.680000  7.502283  7.174673  6.593496  6.486000  8.058333  7.400510  7.035461  6.937063  6.821759  6.667421  7.535963  7.642353  6.878099  6.501953 
dram[4]:  7.748879  7.480519  7.367713  7.434389  7.080000  6.834764  7.951872  7.867725  7.458647  7.384615  7.694517  7.101205  7.329571  7.362812  7.104477  6.898551 
dram[5]:  7.706151  7.484513  7.504484  7.404867  6.743644  6.547325  8.084239  8.218232  6.902552  7.066508  7.190244  6.887850  8.017284  7.786571  7.044397  6.624255 
dram[6]:  7.370370  7.107143  7.711982  7.747685  6.743100  6.757447  8.040541  7.363862  7.382134  7.273839  7.407035  7.155340  7.400932  7.298851  6.729249  6.878788 
dram[7]:  7.865116  7.920375  7.407080  7.093220  7.053333  6.838362  7.750000  7.873016  6.697940  6.376906  7.158768  7.091549  7.687651  7.669082  6.892713  6.650391 
dram[8]:  7.432967  7.304536  7.473214  7.643836  6.537344  6.820346  8.000000  7.750000  7.191646  6.919622  7.368293  7.297101  7.687651  7.878412  7.153361  6.755952 
dram[9]:  7.197917  7.462203  7.278261  7.574661  7.255760  7.122172  7.628205  7.912234  7.089588  6.521158  7.297101  7.368293  7.839506  7.650602  6.956159  6.827869 
dram[10]:  7.816742  7.543668  7.404867  7.372247  6.436735  6.410569  8.128415  7.954545  6.921986  6.731034  7.011793  6.850230  7.824096  7.604216  6.956159  7.014737 
average row locality = 558643/76679 = 7.285476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2268      2267      2255      2255      2156      2156      1978      1978      2015      2015      2008      2008      2191      2191      2268      2268 
dram[1]:      2267      2267      2219      2219      2194      2194      1979      1979      2015      2015      2012      2012      2192      2192      2268      2267 
dram[2]:      2304      2304      2218      2218      2194      2194      1977      1977      2016      2016      2012      2012      2192      2192      2237      2237 
dram[3]:      2304      2304      2218      2218      2194      2193      1977      1977      2016      2016      2005      2005      2192      2192      2237      2237 
dram[4]:      2304      2304      2218      2218      2166      2165      2014      2014      2016      2016      2005      2005      2191      2191      2240      2240 
dram[5]:      2267      2267      2249      2249      2163      2162      2015      2015      2015      2015      2006      2006      2191      2191      2240      2240 
dram[6]:      2267      2267      2249      2249      2156      2156      2015      2015      2015      2015      2006      2006      2155      2155      2277      2277 
dram[7]:      2266      2266      2250      2250      2154      2153      2016      2016      1991      1991      2043      2043      2155      2155      2277      2277 
dram[8]:      2266      2266      2250      2250      2143      2143      2016      2016      1991      1991      2043      2043      2155      2155      2277      2277 
dram[9]:      2303      2303      2250      2250      2141      2140      2015      2015      1992      1992      2043      2043      2155      2155      2240      2240 
dram[10]:      2303      2303      2249      2249      2146      2146      2015      2015      1992      1992      2019      2019      2191      2191      2240      2240 
total reads: 377203
bank skew: 2304/1977 = 1.17
chip skew: 34310/34277 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       1232      1146      1315      1115      1299       992      1120      1043      1269      1101      1808      1336      1614      1276      1250      1177
dram[1]:       1229      1144      1306      1101      1297       993      1118      1044      1269      1097      1787      1333      1614      1277      1248      1177
dram[2]:       1243      1157      1304      1102      1297       992      1125      1047      1269      1100      1786      1334      1595      1274      1241      1166
dram[3]:       1241      1157      1316      1109      1297       993      1122      1048      1269      1097      1800      1353      1597      1276      1236      1166
dram[4]:       1241      1157      1312      1109      1285       994      1123      1045      1269      1099      1799      1353      1597      1276      1239      1165
dram[5]:       1235      1148      1313      1105      1287       996      1123      1043      1270      1100      1806      1357      1598      1276      1237      1165
dram[6]:       1231      1146      1311      1101      1282       990      1122      1046      1271      1099      1803      1356      1585      1283      1247      1173
dram[7]:       1232      1148      1311      1101      1281       990      1136      1047      1258      1083      1794      1342      1584      1283      1246      1172
dram[8]:       1229      1149      1337      1111      1290       988      1137      1047      1255      1082      1795      1343      1577      1275      1245      1173
dram[9]:       1240      1159      1337      1111      1288       990      1130      1048      1255      1082      1793      1343      1575      1276      1234      1160
dram[10]:       1240      1158      1328      1113      1288       987      1132      1047      1252      1081      1843      1349      1584      1270      1234      1161
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114850 n_act=6912 n_pre=6896 n_req=50765 n_rd=137108 n_write=65952 bw_util=0.305
n_activity=694924 dram_eff=0.5844
bk0: 9072a 1239922i bk1: 9068a 1244120i bk2: 9020a 1242807i bk3: 9020a 1244107i bk4: 8624a 1249266i bk5: 8624a 1251852i bk6: 7912a 1255007i bk7: 7912a 1255489i bk8: 8060a 1251888i bk9: 8060a 1251259i bk10: 8032a 1251626i bk11: 8032a 1253980i bk12: 8764a 1243059i bk13: 8764a 1245419i bk14: 9072a 1236765i bk15: 9072a 1239345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114690 n_act=6964 n_pre=6948 n_req=50779 n_rd=137164 n_write=65952 bw_util=0.305
n_activity=695912 dram_eff=0.5837
bk0: 9068a 1242099i bk1: 9068a 1245125i bk2: 8876a 1244064i bk3: 8876a 1245170i bk4: 8776a 1245918i bk5: 8776a 1247118i bk6: 7916a 1253556i bk7: 7916a 1255165i bk8: 8060a 1251957i bk9: 8060a 1254250i bk10: 8048a 1253046i bk11: 8048a 1253856i bk12: 8768a 1243183i bk13: 8768a 1244610i bk14: 9072a 1238193i bk15: 9068a 1238741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114884 n_act=6825 n_pre=6809 n_req=50800 n_rd=137200 n_write=66000 bw_util=0.3052
n_activity=694791 dram_eff=0.5849
bk0: 9216a 1237655i bk1: 9216a 1241268i bk2: 8872a 1242773i bk3: 8872a 1245732i bk4: 8776a 1246372i bk5: 8776a 1248301i bk6: 7908a 1255738i bk7: 7908a 1255193i bk8: 8064a 1251805i bk9: 8064a 1252390i bk10: 8048a 1251759i bk11: 8048a 1254693i bk12: 8768a 1242217i bk13: 8768a 1245065i bk14: 8948a 1238638i bk15: 8948a 1240350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114396 n_act=7123 n_pre=7107 n_req=50773 n_rd=137140 n_write=65952 bw_util=0.305
n_activity=695826 dram_eff=0.5837
bk0: 9216a 1238220i bk1: 9216a 1240582i bk2: 8872a 1243003i bk3: 8872a 1244769i bk4: 8776a 1244889i bk5: 8772a 1246624i bk6: 7908a 1253538i bk7: 7908a 1253489i bk8: 8064a 1250461i bk9: 8064a 1252574i bk10: 8020a 1252391i bk11: 8020a 1253614i bk12: 8768a 1241092i bk13: 8768a 1243502i bk14: 8948a 1238614i bk15: 8948a 1240679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbb0fc0a710 :  mf: uid=7713171, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (3382998), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114706 n_act=6900 n_pre=6884 n_req=50807 n_rd=137228 n_write=66000 bw_util=0.3052
n_activity=696408 dram_eff=0.5836
bk0: 9216a 1240600i bk1: 9216a 1241888i bk2: 8872a 1244269i bk3: 8872a 1244628i bk4: 8664a 1247602i bk5: 8660a 1250400i bk6: 8056a 1253376i bk7: 8056a 1253636i bk8: 8064a 1250712i bk9: 8064a 1251596i bk10: 8020a 1251263i bk11: 8020a 1254646i bk12: 8764a 1241610i bk13: 8764a 1244284i bk14: 8960a 1239069i bk15: 8960a 1241125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114688 n_act=6965 n_pre=6949 n_req=50779 n_rd=137164 n_write=65952 bw_util=0.305
n_activity=696806 dram_eff=0.583
bk0: 9068a 1239917i bk1: 9068a 1243809i bk2: 8996a 1242097i bk3: 8996a 1241878i bk4: 8652a 1247187i bk5: 8648a 1247739i bk6: 8060a 1252776i bk7: 8060a 1253941i bk8: 8060a 1250839i bk9: 8060a 1252049i bk10: 8024a 1251273i bk11: 8024a 1254764i bk12: 8764a 1243065i bk13: 8764a 1243887i bk14: 8960a 1240098i bk15: 8960a 1240873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02307
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114656 n_act=7003 n_pre=6987 n_req=50768 n_rd=137120 n_write=65952 bw_util=0.305
n_activity=694517 dram_eff=0.5848
bk0: 9068a 1239173i bk1: 9068a 1242503i bk2: 8996a 1243111i bk3: 8996a 1243861i bk4: 8624a 1246937i bk5: 8624a 1248378i bk6: 8060a 1252486i bk7: 8060a 1251696i bk8: 8060a 1249961i bk9: 8060a 1252096i bk10: 8024a 1250802i bk11: 8024a 1254639i bk12: 8620a 1244784i bk13: 8620a 1245832i bk14: 9108a 1238302i bk15: 9108a 1239001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00717
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114406 n_act=7034 n_pre=7018 n_req=50815 n_rd=137212 n_write=66048 bw_util=0.3053
n_activity=694727 dram_eff=0.5852
bk0: 9064a 1240248i bk1: 9064a 1243751i bk2: 9000a 1241200i bk3: 9000a 1243498i bk4: 8616a 1247096i bk5: 8612a 1249901i bk6: 8064a 1251346i bk7: 8064a 1253081i bk8: 7964a 1252680i bk9: 7964a 1252781i bk10: 8172a 1248954i bk11: 8172a 1251482i bk12: 8620a 1242655i bk13: 8620a 1246325i bk14: 9108a 1238433i bk15: 9108a 1239207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0018
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114746 n_act=6954 n_pre=6938 n_req=50770 n_rd=137128 n_write=65952 bw_util=0.305
n_activity=695564 dram_eff=0.5839
bk0: 9064a 1241088i bk1: 9064a 1242525i bk2: 9000a 1242536i bk3: 9000a 1245187i bk4: 8572a 1248812i bk5: 8572a 1249123i bk6: 8064a 1252608i bk7: 8064a 1252732i bk8: 7964a 1251243i bk9: 7964a 1253857i bk10: 8172a 1249971i bk11: 8172a 1252429i bk12: 8620a 1244415i bk13: 8620a 1245788i bk14: 9108a 1239127i bk15: 9108a 1237928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00437
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114754 n_act=6960 n_pre=6944 n_req=50765 n_rd=137108 n_write=65952 bw_util=0.305
n_activity=695568 dram_eff=0.5839
bk0: 9212a 1238714i bk1: 9212a 1240890i bk2: 9000a 1242212i bk3: 9000a 1243757i bk4: 8564a 1249962i bk5: 8560a 1250699i bk6: 8060a 1252596i bk7: 8060a 1253429i bk8: 7968a 1252871i bk9: 7968a 1252721i bk10: 8172a 1249576i bk11: 8172a 1250931i bk12: 8620a 1243858i bk13: 8620a 1246310i bk14: 8960a 1239103i bk15: 8960a 1241749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99522
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbb236fe4c0 :  mf: uid=7713172, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3382998), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1331718 n_nop=1114367 n_act=7040 n_pre=7024 n_req=50822 n_rd=137239 n_write=66048 bw_util=0.3053
n_activity=698401 dram_eff=0.5821
bk0: 9212a 1238688i bk1: 9212a 1241437i bk2: 8996a 1243256i bk3: 8996a 1242846i bk4: 8584a 1247802i bk5: 8583a 1249419i bk6: 8060a 1251306i bk7: 8060a 1254217i bk8: 7968a 1253512i bk9: 7968a 1254402i bk10: 8076a 1250194i bk11: 8076a 1254192i bk12: 8764a 1241995i bk13: 8764a 1244817i bk14: 8960a 1240415i bk15: 8960a 1241327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 17139, Miss_rate = 0.674, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 17138, Miss_rate = 0.675, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 17146, Miss_rate = 0.675, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 17145, Miss_rate = 0.676, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 17150, Miss_rate = 0.676, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 17150, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 17143, Miss_rate = 0.676, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 17142, Miss_rate = 0.676, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 17154, Miss_rate = 0.675, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 17153, Miss_rate = 0.675, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 17146, Miss_rate = 0.675, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 17145, Miss_rate = 0.675, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 17140, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 17140, Miss_rate = 0.675, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 17152, Miss_rate = 0.675, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 17151, Miss_rate = 0.675, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 17141, Miss_rate = 0.675, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 17141, Miss_rate = 0.675, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 17139, Miss_rate = 0.675, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 17138, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 17155, Miss_rate = 0.675, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 17155, Miss_rate = 0.675, Pending_hits = 1388, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 377203
L2_total_cache_miss_rate = 0.6753
L2_total_cache_pending_hits = 17592
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 195745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.096

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47653
	minimum = 6
	maximum = 48
Network latency average = 8.36284
	minimum = 6
	maximum = 48
Slowest packet = 1025221
Flit latency average = 6.80454
	minimum = 6
	maximum = 44
Slowest flit = 2825805
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235684
	minimum = 0.0186504 (at node 0)
	maximum = 0.0279756 (at node 7)
Accepted packet rate average = 0.0235684
	minimum = 0.0186504 (at node 0)
	maximum = 0.0279756 (at node 7)
Injected flit rate average = 0.0649581
	minimum = 0.042977 (at node 0)
	maximum = 0.086106 (at node 42)
Accepted flit rate average= 0.0649581
	minimum = 0.0598029 (at node 0)
	maximum = 0.0897043 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.59091 (12 samples)
	minimum = 6 (12 samples)
	maximum = 174.667 (12 samples)
Network latency average = 9.14086 (12 samples)
	minimum = 6 (12 samples)
	maximum = 165.167 (12 samples)
Flit latency average = 7.91058 (12 samples)
	minimum = 6 (12 samples)
	maximum = 161.5 (12 samples)
Fragmentation average = 0.074981 (12 samples)
	minimum = 0 (12 samples)
	maximum = 113.083 (12 samples)
Injected packet rate average = 0.0213557 (12 samples)
	minimum = 0.0168997 (12 samples)
	maximum = 0.0253482 (12 samples)
Accepted packet rate average = 0.0213557 (12 samples)
	minimum = 0.0168997 (12 samples)
	maximum = 0.0253482 (12 samples)
Injected flit rate average = 0.0588601 (12 samples)
	minimum = 0.0389392 (12 samples)
	maximum = 0.0780433 (12 samples)
Accepted flit rate average = 0.0588601 (12 samples)
	minimum = 0.0541939 (12 samples)
	maximum = 0.0812842 (12 samples)
Injected packet size average = 2.75618 (12 samples)
Accepted packet size average = 2.75618 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 7 sec (1747 sec)
gpgpu_simulation_rate = 198160 (inst/sec)
gpgpu_simulation_rate = 1936 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 38958
gpu_sim_insn = 28848876
gpu_ipc =     740.5123
gpu_tot_sim_cycle = 3644107
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =     102.9156
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 8016
partiton_reqs_in_parallel = 857076
partiton_reqs_in_parallel_total    = 15694798
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5421
partiton_reqs_in_parallel_util = 857076
partiton_reqs_in_parallel_util_total    = 15694798
gpu_sim_cycle_parition_util = 38958
gpu_tot_sim_cycle_parition_util    = 716065
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9223
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     113.1433 GB/Sec
L2_BW_total  =      15.7376 GB/Sec
gpu_total_sim_rate=201631

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7526782
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62752, 60314, 60409, 62618, 62765, 60331, 60416, 62630, 14508, 13914, 13969, 10844, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 167801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:389643	W0_Idle:3104790	W0_Scoreboard:25722985	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1174 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 3644106 
mrq_lat_table:278072 	42565 	28759 	63639 	76193 	56234 	29780 	16394 	9941 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	363309 	225464 	1076 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	484738 	19553 	106 	0 	85906 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	341289 	65697 	1034 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	890 	163 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.866953  7.898707  7.997797  8.177928  7.261147  7.450980  7.744472  7.899749  8.092965  7.933497  7.218962  7.075221  8.220930  8.337264  7.430303  7.400403 
dram[1]:  8.002183  7.967391  7.657328  7.559575  7.128310  6.986028  8.408000  8.022901  8.052500  8.175127  7.149554  6.963044  8.204176  8.091533  7.475610  7.413306 
dram[2]:  8.068966  8.283186  7.893333  7.964126  7.399577  7.337526  8.493261  8.227154  8.434555  8.055000  7.572104  7.279545  8.128736  8.320000  7.080392  7.339431 
dram[3]:  8.017131  8.103896  7.858407  7.525424  6.958251  6.847358  8.493261  7.818859  7.389908  7.256757  7.184685  7.026432  7.946067  8.054669  7.222000  6.839015 
dram[4]:  8.174672  7.898734  7.721739  7.789474  7.457701  7.205451  8.389610  8.303342  7.820388  7.745193  8.075950  7.470726  7.769231  7.803532  7.482402  7.271630 
dram[5]:  8.126386  7.898707  7.863043  7.728632  7.111801  6.909457  8.525066  8.662198  7.254505  7.387615  7.561611  7.252273  8.436754  8.201857  7.390593  6.963391 
dram[6]:  7.781316  7.510246  8.109865  8.146397  7.112033  7.126819  8.480315  7.785542  7.742788  7.632701  7.782927  7.525943  7.803612  7.699332  7.101923  7.255403 
dram[7]:  8.289593  8.346241  7.763948  7.444445  7.431670  7.210526  8.182279  8.308483  7.042222  6.685654  7.534562  7.465754  8.096019  8.077103  7.241177  6.994318 
dram[8]:  7.845824  7.713684  7.865217  8.040000  6.898580  7.190275  8.438643  8.182279  7.545238  7.268349  7.748815  7.676056  8.096019  8.290168  7.536735  7.129344 
dram[9]:  7.607724  7.880000  7.632911  7.934210  7.638202  7.501104  8.057357  8.348837  7.438967  6.829741  7.676056  7.748815  8.250597  8.058275  7.271630  7.170635 
dram[10]:  8.244493  7.963830  7.795259  7.761803  6.794411  6.767395  8.570292  8.392208  7.268349  7.073661  7.380734  7.215247  8.240093  8.015873  7.301010  7.360489 
average row locality = 605267/78913 = 7.670054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2457      2456      2439      2439      2329      2329      2151      2151      2181      2181      2170      2170      2383      2383      2460      2460 
dram[1]:      2456      2456      2400      2400      2370      2370      2152      2152      2181      2181      2175      2175      2384      2384      2460      2459 
dram[2]:      2496      2496      2399      2399      2370      2370      2150      2150      2182      2182      2175      2175      2384      2384      2426      2426 
dram[3]:      2496      2496      2399      2399      2370      2369      2150      2150      2182      2182      2168      2168      2384      2384      2426      2426 
dram[4]:      2496      2496      2399      2399      2340      2339      2190      2190      2182      2182      2168      2168      2383      2383      2429      2429 
dram[5]:      2456      2456      2432      2432      2337      2336      2191      2191      2181      2181      2169      2169      2383      2383      2429      2429 
dram[6]:      2456      2456      2432      2432      2330      2330      2191      2191      2181      2181      2169      2169      2344      2344      2469      2469 
dram[7]:      2455      2455      2433      2433      2328      2327      2192      2192      2155      2155      2209      2209      2344      2344      2469      2469 
dram[8]:      2455      2455      2433      2433      2316      2316      2192      2192      2155      2155      2209      2209      2344      2344      2469      2469 
dram[9]:      2495      2495      2433      2433      2314      2313      2191      2191      2155      2155      2209      2209      2344      2344      2429      2429 
dram[10]:      2495      2495      2432      2432      2319      2319      2191      2191      2155      2155      2183      2183      2383      2383      2429      2429 
total reads: 408707
bank skew: 2496/2150 = 1.16
chip skew: 37174/37139 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       1154      1075      1233      1048      1221       936      1049       977      1189      1033      1688      1251      1501      1190      1169      1102
dram[1]:       1151      1073      1225      1036      1219       937      1047       978      1189      1030      1668      1248      1501      1190      1168      1102
dram[2]:       1164      1085      1224      1036      1218       936      1054       982      1189      1033      1666      1249      1483      1188      1161      1091
dram[3]:       1163      1085      1234      1043      1219       937      1051       982      1189      1030      1679      1266      1486      1190      1157      1092
dram[4]:       1163      1085      1230      1042      1207       938      1052       979      1190      1032      1679      1266      1485      1189      1159      1091
dram[5]:       1158      1077      1232      1039      1210       940      1052       977      1190      1032      1685      1269      1486      1190      1157      1091
dram[6]:       1154      1075      1230      1036      1205       933      1051       980      1191      1031      1682      1269      1474      1196      1167      1098
dram[7]:       1154      1077      1230      1036      1204       934      1064       981      1179      1017      1674      1256      1473      1196      1166      1098
dram[8]:       1151      1077      1254      1045      1212       932      1065       982      1176      1016      1674      1257      1467      1189      1165      1099
dram[9]:       1162      1086      1254      1045      1209       934      1059       982      1176      1016      1673      1257      1465      1189      1155      1086
dram[10]:       1161      1085      1246      1046      1211       931      1061       981      1174      1015      1719      1263      1474      1184      1155      1088
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169848 n_act=7110 n_pre=7094 n_req=55001 n_rd=148556 n_write=71448 bw_util=0.3134
n_activity=750186 dram_eff=0.5865
bk0: 9828a 1305414i bk1: 9824a 1310415i bk2: 9756a 1308506i bk3: 9756a 1310315i bk4: 9316a 1315708i bk5: 9316a 1318417i bk6: 8604a 1321696i bk7: 8604a 1322557i bk8: 8724a 1318577i bk9: 8724a 1318112i bk10: 8680a 1318206i bk11: 8680a 1320813i bk12: 9532a 1308523i bk13: 9532a 1311139i bk14: 9840a 1302078i bk15: 9840a 1304995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02172
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbb041a01d0 :  mf: uid=8355815, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3644105), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169664 n_act=7170 n_pre=7154 n_req=55017 n_rd=148620 n_write=71448 bw_util=0.3135
n_activity=751757 dram_eff=0.5855
bk0: 9824a 1307862i bk1: 9824a 1311530i bk2: 9600a 1310255i bk3: 9600a 1311293i bk4: 9480a 1312434i bk5: 9480a 1313690i bk6: 8608a 1320090i bk7: 8608a 1322052i bk8: 8724a 1318367i bk9: 8724a 1320815i bk10: 8700a 1319479i bk11: 8700a 1320727i bk12: 9536a 1308572i bk13: 9536a 1310452i bk14: 9840a 1303320i bk15: 9836a 1304340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169874 n_act=7023 n_pre=7007 n_req=55038 n_rd=148656 n_write=71496 bw_util=0.3136
n_activity=750371 dram_eff=0.5868
bk0: 9984a 1303288i bk1: 9984a 1307740i bk2: 9596a 1308602i bk3: 9596a 1312051i bk4: 9480a 1312938i bk5: 9480a 1315036i bk6: 8600a 1322265i bk7: 8600a 1321784i bk8: 8728a 1318039i bk9: 8728a 1318871i bk10: 8700a 1318615i bk11: 8700a 1321595i bk12: 9536a 1307945i bk13: 9536a 1310785i bk14: 9704a 1304171i bk15: 9704a 1306404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7fbb04209b80 :  mf: uid=8355813, sid15:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3644106), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169366 n_act=7331 n_pre=7315 n_req=55011 n_rd=148596 n_write=71448 bw_util=0.3134
n_activity=751525 dram_eff=0.5856
bk0: 9984a 1303866i bk1: 9984a 1306253i bk2: 9596a 1309245i bk3: 9596a 1311164i bk4: 9480a 1311235i bk5: 9476a 1313378i bk6: 8600a 1319814i bk7: 8600a 1320102i bk8: 8728a 1316817i bk9: 8728a 1319129i bk10: 8672a 1319144i bk11: 8672a 1320594i bk12: 9536a 1306649i bk13: 9536a 1309368i bk14: 9704a 1303824i bk15: 9704a 1306356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169680 n_act=7098 n_pre=7082 n_req=55049 n_rd=148692 n_write=71504 bw_util=0.3137
n_activity=752127 dram_eff=0.5855
bk0: 9984a 1306049i bk1: 9984a 1307878i bk2: 9596a 1310048i bk3: 9596a 1310759i bk4: 9360a 1314061i bk5: 9356a 1317158i bk6: 8760a 1319668i bk7: 8760a 1320050i bk8: 8728a 1316990i bk9: 8728a 1318311i bk10: 8672a 1318083i bk11: 8672a 1322055i bk12: 9532a 1307212i bk13: 9532a 1309914i bk14: 9716a 1305038i bk15: 9716a 1306932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00984
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fbb042930e0 :  mf: uid=8355816, sid15:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3644106), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169656 n_act=7175 n_pre=7159 n_req=55017 n_rd=148618 n_write=71448 bw_util=0.3135
n_activity=752931 dram_eff=0.5846
bk0: 9824a 1305737i bk1: 9824a 1310051i bk2: 9728a 1308198i bk3: 9726a 1308126i bk4: 9348a 1313385i bk5: 9344a 1314414i bk6: 8764a 1319541i bk7: 8764a 1320644i bk8: 8724a 1317644i bk9: 8724a 1318522i bk10: 8676a 1317947i bk11: 8676a 1322006i bk12: 9532a 1308710i bk13: 9532a 1309940i bk14: 9716a 1305655i bk15: 9716a 1306721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02519
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169646 n_act=7201 n_pre=7185 n_req=55006 n_rd=148576 n_write=71448 bw_util=0.3134
n_activity=750184 dram_eff=0.5866
bk0: 9824a 1304425i bk1: 9824a 1308656i bk2: 9728a 1309218i bk3: 9728a 1309852i bk4: 9320a 1313425i bk5: 9320a 1315161i bk6: 8764a 1318907i bk7: 8764a 1318604i bk8: 8724a 1316137i bk9: 8724a 1318642i bk10: 8676a 1317454i bk11: 8676a 1321980i bk12: 9376a 1310280i bk13: 9376a 1311326i bk14: 9876a 1303882i bk15: 9876a 1304453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00851
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbb29dd0670 :  mf: uid=8355814, sid15:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3644102), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169360 n_act=7242 n_pre=7226 n_req=55057 n_rd=148676 n_write=71552 bw_util=0.3137
n_activity=750807 dram_eff=0.5866
bk0: 9820a 1305794i bk1: 9820a 1310078i bk2: 9732a 1307333i bk3: 9732a 1309923i bk4: 9312a 1313477i bk5: 9308a 1316539i bk6: 8768a 1317793i bk7: 8768a 1320018i bk8: 8620a 1319431i bk9: 8620a 1319491i bk10: 8836a 1315123i bk11: 8836a 1318320i bk12: 9376a 1308517i bk13: 9376a 1312165i bk14: 9876a 1304152i bk15: 9876a 1304977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00197
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169736 n_act=7152 n_pre=7136 n_req=55008 n_rd=148584 n_write=71448 bw_util=0.3134
n_activity=751343 dram_eff=0.5857
bk0: 9820a 1306945i bk1: 9820a 1308916i bk2: 9732a 1308692i bk3: 9732a 1311530i bk4: 9264a 1315444i bk5: 9264a 1315850i bk6: 8768a 1318744i bk7: 8768a 1319186i bk8: 8620a 1317461i bk9: 8620a 1320604i bk10: 8836a 1316624i bk11: 8836a 1319133i bk12: 9376a 1309810i bk13: 9376a 1311603i bk14: 9876a 1304690i bk15: 9876a 1303729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00564
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169728 n_act=7170 n_pre=7154 n_req=55001 n_rd=148556 n_write=71448 bw_util=0.3134
n_activity=751278 dram_eff=0.5857
bk0: 9980a 1304060i bk1: 9980a 1307011i bk2: 9732a 1308110i bk3: 9732a 1310115i bk4: 9256a 1316602i bk5: 9252a 1317519i bk6: 8764a 1318900i bk7: 8764a 1320241i bk8: 8620a 1319751i bk9: 8620a 1319541i bk10: 8836a 1316243i bk11: 8836a 1317685i bk12: 9376a 1309080i bk13: 9376a 1311738i bk14: 9716a 1304749i bk15: 9716a 1307488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99526
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404056 n_nop=1169340 n_act=7242 n_pre=7226 n_req=55062 n_rd=148696 n_write=71552 bw_util=0.3137
n_activity=754605 dram_eff=0.5837
bk0: 9980a 1304358i bk1: 9980a 1307461i bk2: 9728a 1309397i bk3: 9728a 1308607i bk4: 9276a 1314462i bk5: 9276a 1316419i bk6: 8764a 1317593i bk7: 8764a 1321095i bk8: 8620a 1320152i bk9: 8620a 1321613i bk10: 8732a 1316567i bk11: 8732a 1321267i bk12: 9532a 1307340i bk13: 9532a 1310645i bk14: 9716a 1305806i bk15: 9716a 1307064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18570, Miss_rate = 0.675, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18569, Miss_rate = 0.676, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18578, Miss_rate = 0.676, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18577, Miss_rate = 0.676, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18582, Miss_rate = 0.676, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18582, Miss_rate = 0.676, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18575, Miss_rate = 0.676, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18574, Miss_rate = 0.676, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18587, Miss_rate = 0.675, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18586, Miss_rate = 0.675, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18578, Miss_rate = 0.675, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18577, Miss_rate = 0.676, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18572, Miss_rate = 0.676, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18572, Miss_rate = 0.675, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18585, Miss_rate = 0.675, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18584, Miss_rate = 0.675, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18573, Miss_rate = 0.675, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18573, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18570, Miss_rate = 0.676, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18569, Miss_rate = 0.675, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18587, Miss_rate = 0.675, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18587, Miss_rate = 0.675, Pending_hits = 1391, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 408707
L2_total_cache_miss_rate = 0.6755
L2_total_cache_pending_hits = 17662
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59177
	minimum = 6
	maximum = 46
Network latency average = 8.46492
	minimum = 6
	maximum = 46
Slowest packet = 1119046
Flit latency average = 6.94782
	minimum = 6
	maximum = 42
Slowest flit = 3084710
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238745
	minimum = 0.0188926 (at node 0)
	maximum = 0.0283389 (at node 15)
Accepted packet rate average = 0.0238745
	minimum = 0.0188926 (at node 0)
	maximum = 0.0283389 (at node 15)
Injected flit rate average = 0.0658018
	minimum = 0.0435352 (at node 0)
	maximum = 0.0872244 (at node 42)
Accepted flit rate average= 0.0658018
	minimum = 0.0605796 (at node 0)
	maximum = 0.0908694 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.51405 (13 samples)
	minimum = 6 (13 samples)
	maximum = 164.769 (13 samples)
Network latency average = 9.08886 (13 samples)
	minimum = 6 (13 samples)
	maximum = 156 (13 samples)
Flit latency average = 7.83653 (13 samples)
	minimum = 6 (13 samples)
	maximum = 152.308 (13 samples)
Fragmentation average = 0.0692133 (13 samples)
	minimum = 0 (13 samples)
	maximum = 104.385 (13 samples)
Injected packet rate average = 0.0215495 (13 samples)
	minimum = 0.017053 (13 samples)
	maximum = 0.0255782 (13 samples)
Accepted packet rate average = 0.0215495 (13 samples)
	minimum = 0.017053 (13 samples)
	maximum = 0.0255782 (13 samples)
Injected flit rate average = 0.0593941 (13 samples)
	minimum = 0.0392928 (13 samples)
	maximum = 0.0787496 (13 samples)
Accepted flit rate average = 0.0593941 (13 samples)
	minimum = 0.0546851 (13 samples)
	maximum = 0.0820215 (13 samples)
Injected packet size average = 2.75617 (13 samples)
Accepted packet size average = 2.75617 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 0 sec (1860 sec)
gpgpu_simulation_rate = 201631 (inst/sec)
gpgpu_simulation_rate = 1959 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39415
gpu_sim_insn = 28848876
gpu_ipc =     731.9263
gpu_tot_sim_cycle = 3905672
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =     103.4097
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 8243
partiton_reqs_in_parallel = 867130
partiton_reqs_in_parallel_total    = 16551874
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4599
partiton_reqs_in_parallel_util = 867130
partiton_reqs_in_parallel_util_total    = 16551874
gpu_sim_cycle_parition_util = 39415
gpu_tot_sim_cycle_parition_util    = 755023
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9262
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     111.8314 GB/Sec
L2_BW_total  =      15.8123 GB/Sec
gpu_total_sim_rate=204705

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8106010
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67579, 64939, 65056, 67435, 67592, 64965, 65065, 67441, 19340, 18549, 18629, 12041, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 167848
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:419586	W0_Idle:3120265	W0_Scoreboard:26867522	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1106 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 3905671 
mrq_lat_table:298625 	45166 	30942 	69400 	83200 	61010 	32439 	17462 	9957 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	392346 	242919 	1088 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	528785 	21477 	123 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	368085 	70215 	1104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	967 	164 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.449057  7.590384  7.775794  7.965447  7.072658  7.210526  7.409190  7.409190  7.713333  7.545652  7.069672  6.831683  7.784394  7.816495  7.051693  7.102334 
dram[1]:  7.800395  7.800395  7.208647  7.023809  6.746881  6.605585  8.161446  7.895105  7.782511  7.817567  6.761252  6.580952  7.900000  7.676113  7.380597  7.190909 
dram[2]:  7.783784  7.905882  7.637450  7.668000  7.048417  6.996303  8.002364  7.781609  8.150235  7.715556  7.414163  6.923848  7.707317  8.000000  6.744792  6.912811 
dram[3]:  7.680000  7.783784  7.459144  7.179775  6.675485  6.580870  8.236010  7.675737  7.114754  7.000000  6.785010  6.628131  7.584000  7.676113  7.063636  6.652397 
dram[4]:  7.875000  7.636364  7.547244  7.488281  7.080000  6.818348  7.977012  7.832957  7.580786  7.547826  7.853881  7.196653  7.346899  7.404297  7.133945  6.905861 
dram[5]:  7.693957  7.419173  7.597276  7.480843  6.814679  6.642218  8.244656  8.284010  6.942000  7.112705  7.183716  6.923541  8.100428  7.897917  7.186691  6.738302 
dram[6]:  7.575816  7.228938  7.810000  7.841365  6.713768  6.725953  8.128805  7.496760  7.611842  7.512987  7.529541  7.305732  7.326087  7.212062  6.850000  6.909565 
dram[7]:  7.860558  7.752456  7.599222  7.233333  7.164410  6.921495  7.981609  8.093240  6.696078  6.347584  7.270103  7.210634  7.853814  7.904051  6.994718  6.688552 
dram[8]:  7.603083  7.403377  7.540541  7.719368  6.531084  6.771639  8.131147  7.873016  7.328326  7.055785  7.486199  7.330561  7.659091  7.920940  7.250000  6.850000 
dram[9]:  7.172598  7.478664  7.482759  7.719368  7.394366  7.304175  7.730512  7.979311  7.057851  6.519084  7.518124  7.518124  8.023809  7.853814  6.905861  6.845070 
dram[10]:  7.903922  7.605660  7.395833  7.395833  6.422338  6.467487  8.284010  8.090909  7.146443  6.887097  7.125257  6.871287  7.832644  7.674089  7.186691  7.213358 
average row locality = 651891/88561 = 7.360926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2646      2645      2631      2631      2516      2516      2308      2308      2351      2351      2344      2344      2559      2559      2647      2647 
dram[1]:      2645      2645      2589      2589      2560      2560      2309      2309      2351      2351      2349      2349      2560      2560      2647      2646 
dram[2]:      2688      2688      2588      2588      2560      2560      2307      2307      2352      2352      2349      2349      2560      2560      2611      2611 
dram[3]:      2688      2688      2588      2588      2560      2559      2307      2307      2352      2352      2341      2341      2560      2560      2611      2611 
dram[4]:      2688      2688      2588      2588      2527      2526      2350      2350      2352      2352      2341      2341      2559      2559      2614      2614 
dram[5]:      2645      2645      2624      2624      2524      2523      2351      2351      2351      2351      2342      2342      2559      2559      2614      2614 
dram[6]:      2645      2645      2624      2624      2516      2516      2351      2351      2351      2351      2342      2342      2517      2517      2657      2657 
dram[7]:      2644      2644      2625      2625      2514      2513      2352      2352      2323      2323      2385      2385      2517      2517      2657      2657 
dram[8]:      2644      2644      2625      2625      2501      2501      2352      2352      2323      2323      2385      2385      2517      2517      2657      2657 
dram[9]:      2687      2687      2625      2625      2499      2498      2351      2351      2324      2324      2385      2385      2517      2517      2614      2614 
dram[10]:      2687      2687      2624      2624      2504      2504      2351      2351      2324      2324      2357      2357      2559      2559      2614      2614 
total reads: 440211
bank skew: 2688/2307 = 1.17
chip skew: 40040/40003 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:       1088      1014      1159       987      1145       881       992       925      1119       975      1581      1176      1415      1125      1103      1040
dram[1]:       1085      1012      1152       975      1144       882       990       926      1120       972      1563      1174      1416      1125      1101      1040
dram[2]:       1097      1023      1150       976      1143       881       996       929      1120       974      1562      1174      1399      1123      1095      1030
dram[3]:       1096      1023      1160       982      1144       882       993       929      1120       972      1574      1190      1401      1125      1091      1030
dram[4]:       1096      1023      1156       982      1133       883       994       927      1121       973      1574      1190      1401      1125      1093      1029
dram[5]:       1091      1016      1157       978      1135       885       995       925      1121       974      1580      1193      1401      1125      1092      1030
dram[6]:       1088      1014      1156       976      1131       879       994       927      1122       973      1577      1193      1390      1131      1100      1037
dram[7]:       1088      1016      1156       975      1130       880      1006       929      1110       960      1569      1181      1390      1131      1099      1036
dram[8]:       1085      1016      1178       984      1138       878      1007       929      1108       959      1570      1182      1384      1124      1099      1037
dram[9]:       1095      1024      1178       984      1135       879      1001       929      1108       958      1569      1182      1382      1125      1089      1025
dram[10]:       1094      1024      1171       986      1136       877      1003       929      1105       957      1612      1187      1390      1119      1089      1027
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1224323 n_act=7990 n_pre=7974 n_req=59239 n_rd=160012 n_write=76944 bw_util=0.3208
n_activity=809761 dram_eff=0.5852
bk0: 10584a 1370965i bk1: 10580a 1376322i bk2: 10524a 1374167i bk3: 10524a 1376259i bk4: 10064a 1381706i bk5: 10064a 1384992i bk6: 9232a 1388814i bk7: 9232a 1389414i bk8: 9404a 1385269i bk9: 9404a 1384777i bk10: 9376a 1384728i bk11: 9376a 1387769i bk12: 10236a 1375120i bk13: 10236a 1377836i bk14: 10588a 1367468i bk15: 10588a 1370713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1224131 n_act=8054 n_pre=8038 n_req=59255 n_rd=160076 n_write=76944 bw_util=0.3209
n_activity=812025 dram_eff=0.5838
bk0: 10580a 1373644i bk1: 10580a 1378106i bk2: 10356a 1375904i bk3: 10356a 1376790i bk4: 10240a 1377945i bk5: 10240a 1378996i bk6: 9236a 1387285i bk7: 9236a 1389251i bk8: 9404a 1385128i bk9: 9404a 1387753i bk10: 9396a 1386207i bk11: 9396a 1387555i bk12: 10240a 1374964i bk13: 10240a 1377326i bk14: 10588a 1368939i bk15: 10584a 1370354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.014
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1224317 n_act=7911 n_pre=7895 n_req=59280 n_rd=160120 n_write=77000 bw_util=0.321
n_activity=810752 dram_eff=0.5849
bk0: 10752a 1369073i bk1: 10752a 1373738i bk2: 10352a 1374341i bk3: 10352a 1378153i bk4: 10240a 1378778i bk5: 10240a 1381123i bk6: 9228a 1389002i bk7: 9228a 1388827i bk8: 9408a 1384853i bk9: 9408a 1386042i bk10: 9396a 1385243i bk11: 9396a 1388370i bk12: 10240a 1374190i bk13: 10240a 1377682i bk14: 10444a 1369941i bk15: 10444a 1372167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01186
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1223817 n_act=8223 n_pre=8207 n_req=59249 n_rd=160052 n_write=76944 bw_util=0.3209
n_activity=811741 dram_eff=0.5839
bk0: 10752a 1369490i bk1: 10752a 1372308i bk2: 10352a 1375165i bk3: 10352a 1376825i bk4: 10240a 1377444i bk5: 10236a 1379334i bk6: 9228a 1386617i bk7: 9228a 1387463i bk8: 9408a 1383385i bk9: 9408a 1386018i bk10: 9364a 1385760i bk11: 9364a 1387296i bk12: 10240a 1372959i bk13: 10240a 1375921i bk14: 10444a 1369267i bk15: 10444a 1371839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbb0c75e180 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3905671), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1224156 n_act=7978 n_pre=7962 n_req=59287 n_rd=160147 n_write=77000 bw_util=0.3211
n_activity=811912 dram_eff=0.5842
bk0: 10752a 1371216i bk1: 10752a 1373950i bk2: 10352a 1375685i bk3: 10352a 1376790i bk4: 10108a 1379943i bk5: 10103a 1383571i bk6: 9400a 1386804i bk7: 9400a 1387077i bk8: 9408a 1383814i bk9: 9408a 1385320i bk10: 9364a 1384995i bk11: 9364a 1389374i bk12: 10236a 1373097i bk13: 10236a 1376744i bk14: 10456a 1370999i bk15: 10456a 1372879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01281
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1224129 n_act=8055 n_pre=8039 n_req=59255 n_rd=160076 n_write=76944 bw_util=0.3209
n_activity=812473 dram_eff=0.5835
bk0: 10580a 1371430i bk1: 10580a 1375628i bk2: 10496a 1374030i bk3: 10496a 1374218i bk4: 10096a 1378826i bk5: 10092a 1380326i bk6: 9404a 1386219i bk7: 9404a 1387562i bk8: 9404a 1383811i bk9: 9404a 1385299i bk10: 9368a 1384711i bk11: 9368a 1389200i bk12: 10236a 1375198i bk13: 10236a 1376781i bk14: 10456a 1371678i bk15: 10456a 1372647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02515
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1224133 n_act=8079 n_pre=8063 n_req=59242 n_rd=160024 n_write=76944 bw_util=0.3208
n_activity=809974 dram_eff=0.5851
bk0: 10580a 1370405i bk1: 10580a 1374538i bk2: 10496a 1374732i bk3: 10496a 1375896i bk4: 10064a 1379131i bk5: 10064a 1381064i bk6: 9404a 1385851i bk7: 9404a 1385895i bk8: 9404a 1383173i bk9: 9404a 1385515i bk10: 9368a 1384074i bk11: 9368a 1389301i bk12: 10068a 1376523i bk13: 10068a 1378063i bk14: 10628a 1369798i bk15: 10628a 1370070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1223859 n_act=8106 n_pre=8090 n_req=59297 n_rd=160132 n_write=77056 bw_util=0.3211
n_activity=810297 dram_eff=0.5854
bk0: 10576a 1371238i bk1: 10576a 1376071i bk2: 10500a 1372984i bk3: 10500a 1375885i bk4: 10056a 1379562i bk5: 10052a 1382790i bk6: 9408a 1384882i bk7: 9408a 1387151i bk8: 9292a 1385671i bk9: 9292a 1386038i bk10: 9540a 1381911i bk11: 9540a 1385450i bk12: 10068a 1374937i bk13: 10068a 1379109i bk14: 10628a 1370006i bk15: 10628a 1370724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1224219 n_act=8032 n_pre=8016 n_req=59244 n_rd=160032 n_write=76944 bw_util=0.3208
n_activity=811557 dram_eff=0.584
bk0: 10576a 1372753i bk1: 10576a 1374874i bk2: 10500a 1374468i bk3: 10500a 1377391i bk4: 10004a 1381560i bk5: 10004a 1381914i bk6: 9408a 1385671i bk7: 9408a 1386272i bk8: 9292a 1384309i bk9: 9292a 1387383i bk10: 9540a 1383419i bk11: 9540a 1386225i bk12: 10068a 1376221i bk13: 10068a 1378590i bk14: 10628a 1370599i bk15: 10628a 1369442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00427
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1224255 n_act=8024 n_pre=8008 n_req=59239 n_rd=160012 n_write=76944 bw_util=0.3208
n_activity=811036 dram_eff=0.5843
bk0: 10748a 1369300i bk1: 10748a 1372586i bk2: 10500a 1374214i bk3: 10500a 1375924i bk4: 9996a 1382718i bk5: 9992a 1384225i bk6: 9404a 1385961i bk7: 9404a 1387300i bk8: 9296a 1386650i bk9: 9296a 1386273i bk10: 9540a 1382883i bk11: 9540a 1384403i bk12: 10068a 1375236i bk13: 10068a 1378779i bk14: 10456a 1370444i bk15: 10456a 1373563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99753
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1477243 n_nop=1223823 n_act=8110 n_pre=8094 n_req=59304 n_rd=160160 n_write=77056 bw_util=0.3212
n_activity=814706 dram_eff=0.5823
bk0: 10748a 1370203i bk1: 10748a 1373399i bk2: 10496a 1374816i bk3: 10496a 1374250i bk4: 10016a 1380564i bk5: 10016a 1382650i bk6: 9404a 1384381i bk7: 9404a 1388145i bk8: 9296a 1387245i bk9: 9296a 1388440i bk10: 9428a 1383142i bk11: 9428a 1387864i bk12: 10236a 1373651i bk13: 10236a 1377201i bk14: 10456a 1371939i bk15: 10456a 1373070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 20002, Miss_rate = 0.675, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 20001, Miss_rate = 0.676, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 20010, Miss_rate = 0.676, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 20009, Miss_rate = 0.676, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 20015, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 20015, Miss_rate = 0.676, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 20007, Miss_rate = 0.676, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 20006, Miss_rate = 0.676, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 20019, Miss_rate = 0.676, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 20018, Miss_rate = 0.675, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 20010, Miss_rate = 0.675, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 20009, Miss_rate = 0.676, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 20003, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 20003, Miss_rate = 0.676, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 20017, Miss_rate = 0.675, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 20016, Miss_rate = 0.675, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 20004, Miss_rate = 0.675, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 20004, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 20002, Miss_rate = 0.676, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 20001, Miss_rate = 0.675, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 20020, Miss_rate = 0.675, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 20020, Miss_rate = 0.675, Pending_hits = 1398, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 440211
L2_total_cache_miss_rate = 0.6756
L2_total_cache_pending_hits = 17775
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 228513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.101

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49413
	minimum = 6
	maximum = 55
Network latency average = 8.37642
	minimum = 6
	maximum = 46
Slowest packet = 1211132
Flit latency average = 6.82046
	minimum = 6
	maximum = 42
Slowest flit = 3338164
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235977
	minimum = 0.0186736 (at node 1)
	maximum = 0.0280104 (at node 23)
Accepted packet rate average = 0.0235977
	minimum = 0.0186736 (at node 1)
	maximum = 0.0280104 (at node 23)
Injected flit rate average = 0.0650388
	minimum = 0.0430304 (at node 1)
	maximum = 0.086213 (at node 42)
Accepted flit rate average= 0.0650388
	minimum = 0.0598772 (at node 1)
	maximum = 0.0898158 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.4412 (14 samples)
	minimum = 6 (14 samples)
	maximum = 156.929 (14 samples)
Network latency average = 9.03797 (14 samples)
	minimum = 6 (14 samples)
	maximum = 148.143 (14 samples)
Flit latency average = 7.76395 (14 samples)
	minimum = 6 (14 samples)
	maximum = 144.429 (14 samples)
Fragmentation average = 0.0642695 (14 samples)
	minimum = 0 (14 samples)
	maximum = 96.9286 (14 samples)
Injected packet rate average = 0.0216958 (14 samples)
	minimum = 0.0171688 (14 samples)
	maximum = 0.025752 (14 samples)
Accepted packet rate average = 0.0216958 (14 samples)
	minimum = 0.0171688 (14 samples)
	maximum = 0.025752 (14 samples)
Injected flit rate average = 0.0597973 (14 samples)
	minimum = 0.0395597 (14 samples)
	maximum = 0.0792827 (14 samples)
Accepted flit rate average = 0.0597973 (14 samples)
	minimum = 0.055056 (14 samples)
	maximum = 0.0825782 (14 samples)
Injected packet size average = 2.75617 (14 samples)
Accepted packet size average = 2.75617 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 53 sec (1973 sec)
gpgpu_simulation_rate = 204705 (inst/sec)
gpgpu_simulation_rate = 1979 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38911
gpu_sim_insn = 28848876
gpu_ipc =     741.4067
gpu_tot_sim_cycle = 4166733
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =     103.8543
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 8939
partiton_reqs_in_parallel = 856042
partiton_reqs_in_parallel_total    = 17419004
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3859
partiton_reqs_in_parallel_util = 856042
partiton_reqs_in_parallel_util_total    = 17419004
gpu_sim_cycle_parition_util = 38911
gpu_tot_sim_cycle_parition_util    = 794438
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9296
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.2799 GB/Sec
L2_BW_total  =      15.8794 GB/Sec
gpu_total_sim_rate=207446

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685238
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72406, 69579, 69703, 72253, 72419, 69601, 69712, 72260, 19340, 18549, 18629, 12041, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 167888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:449913	W0_Idle:3135628	W0_Scoreboard:27992684	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 1047 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 4166732 
mrq_lat_table:320310 	49225 	33472 	73748 	88593 	65653 	35261 	18516 	10047 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	425114 	256628 	1115 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	573126 	23624 	135 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	394235 	75317 	1236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1042 	166 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.804428  7.949248  8.090734  8.282609  7.395131  7.536260  7.769231  7.769231  8.062906  7.891720  7.384000  7.141199  8.174349  8.207244  7.355286  7.406632 
dram[1]:  8.164093  8.164093  7.510989  7.323214  7.064685  6.919520  8.537559  8.265909  8.098040  8.133479  7.070745  6.886406  8.259109  8.031496  7.688406  7.496467 
dram[2]:  8.150944  8.275862  7.945736  7.976654  7.374088  7.320652  8.375576  8.150225  8.508009  8.065076  7.736402  7.236791  8.095238  8.395061  7.038851  7.234375 
dram[3]:  8.044693  8.150944  7.735849  7.481752  6.991350  6.894198  8.613744  8.042035  7.391650  7.275929  7.096339  6.935970  7.968750  8.063241  7.362191  6.945000 
dram[4]:  8.244275  8.000000  7.854406  7.794677  7.404851  7.136691  8.354260  8.207048  7.927505  7.860465  8.184444  7.516326  7.725379  7.784351  7.459750  7.202073 
dram[5]:  8.055238  7.773897  7.907197  7.789179  7.133093  6.956141  8.627315  8.667442  7.217476  7.389662  7.503055  7.237721  8.497916  8.290650  7.486535  7.032041 
dram[6]:  7.934334  7.578853  8.154297  8.186275  7.030195  7.042705  8.509132  7.862869  7.959315  7.825263  7.855011  7.627329  7.671154  7.554924  7.173401  7.234295 
dram[7]:  8.225681  8.115163  7.909091  7.537906  7.492424  7.243590  8.358745  8.472727  6.965714  6.613020  7.595573  7.534930  8.241735  8.293139  7.296233  6.985246 
dram[8]:  7.962335  7.757798  7.879245  8.061776  6.841464  7.088448  8.511415  8.247787  7.634655  7.358149  7.815735  7.657201  8.010040  8.275933  7.581851  7.149329 
dram[9]:  7.524390  7.838476  7.791045  8.030769  7.726378  7.634241  8.102174  8.356503  7.328657  6.784787  7.848233  7.848233  8.415612  8.241735  7.177280  7.140411 
dram[10]:  8.273947  7.968635  7.702952  7.702952  6.729452  6.775862  8.667442  8.470454  7.448065  7.156556  7.444890  7.185687  8.190763  8.029528  7.486535  7.513514 
average row locality = 698515/90791 = 7.693659
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2835      2834      2815      2815      2689      2689      2481      2481      2517      2517      2506      2506      2751      2751      2839      2839 
dram[1]:      2834      2834      2770      2770      2736      2736      2482      2482      2517      2517      2512      2512      2752      2752      2839      2838 
dram[2]:      2880      2880      2769      2769      2736      2736      2480      2480      2518      2518      2512      2512      2752      2752      2800      2800 
dram[3]:      2880      2880      2769      2769      2736      2735      2480      2480      2518      2518      2504      2504      2752      2752      2800      2800 
dram[4]:      2880      2880      2769      2769      2701      2700      2526      2526      2518      2518      2504      2504      2751      2751      2803      2803 
dram[5]:      2834      2834      2807      2807      2698      2697      2527      2527      2517      2517      2505      2505      2751      2751      2803      2803 
dram[6]:      2834      2834      2807      2807      2690      2690      2527      2527      2517      2517      2505      2505      2706      2706      2849      2849 
dram[7]:      2833      2833      2808      2808      2688      2687      2528      2528      2487      2487      2551      2551      2706      2706      2849      2849 
dram[8]:      2833      2833      2808      2808      2674      2674      2528      2528      2487      2487      2551      2551      2706      2706      2849      2849 
dram[9]:      2879      2879      2808      2808      2672      2671      2527      2527      2487      2487      2551      2551      2706      2706      2803      2803 
dram[10]:      2879      2879      2807      2807      2677      2677      2527      2527      2487      2487      2521      2521      2751      2751      2803      2803 
total reads: 471715
bank skew: 2880/2480 = 1.16
chip skew: 42904/42865 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:       1030       961      1098       938      1087       840       939       876      1060       925      1492      1113      1331      1061      1043       984
dram[1]:       1028       959      1092       926      1086       841       937       877      1060       922      1475      1110      1331      1061      1042       984
dram[2]:       1039       970      1090       927      1085       840       943       880      1060       924      1473      1111      1315      1059      1036       975
dram[3]:       1038       970      1099       933      1086       840       940       881      1060       922      1484      1125      1318      1060      1032       975
dram[4]:       1038       969      1096       933      1076       841       941       878      1061       923      1484      1126      1317      1060      1034       974
dram[5]:       1033       963      1097       930      1078       843       941       876      1061       924      1490      1128      1318      1061      1033       975
dram[6]:       1030       962      1096       927      1074       837       941       879      1062       923      1487      1128      1307      1066      1041       981
dram[7]:       1030       963      1095       927      1073       838       952       880      1051       911      1480      1117      1307      1066      1040       981
dram[8]:       1027       963      1117       935      1080       836       953       880      1049       910      1480      1118      1302      1060      1039       981
dram[9]:       1037       971      1116       935      1077       838       947       880      1049       910      1480      1118      1300      1060      1031       970
dram[10]:       1036       970      1110       936      1078       835       949       880      1047       909      1520      1123      1307      1055      1031       972
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1279234 n_act=8188 n_pre=8172 n_req=63475 n_rd=171460 n_write=82440 bw_util=0.3277
n_activity=865133 dram_eff=0.587
bk0: 11340a 1436411i bk1: 11336a 1442385i bk2: 11260a 1439900i bk3: 11260a 1442203i bk4: 10756a 1448157i bk5: 10756a 1451704i bk6: 9924a 1454906i bk7: 9924a 1456388i bk8: 10068a 1451701i bk9: 10068a 1451547i bk10: 10024a 1451349i bk11: 10024a 1454612i bk12: 11004a 1440522i bk13: 11004a 1443383i bk14: 11356a 1432073i bk15: 11356a 1436111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbb05251280 :  mf: uid=9641104, sid03:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4166732), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1279019 n_act=8260 n_pre=8244 n_req=63493 n_rd=171531 n_write=82440 bw_util=0.3278
n_activity=867689 dram_eff=0.5854
bk0: 11336a 1438722i bk1: 11336a 1444152i bk2: 11080a 1441838i bk3: 11079a 1443415i bk4: 10944a 1444332i bk5: 10944a 1445359i bk6: 9928a 1453831i bk7: 9928a 1455577i bk8: 10068a 1451126i bk9: 10068a 1454186i bk10: 10048a 1452925i bk11: 10048a 1454415i bk12: 11008a 1440572i bk13: 11008a 1443265i bk14: 11356a 1434255i bk15: 11352a 1435386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1279224 n_act=8107 n_pre=8091 n_req=63518 n_rd=171576 n_write=82496 bw_util=0.3279
n_activity=866086 dram_eff=0.5867
bk0: 11520a 1434203i bk1: 11520a 1439290i bk2: 11076a 1440141i bk3: 11076a 1444116i bk4: 10944a 1445468i bk5: 10944a 1447543i bk6: 9920a 1455277i bk7: 9920a 1455597i bk8: 10072a 1451409i bk9: 10072a 1452770i bk10: 10048a 1451437i bk11: 10048a 1455060i bk12: 11008a 1439769i bk13: 11008a 1443175i bk14: 11200a 1434948i bk15: 11200a 1437481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01053
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1278700 n_act=8431 n_pre=8415 n_req=63487 n_rd=171508 n_write=82440 bw_util=0.3278
n_activity=866771 dram_eff=0.586
bk0: 11520a 1434722i bk1: 11520a 1437787i bk2: 11076a 1440930i bk3: 11076a 1442767i bk4: 10944a 1443785i bk5: 10940a 1446109i bk6: 9920a 1452551i bk7: 9920a 1453149i bk8: 10072a 1449447i bk9: 10072a 1452101i bk10: 10016a 1451923i bk11: 10016a 1453976i bk12: 11008a 1438293i bk13: 11008a 1441428i bk14: 11200a 1434338i bk15: 11200a 1437289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1279042 n_act=8176 n_pre=8160 n_req=63529 n_rd=171612 n_write=82504 bw_util=0.328
n_activity=867445 dram_eff=0.5859
bk0: 11520a 1436533i bk1: 11520a 1439863i bk2: 11076a 1441119i bk3: 11076a 1443042i bk4: 10804a 1446316i bk5: 10800a 1450290i bk6: 10104a 1452682i bk7: 10104a 1453316i bk8: 10072a 1450428i bk9: 10072a 1451801i bk10: 10016a 1451358i bk11: 10016a 1456226i bk12: 11004a 1438515i bk13: 11004a 1442182i bk14: 11212a 1436563i bk15: 11212a 1438472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1279016 n_act=8261 n_pre=8245 n_req=63493 n_rd=171532 n_write=82440 bw_util=0.3278
n_activity=868082 dram_eff=0.5851
bk0: 11336a 1436644i bk1: 11336a 1441529i bk2: 11228a 1440191i bk3: 11228a 1439815i bk4: 10792a 1445083i bk5: 10788a 1447026i bk6: 10108a 1452553i bk7: 10108a 1453967i bk8: 10068a 1450201i bk9: 10068a 1451630i bk10: 10020a 1451577i bk11: 10020a 1456005i bk12: 11004a 1440670i bk13: 11004a 1442573i bk14: 11212a 1436956i bk15: 11212a 1438377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02567
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1279040 n_act=8275 n_pre=8259 n_req=63480 n_rd=171480 n_write=82440 bw_util=0.3277
n_activity=865678 dram_eff=0.5866
bk0: 11336a 1435756i bk1: 11336a 1440210i bk2: 11228a 1440159i bk3: 11228a 1441911i bk4: 10760a 1445569i bk5: 10760a 1447751i bk6: 10108a 1451933i bk7: 10108a 1452369i bk8: 10068a 1449009i bk9: 10068a 1451859i bk10: 10020a 1450290i bk11: 10020a 1456276i bk12: 10824a 1441904i bk13: 10824a 1444155i bk14: 11396a 1435120i bk15: 11396a 1435770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01512
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1278730 n_act=8312 n_pre=8296 n_req=63539 n_rd=171596 n_write=82560 bw_util=0.3281
n_activity=865620 dram_eff=0.5872
bk0: 11332a 1436474i bk1: 11332a 1442039i bk2: 11232a 1439039i bk3: 11232a 1441985i bk4: 10752a 1445854i bk5: 10748a 1449416i bk6: 10112a 1450790i bk7: 10112a 1453599i bk8: 9948a 1451816i bk9: 9948a 1452474i bk10: 10204a 1448097i bk11: 10204a 1451797i bk12: 10824a 1440859i bk13: 10824a 1444538i bk14: 11396a 1434956i bk15: 11396a 1436156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99903
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1279118 n_act=8232 n_pre=8216 n_req=63482 n_rd=171488 n_write=82440 bw_util=0.3278
n_activity=866814 dram_eff=0.5859
bk0: 11332a 1438500i bk1: 11332a 1441064i bk2: 11232a 1440151i bk3: 11232a 1443605i bk4: 10696a 1447817i bk5: 10696a 1448837i bk6: 10112a 1451900i bk7: 10112a 1452634i bk8: 9948a 1450469i bk9: 9948a 1453844i bk10: 10204a 1449789i bk11: 10204a 1452678i bk12: 10824a 1441686i bk13: 10824a 1444393i bk14: 11396a 1435850i bk15: 11396a 1435080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1279146 n_act=8232 n_pre=8216 n_req=63475 n_rd=171460 n_write=82440 bw_util=0.3277
n_activity=866194 dram_eff=0.5862
bk0: 11516a 1434423i bk1: 11516a 1438548i bk2: 11232a 1440120i bk3: 11232a 1442154i bk4: 10688a 1449073i bk5: 10684a 1451056i bk6: 10108a 1451735i bk7: 10108a 1453723i bk8: 9948a 1452901i bk9: 9948a 1452932i bk10: 10204a 1449398i bk11: 10204a 1450774i bk12: 10824a 1440750i bk13: 10824a 1444211i bk14: 11212a 1435371i bk15: 11212a 1439311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99662
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1549494 n_nop=1278698 n_act=8318 n_pre=8302 n_req=63544 n_rd=171616 n_write=82560 bw_util=0.3281
n_activity=870655 dram_eff=0.5839
bk0: 11516a 1435306i bk1: 11516a 1439483i bk2: 11228a 1440616i bk3: 11228a 1440453i bk4: 10708a 1447247i bk5: 10708a 1449477i bk6: 10108a 1451115i bk7: 10108a 1455206i bk8: 9948a 1453704i bk9: 9948a 1455160i bk10: 10084a 1449760i bk11: 10084a 1454528i bk12: 11004a 1439054i bk13: 11004a 1442757i bk14: 11212a 1437324i bk15: 11212a 1438727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0078

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21433, Miss_rate = 0.675, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21432, Miss_rate = 0.676, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21442, Miss_rate = 0.676, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21441, Miss_rate = 0.676, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21447, Miss_rate = 0.676, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21447, Miss_rate = 0.676, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21439, Miss_rate = 0.677, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21438, Miss_rate = 0.677, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21452, Miss_rate = 0.676, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21451, Miss_rate = 0.676, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21442, Miss_rate = 0.676, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21441, Miss_rate = 0.676, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21435, Miss_rate = 0.676, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 21435, Miss_rate = 0.676, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21450, Miss_rate = 0.675, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21449, Miss_rate = 0.675, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21436, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21436, Miss_rate = 0.676, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21433, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21432, Miss_rate = 0.675, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21452, Miss_rate = 0.675, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21452, Miss_rate = 0.675, Pending_hits = 1401, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 471715
L2_total_cache_miss_rate = 0.6757
L2_total_cache_pending_hits = 17830
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 244897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59457
	minimum = 6
	maximum = 43
Network latency average = 8.46229
	minimum = 6
	maximum = 40
Slowest packet = 1304841
Flit latency average = 6.9442
	minimum = 6
	maximum = 36
Slowest flit = 3596293
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239034
	minimum = 0.0189154 (at node 0)
	maximum = 0.0283732 (at node 3)
Accepted packet rate average = 0.0239034
	minimum = 0.0189154 (at node 0)
	maximum = 0.0283732 (at node 3)
Injected flit rate average = 0.0658813
	minimum = 0.0435878 (at node 0)
	maximum = 0.0873297 (at node 42)
Accepted flit rate average= 0.0658813
	minimum = 0.0606528 (at node 0)
	maximum = 0.0909792 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.38476 (15 samples)
	minimum = 6 (15 samples)
	maximum = 149.333 (15 samples)
Network latency average = 8.99959 (15 samples)
	minimum = 6 (15 samples)
	maximum = 140.933 (15 samples)
Flit latency average = 7.7093 (15 samples)
	minimum = 6 (15 samples)
	maximum = 137.2 (15 samples)
Fragmentation average = 0.0599848 (15 samples)
	minimum = 0 (15 samples)
	maximum = 90.4667 (15 samples)
Injected packet rate average = 0.0218429 (15 samples)
	minimum = 0.0172852 (15 samples)
	maximum = 0.0259267 (15 samples)
Accepted packet rate average = 0.0218429 (15 samples)
	minimum = 0.0172852 (15 samples)
	maximum = 0.0259267 (15 samples)
Injected flit rate average = 0.0602029 (15 samples)
	minimum = 0.0398283 (15 samples)
	maximum = 0.0798191 (15 samples)
Accepted flit rate average = 0.0602029 (15 samples)
	minimum = 0.0554291 (15 samples)
	maximum = 0.0831383 (15 samples)
Injected packet size average = 2.75617 (15 samples)
Accepted packet size average = 2.75617 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 46 sec (2086 sec)
gpgpu_simulation_rate = 207446 (inst/sec)
gpgpu_simulation_rate = 1997 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39296
gpu_sim_insn = 28848876
gpu_ipc =     734.1428
gpu_tot_sim_cycle = 4428179
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =     104.2374
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 9350
partiton_reqs_in_parallel = 864512
partiton_reqs_in_parallel_total    = 18275046
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3222
partiton_reqs_in_parallel_util = 864512
partiton_reqs_in_parallel_util_total    = 18275046
gpu_sim_cycle_parition_util = 39296
gpu_tot_sim_cycle_parition_util    = 833349
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9328
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.1701 GB/Sec
L2_BW_total  =      15.9373 GB/Sec
gpu_total_sim_rate=209810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9264466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77233, 74220, 74350, 77067, 77246, 74245, 74359, 77067, 19340, 18549, 18629, 12041, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 167931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:479745	W0_Idle:3151437	W0_Scoreboard:29134857	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 995 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 4428178 
mrq_lat_table:339113 	51633 	35465 	79424 	95833 	71276 	38593 	20032 	10080 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	453493 	274730 	1138 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	617439 	25801 	147 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	420846 	80032 	1294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1119 	167 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.495017  7.645763  7.941489  8.084838  7.190476  7.314879  7.471043  7.442307  7.763209  7.702913  7.157895  6.895105  7.998155  8.057621  7.189189  7.235200 
dram[1]:  7.998227  7.998227  7.280731  7.161765  6.801887  6.655385  8.342672  8.098327  8.046653  8.079430  6.881533  6.763699  8.074488  7.840868  7.561873  7.363192 
dram[2]:  7.863481  7.972318  7.853046  7.881295  7.138614  6.977419  8.060416  7.800403  8.181443  7.795678  7.552581  7.028470  7.985267  8.227704  6.749240  6.895963 
dram[3]:  7.903945  8.000000  7.529210  7.303333  6.717391  6.674383  8.374459  7.769076  7.280734  7.227687  6.828125  6.711604  7.756709  7.869328  7.280328  6.790520 
dram[4]:  8.027875  7.810170  7.769504  7.660839  7.224490  6.916938  8.028340  7.900398  7.765166  7.704854  8.075975  7.378987  7.539130  7.539130  7.156199  6.976452 
dram[5]:  7.818024  7.543478  7.642123  7.513468  6.959016  6.757962  8.334034  8.476496  7.021239  7.252285  7.205128  7.000000  8.288719  8.072626  7.345455  6.847457 
dram[6]:  7.632826  7.395082  7.998208  7.998208  6.821256  6.810289  8.230290  7.658301  7.824458  7.732944  7.713726  7.507634  7.397906  7.296041  7.007716  7.040310 
dram[7]:  7.996454  7.816291  7.591837  7.223301  7.274914  7.008278  8.164609  8.336135  6.764298  6.451240  7.329091  7.276173  8.105163  8.151923  7.139937  6.797904 
dram[8]:  7.735849  7.579832  7.777003  7.971428  6.486111  6.671429  8.164609  8.065041  7.578641  7.268157  7.577068  7.382784  7.777982  7.923365  7.444263  6.964724 
dram[9]:  7.312698  7.540098  7.566102  7.777003  7.528674  7.394366  7.902390  8.063008  7.111111  6.605753  7.548689  7.548689  8.199226  7.983051  6.998425  6.922118 
dram[10]:  8.054195  7.755892  7.513468  7.513468  6.450920  6.490741  8.369198  8.299163  7.352166  7.111111  7.292279  7.058719  7.954128  7.727273  7.419032  7.345455 
average row locality = 745139/99575 = 7.483193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3024      3023      3007      3007      2876      2876      2638      2638      2687      2687      2680      2680      2927      2927      3026      3026 
dram[1]:      3023      3023      2959      2959      2926      2926      2639      2639      2687      2687      2686      2686      2928      2928      3026      3025 
dram[2]:      3072      3072      2958      2958      2926      2926      2637      2637      2688      2688      2686      2686      2928      2928      2985      2985 
dram[3]:      3072      3072      2958      2958      2926      2925      2637      2637      2688      2688      2677      2677      2928      2928      2985      2985 
dram[4]:      3072      3072      2958      2958      2888      2887      2686      2686      2688      2688      2677      2677      2927      2927      2988      2988 
dram[5]:      3023      3023      2999      2999      2885      2884      2687      2687      2687      2687      2678      2678      2927      2927      2988      2988 
dram[6]:      3023      3023      2999      2999      2876      2876      2687      2687      2687      2687      2678      2678      2879      2879      3037      3037 
dram[7]:      3022      3022      3000      3000      2874      2873      2688      2688      2655      2655      2727      2727      2879      2879      3037      3037 
dram[8]:      3022      3022      3000      3000      2859      2859      2688      2688      2655      2655      2727      2727      2879      2879      3037      3037 
dram[9]:      3071      3071      3000      3000      2857      2856      2687      2687      2656      2656      2727      2727      2879      2879      2988      2988 
dram[10]:      3071      3071      2999      2999      2862      2862      2687      2687      2656      2656      2695      2695      2927      2927      2988      2988 
total reads: 503219
bank skew: 3072/2637 = 1.16
chip skew: 45770/45729 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:        980       915      1042       891      1030       798       896       836      1007       880      1411      1056      1266      1012       993       937
dram[1]:        977       913      1036       881      1029       799       894       838      1008       878      1395      1054      1266      1012       992       937
dram[2]:        988       923      1034       882      1028       798       900       840      1007       880      1394      1055      1252      1011       986       929
dram[3]:        987       923      1043       887      1028       799       897       841      1008       878      1404      1068      1254      1012       983       929
dram[4]:        987       923      1040       887      1019       800       898       838      1008       879      1404      1069      1254      1012       984       928
dram[5]:        983       916      1041       884      1021       802       898       837      1009       880      1409      1071      1254      1012       983       929
dram[6]:        980       915      1039       882      1017       796       898       839      1010       879      1407      1071      1244      1017       990       934
dram[7]:        980       916      1039       881      1017       797       908       840       999       867      1401      1060      1244      1017       990       934
dram[8]:        977       917      1059       889      1023       795       909       840       997       867      1401      1061      1239      1011       989       935
dram[9]:        986       924      1059       889      1021       796       904       840       997       866      1400      1061      1237      1012       981       925
dram[10]:        985       923      1053       890      1022       794       905       840       995       865      1438      1066      1244      1007       981       926
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333628 n_act=8998 n_pre=8982 n_req=67713 n_rd=182916 n_write=87936 bw_util=0.3339
n_activity=924432 dram_eff=0.586
bk0: 12096a 1502017i bk1: 12092a 1508071i bk2: 12028a 1505942i bk3: 12028a 1508056i bk4: 11504a 1513981i bk5: 11504a 1518093i bk6: 10552a 1521436i bk7: 10552a 1523444i bk8: 10748a 1518146i bk9: 10748a 1518103i bk10: 10720a 1517973i bk11: 10720a 1521525i bk12: 11708a 1506869i bk13: 11708a 1509924i bk14: 12104a 1497634i bk15: 12104a 1501651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333524 n_act=9014 n_pre=8998 n_req=67731 n_rd=182988 n_write=87936 bw_util=0.334
n_activity=926803 dram_eff=0.5846
bk0: 12092a 1504942i bk1: 12092a 1510361i bk2: 11836a 1507632i bk3: 11836a 1509139i bk4: 11704a 1509802i bk5: 11704a 1510748i bk6: 10556a 1520219i bk7: 10556a 1522789i bk8: 10748a 1517757i bk9: 10748a 1521058i bk10: 10744a 1519331i bk11: 10744a 1521361i bk12: 11712a 1507221i bk13: 11712a 1510030i bk14: 12104a 1500092i bk15: 12100a 1501244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333574 n_act=8931 n_pre=8915 n_req=67760 n_rd=183040 n_write=88000 bw_util=0.3341
n_activity=925668 dram_eff=0.5856
bk0: 12288a 1499498i bk1: 12288a 1504832i bk2: 11832a 1506173i bk3: 11832a 1510143i bk4: 11704a 1511039i bk5: 11704a 1513513i bk6: 10548a 1521752i bk7: 10548a 1522962i bk8: 10752a 1518052i bk9: 10752a 1519438i bk10: 10744a 1518122i bk11: 10744a 1521998i bk12: 11712a 1506279i bk13: 11712a 1509932i bk14: 11940a 1500436i bk15: 11940a 1502925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333130 n_act=9223 n_pre=9207 n_req=67725 n_rd=182964 n_write=87936 bw_util=0.3339
n_activity=925804 dram_eff=0.5852
bk0: 12288a 1500262i bk1: 12288a 1503640i bk2: 11832a 1506365i bk3: 11832a 1508714i bk4: 11704a 1509266i bk5: 11700a 1511787i bk6: 10548a 1519045i bk7: 10548a 1519884i bk8: 10752a 1515978i bk9: 10752a 1518792i bk10: 10708a 1518345i bk11: 10708a 1520708i bk12: 11712a 1504497i bk13: 11712a 1507701i bk14: 11940a 1500238i bk15: 11940a 1503324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333504 n_act=8952 n_pre=8936 n_req=67767 n_rd=183068 n_write=88000 bw_util=0.3341
n_activity=926430 dram_eff=0.5852
bk0: 12288a 1502250i bk1: 12288a 1505446i bk2: 11832a 1506842i bk3: 11832a 1508743i bk4: 11552a 1512162i bk5: 11548a 1516300i bk6: 10744a 1519288i bk7: 10744a 1520210i bk8: 10752a 1517088i bk9: 10752a 1518358i bk10: 10708a 1518047i bk11: 10708a 1523160i bk12: 11708a 1504802i bk13: 11708a 1508695i bk14: 11952a 1502004i bk15: 11952a 1504252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02716
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333414 n_act=9069 n_pre=9053 n_req=67731 n_rd=182988 n_write=87936 bw_util=0.334
n_activity=927334 dram_eff=0.5843
bk0: 12092a 1502222i bk1: 12092a 1507290i bk2: 11996a 1505453i bk3: 11996a 1505260i bk4: 11540a 1511037i bk5: 11536a 1513005i bk6: 10748a 1519203i bk7: 10748a 1520785i bk8: 10748a 1516687i bk9: 10748a 1518543i bk10: 10712a 1518509i bk11: 10712a 1523036i bk12: 11708a 1507081i bk13: 11708a 1508907i bk14: 11952a 1502734i bk15: 11952a 1504170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0449
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333490 n_act=9061 n_pre=9045 n_req=67716 n_rd=182928 n_write=87936 bw_util=0.3339
n_activity=924759 dram_eff=0.5858
bk0: 12092a 1501070i bk1: 12092a 1506246i bk2: 11996a 1505733i bk3: 11996a 1507712i bk4: 11504a 1511320i bk5: 11504a 1513878i bk6: 10748a 1518539i bk7: 10748a 1519496i bk8: 10748a 1515530i bk9: 10748a 1518682i bk10: 10712a 1516947i bk11: 10712a 1523277i bk12: 11516a 1508028i bk13: 11516a 1510896i bk14: 12148a 1500889i bk15: 12148a 1501285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03441
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333104 n_act=9128 n_pre=9112 n_req=67779 n_rd=183052 n_write=88064 bw_util=0.3342
n_activity=924320 dram_eff=0.5866
bk0: 12088a 1502078i bk1: 12088a 1507886i bk2: 12000a 1504307i bk3: 12000a 1507324i bk4: 11496a 1511261i bk5: 11492a 1515333i bk6: 10752a 1517519i bk7: 10752a 1520540i bk8: 10620a 1518022i bk9: 10620a 1519149i bk10: 10908a 1514277i bk11: 10908a 1518334i bk12: 11516a 1507564i bk13: 11516a 1510963i bk14: 12148a 1500252i bk15: 12148a 1501619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02071
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333524 n_act=9040 n_pre=9024 n_req=67718 n_rd=182936 n_write=87936 bw_util=0.3339
n_activity=925776 dram_eff=0.5852
bk0: 12088a 1504221i bk1: 12088a 1506950i bk2: 12000a 1505693i bk3: 12000a 1509613i bk4: 11436a 1513312i bk5: 11436a 1514450i bk6: 10752a 1518063i bk7: 10752a 1519225i bk8: 10620a 1517392i bk9: 10620a 1520810i bk10: 10908a 1516410i bk11: 10908a 1519318i bk12: 11516a 1508076i bk13: 11516a 1511175i bk14: 12148a 1501575i bk15: 12148a 1500792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02265
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333508 n_act=9058 n_pre=9042 n_req=67713 n_rd=182916 n_write=87936 bw_util=0.3339
n_activity=925160 dram_eff=0.5855
bk0: 12284a 1499891i bk1: 12284a 1503831i bk2: 12000a 1505170i bk3: 12000a 1507477i bk4: 11428a 1515076i bk5: 11424a 1517058i bk6: 10748a 1518392i bk7: 10748a 1520596i bk8: 10624a 1519145i bk9: 10624a 1519754i bk10: 10908a 1515414i bk11: 10908a 1517681i bk12: 11516a 1507122i bk13: 11516a 1510841i bk14: 11952a 1500989i bk15: 11952a 1505028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01947
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbb057f8520 :  mf: uid=10283748, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4428178), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1622460 n_nop=1333129 n_act=9102 n_pre=9086 n_req=67786 n_rd=183079 n_write=88064 bw_util=0.3342
n_activity=929070 dram_eff=0.5837
bk0: 12284a 1500813i bk1: 12284a 1505192i bk2: 11996a 1505830i bk3: 11996a 1505921i bk4: 11448a 1512646i bk5: 11447a 1515603i bk6: 10748a 1517510i bk7: 10748a 1521866i bk8: 10624a 1520623i bk9: 10624a 1522328i bk10: 10780a 1516498i bk11: 10780a 1521177i bk12: 11708a 1505670i bk13: 11708a 1509320i bk14: 11952a 1503463i bk15: 11952a 1504230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0321

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22865, Miss_rate = 0.675, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22864, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22874, Miss_rate = 0.676, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22873, Miss_rate = 0.676, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22880, Miss_rate = 0.676, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22880, Miss_rate = 0.676, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22871, Miss_rate = 0.677, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22870, Miss_rate = 0.677, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22884, Miss_rate = 0.676, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22883, Miss_rate = 0.676, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22874, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22873, Miss_rate = 0.676, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22866, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22866, Miss_rate = 0.676, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22882, Miss_rate = 0.675, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22881, Miss_rate = 0.675, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22867, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22867, Miss_rate = 0.676, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22865, Miss_rate = 0.676, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22864, Miss_rate = 0.676, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22885, Miss_rate = 0.675, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22885, Miss_rate = 0.675, Pending_hits = 1410, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 503219
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 17951
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 261281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53495
	minimum = 6
	maximum = 42
Network latency average = 8.40959
	minimum = 6
	maximum = 39
Slowest packet = 1396899
Flit latency average = 6.87472
	minimum = 6
	maximum = 35
Slowest flit = 4066214
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236692
	minimum = 0.0187301 (at node 0)
	maximum = 0.0280952 (at node 11)
Accepted packet rate average = 0.0236692
	minimum = 0.0187301 (at node 0)
	maximum = 0.0280952 (at node 11)
Injected flit rate average = 0.0652358
	minimum = 0.0431607 (at node 0)
	maximum = 0.0864741 (at node 42)
Accepted flit rate average= 0.0652358
	minimum = 0.0600585 (at node 0)
	maximum = 0.0900878 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.33164 (16 samples)
	minimum = 6 (16 samples)
	maximum = 142.625 (16 samples)
Network latency average = 8.96272 (16 samples)
	minimum = 6 (16 samples)
	maximum = 134.562 (16 samples)
Flit latency average = 7.65714 (16 samples)
	minimum = 6 (16 samples)
	maximum = 130.812 (16 samples)
Fragmentation average = 0.0562358 (16 samples)
	minimum = 0 (16 samples)
	maximum = 84.8125 (16 samples)
Injected packet rate average = 0.0219571 (16 samples)
	minimum = 0.0173755 (16 samples)
	maximum = 0.0260622 (16 samples)
Accepted packet rate average = 0.0219571 (16 samples)
	minimum = 0.0173755 (16 samples)
	maximum = 0.0260622 (16 samples)
Injected flit rate average = 0.0605174 (16 samples)
	minimum = 0.0400365 (16 samples)
	maximum = 0.0802351 (16 samples)
Accepted flit rate average = 0.0605174 (16 samples)
	minimum = 0.0557185 (16 samples)
	maximum = 0.0835726 (16 samples)
Injected packet size average = 2.75617 (16 samples)
Accepted packet size average = 2.75617 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 40 sec (2200 sec)
gpgpu_simulation_rate = 209810 (inst/sec)
gpgpu_simulation_rate = 2012 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38939
gpu_sim_insn = 28848876
gpu_ipc =     740.8736
gpu_tot_sim_cycle = 4689268
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =     104.5858
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 9947
partiton_reqs_in_parallel = 856658
partiton_reqs_in_parallel_total    = 19139558
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2643
partiton_reqs_in_parallel_util = 856658
partiton_reqs_in_parallel_util_total    = 19139558
gpu_sim_cycle_parition_util = 38939
gpu_tot_sim_cycle_parition_util    = 872645
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9357
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.1985 GB/Sec
L2_BW_total  =      15.9899 GB/Sec
gpu_total_sim_rate=211940

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9843694
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82060, 78864, 78997, 81880, 82073, 78893, 79006, 81877, 19340, 18549, 18629, 12041, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 167970
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 463
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:510192	W0_Idle:3166515	W0_Scoreboard:30260773	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 950 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 4689267 
mrq_lat_table:361395 	55804 	38071 	83832 	101048 	75542 	41173 	21044 	10164 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	486751 	287953 	1161 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	662023 	27710 	154 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	447247 	84916 	1393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1194 	169 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.807817  7.961794  8.219723  8.364436  7.475793  7.602716  7.758945  7.729831  8.070881  8.009505  7.435169  7.167808  8.314748  8.375000  7.457365  7.503900 
dram[1]:  8.321180  8.321180  7.522654  7.402866  7.081916  6.931921  8.639413  8.393075  8.326087  8.359127  7.155290  7.035235  8.392015  8.155203  7.833876  7.633333 
dram[2]:  8.187291  8.298306  8.125875  8.154386  7.426256  7.261490  8.354970  8.092338  8.495968  8.072797  7.837383  7.304878  8.301616  8.547135  7.007419  7.177812 
dram[3]:  8.228572  8.326530  7.772575  7.570033  6.995420  6.951442  8.671579  8.060665  7.525000  7.471631  7.102041  6.983278  8.069808  8.184071  7.520700  7.028274 
dram[4]:  8.354949  8.132891  8.041522  7.931741  7.512521  7.198400  8.327416  8.198058  8.011407  7.950943  8.368737  7.662385  7.875639  7.875639  7.419152  7.237366 
dram[5]:  8.137521  7.857377  7.888333  7.784540  7.241546  7.035994  8.671458  8.779626  7.263793  7.496441  7.485663  7.277003  8.608938  8.390200  7.585875  7.106767 
dram[6]:  7.948590  7.705788  8.274475  8.274475  7.101266  7.090047  8.531313  7.952919  8.070881  7.979167  8.001916  7.792911  7.701874  7.572865  7.272590  7.305598 
dram[7]:  8.319445  8.135823  7.863787  7.490506  7.564924  7.292683  8.498994  8.638037  7.001689  6.685484  7.615658  7.561838  8.418994  8.466292  7.406442  7.059941 
dram[8]:  8.053782  7.894563  8.051021  8.247387  6.757208  6.946958  8.464930  8.364356  7.791353  7.481949  7.867647  7.670251  8.087657  8.234973  7.714057  7.229042 
dram[9]:  7.624610  7.857143  7.837749  8.051021  7.822495  7.685665  8.231969  8.395626  7.349291  6.839934  7.838828  7.838828  8.514124  8.295413  7.237366  7.182371 
dram[10]:  8.381849  8.077558  7.810231  7.784540  6.720965  6.761760  8.671458  8.600815  7.563869  7.323321  7.575540  7.337979  8.270125  8.012132  7.709625  7.634895 
average row locality = 791763/101919 = 7.768551
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3213      3212      3191      3191      3049      3049      2811      2811      2853      2853      2842      2842      3119      3119      3218      3218 
dram[1]:      3212      3212      3140      3140      3102      3102      2812      2812      2853      2853      2849      2849      3120      3120      3218      3217 
dram[2]:      3264      3264      3139      3139      3102      3102      2810      2810      2854      2854      2849      2849      3120      3120      3174      3174 
dram[3]:      3264      3264      3139      3139      3102      3101      2810      2810      2854      2854      2840      2840      3120      3120      3174      3174 
dram[4]:      3264      3264      3139      3139      3062      3061      2862      2862      2854      2854      2840      2840      3119      3119      3177      3177 
dram[5]:      3212      3212      3182      3182      3059      3058      2863      2863      2853      2853      2841      2841      3119      3119      3177      3177 
dram[6]:      3212      3212      3182      3182      3050      3050      2863      2863      2853      2853      2841      2841      3068      3068      3229      3229 
dram[7]:      3211      3211      3183      3183      3048      3047      2864      2864      2819      2819      2893      2893      3068      3068      3229      3229 
dram[8]:      3211      3211      3183      3183      3032      3032      2864      2864      2819      2819      2893      2893      3068      3068      3229      3229 
dram[9]:      3263      3263      3183      3183      3030      3029      2863      2863      2819      2819      2893      2893      3068      3068      3177      3177 
dram[10]:      3263      3263      3182      3182      3035      3035      2863      2863      2819      2819      2859      2859      3119      3119      3177      3177 
total reads: 534723
bank skew: 3264/2810 = 1.16
chip skew: 48634/48591 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:        936       874       995       853       985       766       855       799       961       842      1342      1007      1201       962       947       894
dram[1]:        933       872       990       843       984       767       853       800       962       839      1327      1005      1201       962       945       894
dram[2]:        943       882       988       844       983       766       859       802       961       841      1325      1006      1187       961       940       886
dram[3]:        942       882       996       849       984       767       856       803       962       839      1335      1018      1189       962       937       886
dram[4]:        942       882       993       849       975       767       857       800       962       840      1335      1019      1189       962       939       885
dram[5]:        938       875       994       846       977       769       857       799       962       841      1340      1021      1189       962       937       886
dram[6]:        935       874       993       844       973       764       856       801       963       840      1338      1021      1180       966       944       892
dram[7]:        935       875       993       843       972       765       866       802       954       829      1332      1011      1180       967       944       891
dram[8]:        932       876      1012       851       978       763       867       803       951       828      1332      1012      1175       961       943       892
dram[9]:        941       883      1011       851       976       764       862       803       952       828      1331      1012      1173       962       936       882
dram[10]:        940       882      1005       852       977       762       864       802       950       827      1367      1016      1180       958       936       884
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388575 n_act=9204 n_pre=9188 n_req=71949 n_rd=194364 n_write=93432 bw_util=0.3396
n_activity=980477 dram_eff=0.5871
bk0: 12852a 1567693i bk1: 12848a 1574582i bk2: 12764a 1571906i bk3: 12764a 1573951i bk4: 12196a 1580652i bk5: 12196a 1584757i bk6: 11244a 1588206i bk7: 11244a 1590262i bk8: 11412a 1584644i bk9: 11412a 1584661i bk10: 11368a 1584479i bk11: 11368a 1588519i bk12: 12476a 1572583i bk13: 12476a 1575713i bk14: 12872a 1562883i bk15: 12872a 1567442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbb05bb5ae0 :  mf: uid=10926392, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4689267), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388448 n_act=9228 n_pre=9212 n_req=71969 n_rd=194443 n_write=93432 bw_util=0.3397
n_activity=982825 dram_eff=0.5858
bk0: 12848a 1570644i bk1: 12848a 1576634i bk2: 12560a 1573639i bk3: 12559a 1575817i bk4: 12408a 1576695i bk5: 12408a 1577132i bk6: 11248a 1586800i bk7: 11248a 1589022i bk8: 11412a 1584435i bk9: 11412a 1588012i bk10: 11396a 1586269i bk11: 11396a 1588136i bk12: 12480a 1572842i bk13: 12480a 1575777i bk14: 12872a 1565456i bk15: 12868a 1566956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0276
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388513 n_act=9137 n_pre=9121 n_req=71998 n_rd=194496 n_write=93496 bw_util=0.3399
n_activity=981683 dram_eff=0.5867
bk0: 13056a 1565263i bk1: 13056a 1570692i bk2: 12556a 1572366i bk3: 12556a 1576425i bk4: 12408a 1577543i bk5: 12408a 1580075i bk6: 11240a 1588218i bk7: 11240a 1589390i bk8: 11416a 1584315i bk9: 11416a 1585937i bk10: 11396a 1584568i bk11: 11396a 1589403i bk12: 12480a 1571804i bk13: 12480a 1575371i bk14: 12696a 1565662i bk15: 12696a 1568452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01916
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388041 n_act=9443 n_pre=9427 n_req=71963 n_rd=194420 n_write=93432 bw_util=0.3397
n_activity=981665 dram_eff=0.5865
bk0: 13056a 1566080i bk1: 13056a 1569775i bk2: 12556a 1572491i bk3: 12556a 1574822i bk4: 12408a 1575231i bk5: 12404a 1578612i bk6: 11240a 1585604i bk7: 11240a 1586374i bk8: 11416a 1582110i bk9: 11416a 1585537i bk10: 11360a 1585252i bk11: 11360a 1587917i bk12: 12480a 1570035i bk13: 12480a 1573403i bk14: 12696a 1566077i bk15: 12696a 1568577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03201
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388419 n_act=9162 n_pre=9146 n_req=72009 n_rd=194532 n_write=93504 bw_util=0.3399
n_activity=981959 dram_eff=0.5867
bk0: 13056a 1567871i bk1: 13056a 1571351i bk2: 12556a 1573083i bk3: 12556a 1574970i bk4: 12248a 1578644i bk5: 12244a 1583255i bk6: 11448a 1585389i bk7: 11448a 1586739i bk8: 11416a 1583643i bk9: 11416a 1584666i bk10: 11360a 1584680i bk11: 11360a 1590042i bk12: 12476a 1570050i bk13: 12476a 1574846i bk14: 12708a 1567143i bk15: 12708a 1570174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388333 n_act=9285 n_pre=9269 n_req=71969 n_rd=194444 n_write=93432 bw_util=0.3397
n_activity=983136 dram_eff=0.5856
bk0: 12848a 1567617i bk1: 12848a 1573443i bk2: 12728a 1571220i bk3: 12728a 1571001i bk4: 12236a 1577734i bk5: 12232a 1579488i bk6: 11452a 1585903i bk7: 11452a 1587477i bk8: 11412a 1583329i bk9: 11412a 1585112i bk10: 11364a 1585093i bk11: 11364a 1589902i bk12: 12476a 1572909i bk13: 12476a 1574458i bk14: 12708a 1568044i bk15: 12708a 1570001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03825
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388409 n_act=9277 n_pre=9261 n_req=71954 n_rd=194384 n_write=93432 bw_util=0.3397
n_activity=980466 dram_eff=0.5871
bk0: 12848a 1566794i bk1: 12848a 1572100i bk2: 12728a 1571492i bk3: 12728a 1573796i bk4: 12200a 1577789i bk5: 12200a 1580341i bk6: 11452a 1584650i bk7: 11452a 1586057i bk8: 11412a 1581870i bk9: 11412a 1585075i bk10: 11364a 1583618i bk11: 11364a 1590029i bk12: 12272a 1573762i bk13: 12272a 1576888i bk14: 12916a 1566097i bk15: 12916a 1567062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03142
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388015 n_act=9340 n_pre=9324 n_req=72021 n_rd=194516 n_write=93568 bw_util=0.34
n_activity=979715 dram_eff=0.5881
bk0: 12844a 1567545i bk1: 12844a 1574014i bk2: 12732a 1570284i bk3: 12732a 1572988i bk4: 12192a 1577241i bk5: 12188a 1581823i bk6: 11456a 1584036i bk7: 11456a 1586986i bk8: 11276a 1584408i bk9: 11276a 1585911i bk10: 11572a 1580512i bk11: 11572a 1584882i bk12: 12272a 1572823i bk13: 12272a 1576891i bk14: 12916a 1565656i bk15: 12916a 1567684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01297
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388439 n_act=9258 n_pre=9242 n_req=71956 n_rd=194392 n_write=93432 bw_util=0.3397
n_activity=981684 dram_eff=0.5864
bk0: 12844a 1569876i bk1: 12844a 1572850i bk2: 12732a 1571635i bk3: 12732a 1575809i bk4: 12128a 1580118i bk5: 12128a 1581327i bk6: 11456a 1583839i bk7: 11456a 1585437i bk8: 11276a 1584055i bk9: 11276a 1587279i bk10: 11572a 1582851i bk11: 11572a 1586073i bk12: 12272a 1573517i bk13: 12272a 1576989i bk14: 12916a 1566446i bk15: 12916a 1566361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0175
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388443 n_act=9270 n_pre=9254 n_req=71949 n_rd=194364 n_write=93432 bw_util=0.3396
n_activity=980989 dram_eff=0.5867
bk0: 13052a 1565410i bk1: 13052a 1569833i bk2: 12732a 1571040i bk3: 12732a 1573403i bk4: 12120a 1581640i bk5: 12116a 1583910i bk6: 11452a 1585253i bk7: 11452a 1587337i bk8: 11276a 1586067i bk9: 11276a 1586386i bk10: 11572a 1581738i bk11: 11572a 1584364i bk12: 12272a 1572476i bk13: 12272a 1576878i bk14: 12708a 1566337i bk15: 12708a 1570620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01377
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1694763 n_nop=1388043 n_act=9316 n_pre=9300 n_req=72026 n_rd=194536 n_write=93568 bw_util=0.34
n_activity=984809 dram_eff=0.5851
bk0: 13052a 1566498i bk1: 13052a 1571134i bk2: 12728a 1571905i bk3: 12728a 1572049i bk4: 12140a 1579458i bk5: 12140a 1582597i bk6: 11452a 1583527i bk7: 11452a 1587850i bk8: 11276a 1587567i bk9: 11276a 1589367i bk10: 11436a 1582899i bk11: 11436a 1587668i bk12: 12476a 1571316i bk13: 12476a 1574637i bk14: 12708a 1568750i bk15: 12708a 1569921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 24296, Miss_rate = 0.675, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 24295, Miss_rate = 0.676, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 24306, Miss_rate = 0.676, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 24305, Miss_rate = 0.676, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 24312, Miss_rate = 0.676, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 24312, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 24303, Miss_rate = 0.677, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 24302, Miss_rate = 0.677, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 24317, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 24316, Miss_rate = 0.676, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 24306, Miss_rate = 0.676, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 24305, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 24298, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 24298, Miss_rate = 0.676, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 24315, Miss_rate = 0.675, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 24314, Miss_rate = 0.675, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 24299, Miss_rate = 0.676, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 24299, Miss_rate = 0.676, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 24296, Miss_rate = 0.676, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 24295, Miss_rate = 0.676, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 24317, Miss_rate = 0.675, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 24317, Miss_rate = 0.675, Pending_hits = 1413, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 534723
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 18017
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 238156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.107

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54001
	minimum = 6
	maximum = 46
Network latency average = 8.41676
	minimum = 6
	maximum = 44
Slowest packet = 1491035
Flit latency average = 6.88388
	minimum = 6
	maximum = 40
Slowest flit = 4268967
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238862
	minimum = 0.0189018 (at node 0)
	maximum = 0.0283528 (at node 19)
Accepted packet rate average = 0.0238862
	minimum = 0.0189018 (at node 0)
	maximum = 0.0283528 (at node 19)
Injected flit rate average = 0.0658339
	minimum = 0.0435564 (at node 0)
	maximum = 0.0872669 (at node 42)
Accepted flit rate average= 0.0658339
	minimum = 0.0606092 (at node 0)
	maximum = 0.0909138 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.28508 (17 samples)
	minimum = 6 (17 samples)
	maximum = 136.941 (17 samples)
Network latency average = 8.9306 (17 samples)
	minimum = 6 (17 samples)
	maximum = 129.235 (17 samples)
Flit latency average = 7.61165 (17 samples)
	minimum = 6 (17 samples)
	maximum = 125.471 (17 samples)
Fragmentation average = 0.0529278 (17 samples)
	minimum = 0 (17 samples)
	maximum = 79.8235 (17 samples)
Injected packet rate average = 0.0220705 (17 samples)
	minimum = 0.0174653 (17 samples)
	maximum = 0.026197 (17 samples)
Accepted packet rate average = 0.0220705 (17 samples)
	minimum = 0.0174653 (17 samples)
	maximum = 0.026197 (17 samples)
Injected flit rate average = 0.0608302 (17 samples)
	minimum = 0.0402436 (17 samples)
	maximum = 0.0806487 (17 samples)
Accepted flit rate average = 0.0608302 (17 samples)
	minimum = 0.0560062 (17 samples)
	maximum = 0.0840045 (17 samples)
Injected packet size average = 2.75617 (17 samples)
Accepted packet size average = 2.75617 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 34 sec (2314 sec)
gpgpu_simulation_rate = 211940 (inst/sec)
gpgpu_simulation_rate = 2026 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39125
gpu_sim_insn = 28848876
gpu_ipc =     737.3514
gpu_tot_sim_cycle = 4950543
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =     104.8935
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 10282
partiton_reqs_in_parallel = 860750
partiton_reqs_in_parallel_total    = 19996216
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2131
partiton_reqs_in_parallel_util = 860750
partiton_reqs_in_parallel_util_total    = 19996216
gpu_sim_cycle_parition_util = 39125
gpu_tot_sim_cycle_parition_util    = 911584
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9383
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.6603 GB/Sec
L2_BW_total  =      16.0364 GB/Sec
gpu_total_sim_rate=213871

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10422922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86888, 83503, 83644, 86690, 86901, 83523, 83655, 86696, 24177, 23189, 23281, 16867, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 167999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 492
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:540299	W0_Idle:3182230	W0_Scoreboard:31402464	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 910 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 4950542 
mrq_lat_table:380568 	58325 	40146 	89339 	108059 	81156 	44382 	22535 	10187 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	515383 	305809 	1177 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	706417 	29801 	172 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473825 	89665 	1450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1270 	171 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.644578  7.736280  8.127419  8.206841  7.284839  7.421217  7.598604  7.572174  7.694828  7.748264  7.275410  7.055644  8.145242  8.118136  7.363242  7.341991 
dram[1]:  8.107029  8.185484  7.403904  7.230205  6.845288  6.676269  8.456310  8.201507  8.204044  8.204044  6.956182  6.891473  8.079471  7.770700  7.685801  7.415452 
dram[2]:  8.024768  8.100000  7.977346  8.003246  7.167894  7.043416  8.197741  7.928962  8.116364  7.723183  7.611301  7.157810  8.106313  8.327645  6.901934  6.959610 
dram[3]:  8.012364  8.100000  7.561350  7.402402  6.750347  6.711724  8.485380  7.843243  7.390728  7.390728  6.926447  6.883359  7.870968  7.870968  7.370206  6.882920 
dram[4]:  8.202532  8.024768  7.825397  7.703125  7.273973  6.914617  8.098003  8.010772  7.831579  7.804196  8.196297  7.401338  7.647336  7.671384  7.215007  6.993007 
dram[5]:  7.819723  7.643072  7.630699  7.584592  7.054653  6.831187  8.566218  8.566218  7.152244  7.389073  7.317355  7.083200  8.412069  8.158863  7.451565  6.973501 
dram[6]:  7.795699  7.552083  8.072348  7.995223  6.927326  6.877345  8.249537  7.655231  7.913121  7.829824  7.863233  7.645941  7.454688  7.362654  7.076177  7.066390 
dram[7]:  8.079618  7.915757  7.586102  7.194842  7.386046  7.098361  8.282003  8.375235  6.839564  6.534226  7.399674  7.399674  8.225863  8.268631  7.277778  6.904054 
dram[8]:  7.866667  7.630075  7.822430  7.996815  6.595537  6.784792  8.190825  8.043243  7.596886  7.342809  7.675127  7.497520  7.925249  7.978261  7.447522  6.979508 
dram[9]:  7.425501  7.633284  7.702454  7.846875  7.661264  7.489699  8.012568  8.129326  7.129870  6.695122  7.623529  7.597990  8.370175  8.059122  7.132668  7.082153 
dram[10]:  8.175078  7.876900  7.607576  7.584592  6.544951  6.618182  8.436673  8.404897  7.469388  7.200000  7.354201  7.211632  7.920455  7.719937  7.564297  7.473842 
average row locality = 838387/110731 = 7.571385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3402      3401      3383      3383      3236      3236      2968      2968      3023      3023      3016      3016      3295      3295      3405      3405 
dram[1]:      3401      3401      3329      3329      3292      3292      2969      2969      3023      3023      3023      3023      3296      3296      3405      3404 
dram[2]:      3456      3456      3328      3328      3292      3292      2967      2967      3024      3024      3023      3023      3296      3296      3359      3359 
dram[3]:      3456      3456      3328      3328      3292      3291      2967      2967      3024      3024      3013      3013      3296      3296      3359      3359 
dram[4]:      3456      3456      3328      3328      3249      3248      3022      3022      3024      3024      3013      3013      3295      3295      3362      3362 
dram[5]:      3401      3401      3374      3374      3246      3245      3023      3023      3023      3023      3014      3014      3295      3295      3362      3362 
dram[6]:      3401      3401      3374      3374      3236      3236      3023      3023      3023      3023      3014      3014      3241      3241      3417      3417 
dram[7]:      3400      3400      3375      3375      3234      3233      3024      3024      2987      2987      3069      3069      3241      3241      3417      3417 
dram[8]:      3400      3400      3375      3375      3217      3217      3024      3024      2987      2987      3069      3069      3241      3241      3417      3417 
dram[9]:      3455      3455      3375      3375      3215      3214      3023      3023      2988      2988      3069      3069      3241      3241      3362      3362 
dram[10]:      3455      3455      3374      3374      3220      3220      3023      3023      2988      2988      3033      3033      3295      3295      3362      3362 
total reads: 566227
bank skew: 3456/2967 = 1.16
chip skew: 51500/51455 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:        896       837       951       817       940       734       821       768       920       807      1279       962      1150       924       908       857
dram[1]:        894       836       946       808       939       735       820       769       920       804      1264       961      1150       924       906       858
dram[2]:        903       845       944       808       938       734       825       771       920       806      1263       961      1137       923       901       850
dram[3]:        903       845       952       813       939       734       822       772       921       805      1273       973      1139       924       898       850
dram[4]:        902       845       949       813       931       735       822       769       921       806      1272       974      1139       923       900       849
dram[5]:        899       839       950       810       932       737       823       768       921       807      1277       975      1139       924       898       850
dram[6]:        896       838       949       808       929       732       822       770       922       806      1275       976      1131       928       905       855
dram[7]:        896       839       949       808       928       733       832       771       913       795      1269       966      1130       929       904       855
dram[8]:        893       840       967       815       934       731       832       771       911       795      1270       968      1126       923       904       855
dram[9]:        901       846       966       815       932       732       828       771       911       794      1269       968      1124       924       897       846
dram[10]:        901       845       961       816       933       730       829       771       909       793      1302       972      1130       920       897       848
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442727 n_act=9976 n_pre=9960 n_req=76187 n_rd=205820 n_write=98928 bw_util=0.3449
n_activity=1040098 dram_eff=0.586
bk0: 13608a 1633232i bk1: 13604a 1640375i bk2: 13532a 1637337i bk3: 13532a 1639571i bk4: 12944a 1646246i bk5: 12944a 1650543i bk6: 11872a 1654598i bk7: 11872a 1657010i bk8: 12092a 1651013i bk9: 12092a 1651022i bk10: 12064a 1650658i bk11: 12064a 1655175i bk12: 13180a 1638456i bk13: 13180a 1641646i bk14: 13620a 1628215i bk15: 13620a 1632495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04362
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fbb066a2e30 :  mf: uid=11569036, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4950542), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442537 n_act=10032 n_pre=10016 n_req=76207 n_rd=205898 n_write=98928 bw_util=0.3449
n_activity=1041424 dram_eff=0.5854
bk0: 13604a 1635799i bk1: 13604a 1642090i bk2: 13316a 1638674i bk3: 13316a 1641367i bk4: 13168a 1641919i bk5: 13166a 1642267i bk6: 11876a 1652906i bk7: 11876a 1655999i bk8: 12092a 1650898i bk9: 12092a 1654578i bk10: 12092a 1652532i bk11: 12092a 1654725i bk12: 13184a 1638514i bk13: 13184a 1641432i bk14: 13620a 1630390i bk15: 13616a 1631978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442601 n_act=9933 n_pre=9917 n_req=76240 n_rd=205960 n_write=99000 bw_util=0.3451
n_activity=1040914 dram_eff=0.5859
bk0: 13824a 1630272i bk1: 13824a 1636253i bk2: 13312a 1637407i bk3: 13312a 1641975i bk4: 13168a 1643049i bk5: 13168a 1645615i bk6: 11868a 1654712i bk7: 11868a 1656218i bk8: 12096a 1650321i bk9: 12096a 1651949i bk10: 12092a 1651023i bk11: 12092a 1655993i bk12: 13184a 1637950i bk13: 13184a 1641537i bk14: 13436a 1630610i bk15: 13436a 1633248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03501
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fbb044d6f50 :  mf: uid=11569035, sid01:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (4950541), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442117 n_act=10253 n_pre=10237 n_req=76201 n_rd=205876 n_write=98928 bw_util=0.3449
n_activity=1040496 dram_eff=0.5859
bk0: 13824a 1630504i bk1: 13824a 1634845i bk2: 13312a 1637548i bk3: 13312a 1640230i bk4: 13168a 1640420i bk5: 13164a 1643789i bk6: 11868a 1652141i bk7: 11868a 1652661i bk8: 12096a 1648374i bk9: 12096a 1651842i bk10: 12052a 1651317i bk11: 12052a 1654359i bk12: 13184a 1636230i bk13: 13184a 1639498i bk14: 13436a 1631035i bk15: 13436a 1633874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04627
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442507 n_act=9966 n_pre=9950 n_req=76247 n_rd=205988 n_write=99000 bw_util=0.3451
n_activity=1040485 dram_eff=0.5862
bk0: 13824a 1632883i bk1: 13824a 1636959i bk2: 13312a 1638042i bk3: 13312a 1640198i bk4: 12996a 1643818i bk5: 12992a 1648850i bk6: 12088a 1651751i bk7: 12088a 1653363i bk8: 12096a 1650058i bk9: 12096a 1651046i bk10: 12052a 1650809i bk11: 12052a 1656294i bk12: 13180a 1635807i bk13: 13180a 1640469i bk14: 13448a 1632421i bk15: 13448a 1635461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03612
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442449 n_act=10075 n_pre=10059 n_req=76207 n_rd=205900 n_write=98928 bw_util=0.3449
n_activity=1041881 dram_eff=0.5851
bk0: 13604a 1632180i bk1: 13604a 1638532i bk2: 13496a 1636318i bk3: 13496a 1636658i bk4: 12984a 1643021i bk5: 12980a 1645000i bk6: 12092a 1652341i bk7: 12092a 1653798i bk8: 12092a 1649859i bk9: 12092a 1651434i bk10: 12056a 1651598i bk11: 12056a 1656484i bk12: 13180a 1638895i bk13: 13180a 1640478i bk14: 13448a 1633506i bk15: 13448a 1635315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05125
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442493 n_act=10087 n_pre=10071 n_req=76190 n_rd=205832 n_write=98928 bw_util=0.3449
n_activity=1039228 dram_eff=0.5865
bk0: 13604a 1631633i bk1: 13604a 1637412i bk2: 13496a 1636463i bk3: 13496a 1638953i bk4: 12944a 1642580i bk5: 12944a 1645785i bk6: 12092a 1650888i bk7: 12092a 1652505i bk8: 12092a 1648303i bk9: 12092a 1651580i bk10: 12056a 1649887i bk11: 12056a 1656244i bk12: 12964a 1639555i bk13: 12964a 1642868i bk14: 13668a 1631239i bk15: 13668a 1631750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05072
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442071 n_act=10156 n_pre=10140 n_req=76261 n_rd=205972 n_write=99072 bw_util=0.3452
n_activity=1038561 dram_eff=0.5874
bk0: 13600a 1632234i bk1: 13600a 1639185i bk2: 13500a 1635376i bk3: 13500a 1637745i bk4: 12936a 1642808i bk5: 12932a 1647201i bk6: 12096a 1649992i bk7: 12096a 1653397i bk8: 11948a 1650537i bk9: 11948a 1652522i bk10: 12276a 1646657i bk11: 12276a 1651466i bk12: 12964a 1638949i bk13: 12964a 1643065i bk14: 13668a 1631035i bk15: 13668a 1632815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03261
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442491 n_act=10084 n_pre=10068 n_req=76192 n_rd=205840 n_write=98928 bw_util=0.3449
n_activity=1040174 dram_eff=0.586
bk0: 13600a 1635465i bk1: 13600a 1638327i bk2: 13500a 1636607i bk3: 13500a 1640823i bk4: 12868a 1645085i bk5: 12868a 1646822i bk6: 12096a 1649834i bk7: 12096a 1651931i bk8: 11948a 1650131i bk9: 11948a 1653687i bk10: 12276a 1649298i bk11: 12276a 1652291i bk12: 12964a 1639875i bk13: 12964a 1643399i bk14: 13668a 1631486i bk15: 13668a 1631564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03051
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442567 n_act=10056 n_pre=10040 n_req=76187 n_rd=205820 n_write=98928 bw_util=0.3449
n_activity=1039804 dram_eff=0.5862
bk0: 13820a 1630230i bk1: 13820a 1634983i bk2: 13500a 1636088i bk3: 13500a 1638859i bk4: 12860a 1647151i bk5: 12856a 1649241i bk6: 12092a 1651518i bk7: 12092a 1653887i bk8: 11952a 1652281i bk9: 11952a 1652648i bk10: 12276a 1648113i bk11: 12276a 1650115i bk12: 12964a 1638412i bk13: 12964a 1642982i bk14: 13448a 1631515i bk15: 13448a 1636009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03202
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767411 n_nop=1442127 n_act=10114 n_pre=10098 n_req=76268 n_rd=206000 n_write=99072 bw_util=0.3452
n_activity=1043563 dram_eff=0.5847
bk0: 13820a 1631506i bk1: 13820a 1636478i bk2: 13496a 1636615i bk3: 13496a 1637214i bk4: 12880a 1644559i bk5: 12880a 1648091i bk6: 12092a 1650079i bk7: 12092a 1654568i bk8: 11952a 1654058i bk9: 11952a 1655685i bk10: 12132a 1648805i bk11: 12132a 1653657i bk12: 13180a 1636913i bk13: 13180a 1641068i bk14: 13448a 1633628i bk15: 13448a 1635562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0422

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25728, Miss_rate = 0.675, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25727, Miss_rate = 0.676, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25738, Miss_rate = 0.676, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25737, Miss_rate = 0.676, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25745, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25745, Miss_rate = 0.676, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25735, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25734, Miss_rate = 0.677, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25749, Miss_rate = 0.676, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25748, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25738, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25737, Miss_rate = 0.676, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25729, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25729, Miss_rate = 0.676, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25747, Miss_rate = 0.675, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25746, Miss_rate = 0.675, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25730, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25730, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25728, Miss_rate = 0.676, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25727, Miss_rate = 0.676, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25750, Miss_rate = 0.676, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25750, Miss_rate = 0.676, Pending_hits = 1422, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 566227
L2_total_cache_miss_rate = 0.6760
L2_total_cache_pending_hits = 18162
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.108

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53119
	minimum = 6
	maximum = 44
Network latency average = 8.4059
	minimum = 6
	maximum = 43
Slowest packet = 1603433
Flit latency average = 6.86448
	minimum = 6
	maximum = 39
Slowest flit = 4419860
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237726
	minimum = 0.018812 (at node 5)
	maximum = 0.028218 (at node 0)
Accepted packet rate average = 0.0237726
	minimum = 0.018812 (at node 5)
	maximum = 0.028218 (at node 0)
Injected flit rate average = 0.0655209
	minimum = 0.0433494 (at node 5)
	maximum = 0.0868521 (at node 42)
Accepted flit rate average= 0.0655209
	minimum = 0.060321 (at node 5)
	maximum = 0.0904815 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.2432 (18 samples)
	minimum = 6 (18 samples)
	maximum = 131.778 (18 samples)
Network latency average = 8.90145 (18 samples)
	minimum = 6 (18 samples)
	maximum = 124.444 (18 samples)
Flit latency average = 7.57014 (18 samples)
	minimum = 6 (18 samples)
	maximum = 120.667 (18 samples)
Fragmentation average = 0.0499874 (18 samples)
	minimum = 0 (18 samples)
	maximum = 75.3889 (18 samples)
Injected packet rate average = 0.0221651 (18 samples)
	minimum = 0.0175401 (18 samples)
	maximum = 0.0263093 (18 samples)
Accepted packet rate average = 0.0221651 (18 samples)
	minimum = 0.0175401 (18 samples)
	maximum = 0.0263093 (18 samples)
Injected flit rate average = 0.0610908 (18 samples)
	minimum = 0.0404161 (18 samples)
	maximum = 0.0809933 (18 samples)
Accepted flit rate average = 0.0610908 (18 samples)
	minimum = 0.0562459 (18 samples)
	maximum = 0.0843643 (18 samples)
Injected packet size average = 2.75617 (18 samples)
Accepted packet size average = 2.75617 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 28 sec (2428 sec)
gpgpu_simulation_rate = 213871 (inst/sec)
gpgpu_simulation_rate = 2038 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38949
gpu_sim_insn = 28848876
gpu_ipc =     740.6833
gpu_tot_sim_cycle = 5211642
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     105.1739
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 10789
partiton_reqs_in_parallel = 856878
partiton_reqs_in_parallel_total    = 20856966
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1664
partiton_reqs_in_parallel_util = 856878
partiton_reqs_in_parallel_util_total    = 20856966
gpu_sim_cycle_parition_util = 38949
gpu_tot_sim_cycle_parition_util    = 950709
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9408
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.1694 GB/Sec
L2_BW_total  =      16.0787 GB/Sec
gpu_total_sim_rate=215628

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002150
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91715, 88139, 88291, 91505, 91729, 88169, 88302, 91508, 24177, 23189, 23281, 16867, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 168034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 527
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:570586	W0_Idle:3197206	W0_Scoreboard:32526912	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 873 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 5211641 
mrq_lat_table:402267 	62292 	42619 	93803 	113370 	85671 	47412 	23619 	10268 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	548320 	319347 	1206 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	750754 	31956 	182 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	500104 	94680 	1540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1345 	173 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.926035  8.019461  8.376971  8.457006  7.540663  7.679448  7.883562  7.856655  7.967851  8.022146  7.524116  7.301092  8.456629  8.429037  7.603961  7.603961 
dram[1]:  8.396552  8.476266  7.642647  7.466954  7.095568  6.922973  8.721591  8.465074  8.484685  8.484685  7.201229  7.135464  8.362459  8.049844  7.905882  7.656695 
dram[2]:  8.316110  8.392638  8.195583  8.221519  7.424638  7.297721  8.492620  8.219643  8.395722  7.996604  7.865772  7.406003  8.416938  8.613334  7.133784  7.211749 
dram[3]:  8.303490  8.392638  7.801802  7.641177  6.998634  6.959239  8.750951  8.103873  7.609047  7.609047  7.172043  7.128244  8.151420  8.151420  7.606628  7.095430 
dram[4]:  8.496895  8.316110  8.043344  7.920732  7.531437  7.165242  8.395018  8.306338  8.078902  8.051282  8.458333  7.654099  7.949231  7.949231  7.471004  7.225718 
dram[5]:  8.104387  7.924556  7.873512  7.826923  7.308139  7.080282  8.870300  8.870300  7.369327  7.607431  7.568882  7.331240  8.698653  8.442810  7.688501  7.206003 
dram[6]:  8.079940  7.831872  8.345426  8.241433  7.178827  7.127841  8.548913  7.944445  8.161179  8.077187  8.121739  7.901861  7.726300  7.632930  7.332880  7.303113 
dram[7]:  8.368750  8.202144  7.828403  7.432584  7.646341  7.353373  8.581819  8.676471  7.051750  6.743814  7.656000  7.656000  8.506734  8.549915  7.516713  7.138889 
dram[8]:  8.152207  7.911374  8.091743  8.242990  6.839286  7.032486  8.489208  8.309859  7.812816  7.557912  7.935323  7.755268  8.202922  8.256536  7.710000  7.215240 
dram[9]:  7.705634  7.917511  7.945946  8.091743  7.925159  7.750779  8.308099  8.426785  7.342314  6.904620  7.883031  7.857143  8.652397  8.338284  7.366806  7.336111 
dram[10]:  8.469040  8.165671  7.850148  7.826923  6.787466  6.862259  8.706642  8.674632  7.683250  7.412800  7.607431  7.462758  8.201588  7.998452  7.802068  7.733529 
average row locality = 885011/113009 = 7.831332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3591      3590      3567      3567      3409      3409      3141      3141      3189      3189      3178      3178      3487      3487      3597      3597 
dram[1]:      3590      3590      3510      3510      3468      3468      3142      3142      3189      3189      3186      3186      3488      3488      3597      3596 
dram[2]:      3648      3648      3509      3509      3468      3468      3140      3140      3190      3190      3186      3186      3488      3488      3548      3548 
dram[3]:      3648      3648      3509      3509      3468      3467      3140      3140      3190      3190      3176      3176      3488      3488      3548      3548 
dram[4]:      3648      3648      3509      3509      3423      3422      3198      3198      3190      3190      3176      3176      3487      3487      3551      3551 
dram[5]:      3590      3590      3557      3557      3420      3419      3199      3199      3189      3189      3177      3177      3487      3487      3551      3551 
dram[6]:      3590      3590      3557      3557      3410      3410      3199      3199      3189      3189      3177      3177      3430      3430      3609      3609 
dram[7]:      3589      3589      3558      3558      3408      3407      3200      3200      3151      3151      3235      3235      3430      3430      3609      3609 
dram[8]:      3589      3589      3558      3558      3390      3390      3200      3200      3151      3151      3235      3235      3430      3430      3609      3609 
dram[9]:      3647      3647      3558      3558      3388      3387      3199      3199      3151      3151      3235      3235      3430      3430      3551      3551 
dram[10]:      3647      3647      3557      3557      3393      3393      3199      3199      3151      3151      3197      3197      3487      3487      3551      3551 
total reads: 597731
bank skew: 3648/3140 = 1.16
chip skew: 54364/54317 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:        861       805       914       786       904       708       789       738       883       776      1224       924      1098       884       871       823
dram[1]:        858       804       910       778       903       709       787       739       884       774      1210       922      1098       884       869       823
dram[2]:        868       812       907       778       903       708       792       741       883       775      1209       923      1086       883       864       816
dram[3]:        867       812       915       783       903       709       789       742       884       774      1218       933      1088       884       862       816
dram[4]:        866       812       912       783       895       709       790       739       884       775      1217       934      1088       884       864       815
dram[5]:        863       806       913       780       897       711       790       738       884       776      1222       936      1088       884       862       816
dram[6]:        860       806       912       778       894       707       790       740       885       775      1220       936      1080       888       868       821
dram[7]:        861       806       912       778       893       707       799       741       877       765      1215       927      1079       889       868       820
dram[8]:        858       807       929       784       898       705       799       741       874       764      1215       928      1076       883       868       821
dram[9]:        865       813       929       784       896       707       795       741       875       764      1214       928      1073       884       861       812
dram[10]:        865       812       923       785       897       705       796       741       873       763      1246       932      1079       880       861       814
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497712 n_act=10172 n_pre=10156 n_req=80423 n_rd=217268 n_write=104424 bw_util=0.3497
n_activity=1095815 dram_eff=0.5871
bk0: 14364a 1698920i bk1: 14360a 1706735i bk2: 14268a 1703376i bk3: 14268a 1705838i bk4: 13636a 1713033i bk5: 13636a 1717342i bk6: 12564a 1720953i bk7: 12564a 1723649i bk8: 12756a 1717633i bk9: 12756a 1717662i bk10: 12712a 1717434i bk11: 12712a 1722218i bk12: 13948a 1704240i bk13: 13948a 1707718i bk14: 14388a 1693640i bk15: 14388a 1697856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497488 n_act=10240 n_pre=10224 n_req=80445 n_rd=217356 n_write=104424 bw_util=0.3498
n_activity=1097695 dram_eff=0.5863
bk0: 14360a 1701699i bk1: 14360a 1708305i bk2: 14040a 1704483i bk3: 14040a 1707856i bk4: 13872a 1708662i bk5: 13872a 1708882i bk6: 12568a 1719944i bk7: 12568a 1723057i bk8: 12756a 1717310i bk9: 12756a 1721306i bk10: 12744a 1719087i bk11: 12744a 1721966i bk12: 13952a 1704351i bk13: 13952a 1707339i bk14: 14388a 1695985i bk15: 14384a 1697898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fbb06e88840 :  mf: uid=12211678, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (5211641), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497566 n_act=10135 n_pre=10119 n_req=80478 n_rd=217416 n_write=104496 bw_util=0.35
n_activity=1096768 dram_eff=0.587
bk0: 14592a 1696022i bk1: 14592a 1702435i bk2: 14036a 1703403i bk3: 14036a 1708527i bk4: 13872a 1709391i bk5: 13872a 1711922i bk6: 12560a 1721203i bk7: 12560a 1723115i bk8: 12760a 1717123i bk9: 12760a 1718689i bk10: 12744a 1717767i bk11: 12744a 1723045i bk12: 13952a 1703438i bk13: 13952a 1707094i bk14: 14192a 1696229i bk15: 14192a 1698786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0336
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497054 n_act=10469 n_pre=10453 n_req=80439 n_rd=217332 n_write=104424 bw_util=0.3498
n_activity=1096566 dram_eff=0.5868
bk0: 14592a 1696053i bk1: 14592a 1701014i bk2: 14036a 1703185i bk3: 14036a 1706359i bk4: 13872a 1706632i bk5: 13868a 1710240i bk6: 12560a 1718976i bk7: 12560a 1719532i bk8: 12760a 1714654i bk9: 12760a 1718342i bk10: 12704a 1718204i bk11: 12704a 1721284i bk12: 13952a 1701687i bk13: 13952a 1705471i bk14: 14192a 1696600i bk15: 14192a 1699933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fbb06d913f0 :  mf: uid=12211679, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5211637), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497448 n_act=10172 n_pre=10156 n_req=80489 n_rd=217452 n_write=104504 bw_util=0.35
n_activity=1096702 dram_eff=0.5871
bk0: 14592a 1698535i bk1: 14592a 1702745i bk2: 14036a 1704056i bk3: 14036a 1706693i bk4: 13692a 1710120i bk5: 13688a 1715512i bk6: 12792a 1718089i bk7: 12792a 1720001i bk8: 12760a 1716547i bk9: 12760a 1718190i bk10: 12704a 1717510i bk11: 12704a 1723397i bk12: 13948a 1701544i bk13: 13948a 1706393i bk14: 14204a 1697715i bk15: 14204a 1701324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497398 n_act=10285 n_pre=10269 n_req=80445 n_rd=217356 n_write=104424 bw_util=0.3498
n_activity=1097630 dram_eff=0.5863
bk0: 14360a 1697826i bk1: 14360a 1704557i bk2: 14228a 1702005i bk3: 14228a 1703028i bk4: 13680a 1709423i bk5: 13676a 1711698i bk6: 12796a 1719201i bk7: 12796a 1720724i bk8: 12756a 1716482i bk9: 12756a 1717910i bk10: 12708a 1718172i bk11: 12708a 1723253i bk12: 13948a 1704421i bk13: 13948a 1705804i bk14: 14204a 1698747i bk15: 14204a 1701449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05055
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497458 n_act=10289 n_pre=10273 n_req=80428 n_rd=217288 n_write=104424 bw_util=0.3497
n_activity=1094936 dram_eff=0.5876
bk0: 14360a 1697595i bk1: 14360a 1703699i bk2: 14228a 1702621i bk3: 14228a 1705228i bk4: 13640a 1709461i bk5: 13640a 1712685i bk6: 12796a 1717195i bk7: 12796a 1719129i bk8: 12756a 1714735i bk9: 12756a 1718104i bk10: 12708a 1716425i bk11: 12708a 1723362i bk12: 13720a 1705378i bk13: 13720a 1708847i bk14: 14436a 1696572i bk15: 14436a 1697036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05027
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497004 n_act=10366 n_pre=10350 n_req=80503 n_rd=217436 n_write=104576 bw_util=0.3501
n_activity=1094464 dram_eff=0.5884
bk0: 14356a 1697887i bk1: 14356a 1705278i bk2: 14232a 1701639i bk3: 14232a 1704246i bk4: 13632a 1709415i bk5: 13628a 1713649i bk6: 12800a 1716390i bk7: 12800a 1719969i bk8: 12604a 1717102i bk9: 12604a 1719238i bk10: 12940a 1713401i bk11: 12940a 1718108i bk12: 13720a 1704964i bk13: 13720a 1708949i bk14: 14436a 1696280i bk15: 14436a 1698421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03126
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497444 n_act=10292 n_pre=10276 n_req=80430 n_rd=217296 n_write=104424 bw_util=0.3497
n_activity=1096000 dram_eff=0.5871
bk0: 14356a 1701411i bk1: 14356a 1704692i bk2: 14232a 1702610i bk3: 14232a 1707097i bk4: 13560a 1711765i bk5: 13560a 1713797i bk6: 12800a 1716169i bk7: 12800a 1718657i bk8: 12604a 1716634i bk9: 12604a 1720580i bk10: 12940a 1715891i bk11: 12940a 1719410i bk12: 13720a 1705317i bk13: 13720a 1709087i bk14: 14436a 1696765i bk15: 14436a 1696720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02856
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbb06c9c530 :  mf: uid=12211680, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5211641), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497530 n_act=10264 n_pre=10248 n_req=80423 n_rd=217266 n_write=104424 bw_util=0.3497
n_activity=1095628 dram_eff=0.5872
bk0: 14588a 1695640i bk1: 14588a 1700978i bk2: 14232a 1702346i bk3: 14230a 1705303i bk4: 13552a 1714158i bk5: 13548a 1715825i bk6: 12796a 1717811i bk7: 12796a 1720423i bk8: 12604a 1718919i bk9: 12604a 1719296i bk10: 12940a 1714973i bk11: 12940a 1716775i bk12: 13720a 1704436i bk13: 13720a 1708986i bk14: 14204a 1696798i bk15: 14204a 1701665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03271
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1839732 n_nop=1497064 n_act=10326 n_pre=10310 n_req=80508 n_rd=217456 n_write=104576 bw_util=0.3501
n_activity=1100058 dram_eff=0.5855
bk0: 14588a 1697329i bk1: 14588a 1702665i bk2: 14228a 1702479i bk3: 14228a 1703304i bk4: 13572a 1711232i bk5: 13572a 1714707i bk6: 12796a 1716899i bk7: 12796a 1721361i bk8: 12604a 1720453i bk9: 12604a 1722603i bk10: 12788a 1715235i bk11: 12788a 1720482i bk12: 13948a 1702163i bk13: 13948a 1706982i bk14: 14204a 1699154i bk15: 14204a 1701367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04316

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 27159, Miss_rate = 0.676, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 27158, Miss_rate = 0.676, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 27170, Miss_rate = 0.676, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 27169, Miss_rate = 0.676, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 27177, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 27177, Miss_rate = 0.676, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 27167, Miss_rate = 0.677, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 27166, Miss_rate = 0.677, Pending_hits = 1393, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 27182, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 27181, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 27170, Miss_rate = 0.676, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 27169, Miss_rate = 0.676, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 27161, Miss_rate = 0.676, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 27161, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 27180, Miss_rate = 0.676, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 27179, Miss_rate = 0.676, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 27162, Miss_rate = 0.676, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 27162, Miss_rate = 0.676, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 27159, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 27158, Miss_rate = 0.676, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 27182, Miss_rate = 0.676, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 27182, Miss_rate = 0.676, Pending_hits = 1425, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 597731
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18229
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.110

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57772
	minimum = 6
	maximum = 48
Network latency average = 8.45071
	minimum = 6
	maximum = 46
Slowest packet = 1676058
Flit latency average = 6.92848
	minimum = 6
	maximum = 42
Slowest flit = 4839205
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02388
	minimum = 0.018897 (at node 0)
	maximum = 0.0283455 (at node 7)
Accepted packet rate average = 0.02388
	minimum = 0.018897 (at node 0)
	maximum = 0.0283455 (at node 7)
Injected flit rate average = 0.065817
	minimum = 0.0435452 (at node 0)
	maximum = 0.0872445 (at node 42)
Accepted flit rate average= 0.065817
	minimum = 0.0605936 (at node 0)
	maximum = 0.0908904 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.20817 (19 samples)
	minimum = 6 (19 samples)
	maximum = 127.368 (19 samples)
Network latency average = 8.87773 (19 samples)
	minimum = 6 (19 samples)
	maximum = 120.316 (19 samples)
Flit latency average = 7.53637 (19 samples)
	minimum = 6 (19 samples)
	maximum = 116.526 (19 samples)
Fragmentation average = 0.0473564 (19 samples)
	minimum = 0 (19 samples)
	maximum = 71.4211 (19 samples)
Injected packet rate average = 0.0222554 (19 samples)
	minimum = 0.0176115 (19 samples)
	maximum = 0.0264164 (19 samples)
Accepted packet rate average = 0.0222554 (19 samples)
	minimum = 0.0176115 (19 samples)
	maximum = 0.0264164 (19 samples)
Injected flit rate average = 0.0613395 (19 samples)
	minimum = 0.0405808 (19 samples)
	maximum = 0.0813224 (19 samples)
Accepted flit rate average = 0.0613395 (19 samples)
	minimum = 0.0564747 (19 samples)
	maximum = 0.0847078 (19 samples)
Injected packet size average = 2.75617 (19 samples)
Accepted packet size average = 2.75617 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 22 sec (2542 sec)
gpgpu_simulation_rate = 215628 (inst/sec)
gpgpu_simulation_rate = 2050 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39077
gpu_sim_insn = 28848876
gpu_ipc =     738.2572
gpu_tot_sim_cycle = 5472869
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     105.4251
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 11138
partiton_reqs_in_parallel = 859694
partiton_reqs_in_parallel_total    = 21713844
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1246
partiton_reqs_in_parallel_util = 859694
partiton_reqs_in_parallel_util_total    = 21713844
gpu_sim_cycle_parition_util = 39077
gpu_tot_sim_cycle_parition_util    = 989658
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9430
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.7987 GB/Sec
L2_BW_total  =      16.1167 GB/Sec
gpu_total_sim_rate=217153

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11581378
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96542, 92775, 92938, 96322, 96556, 92812, 92949, 96322, 24177, 23189, 23281, 16867, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 168068
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:600310	W0_Idle:3212565	W0_Scoreboard:33668205	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 841 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 5472868 
mrq_lat_table:421432 	64759 	44702 	99336 	120429 	90990 	50744 	25244 	10309 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	576960 	337187 	1230 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	795088 	34117 	188 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	526701 	99415 	1592 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1422 	174 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.768595  7.767218  8.233824  8.282544  7.362117  7.487252  7.753205  7.803226  7.809449  7.809449  7.394303  7.147826  8.266768  8.317485  7.429698  7.429698 
dram[1]:  8.220117  8.268329  7.505479  7.305333  6.897959  6.726368  8.519366  8.201694  8.251248  8.306533  7.077364  7.057143  8.156391  7.849494  7.852778  7.577748 
dram[2]:  8.089888  8.158640  8.079646  8.151786  7.191489  7.097113  8.282535  8.088629  8.198347  7.786499  7.730829  7.264706  8.230653  8.435459  7.011364  7.011364 
dram[3]:  8.124119  8.275862  7.650838  7.483606  6.793970  6.758750  8.637500  7.981848  7.414051  7.458647  7.047278  7.087896  8.035556  7.964758  7.483828  6.976130 
dram[4]:  8.323699  8.112676  7.893372  7.759207  7.273973  6.912760  8.154605  8.127869  7.910686  7.885532  8.267227  7.509923  7.848046  7.825397  7.281783  7.059721 
dram[5]:  7.931083  7.724658  7.684573  7.642466  7.133065  6.926893  8.730634  8.700000  7.260615  7.479638  7.432024  7.192983  8.460218  8.229136  7.538670  7.041825 
dram[6]:  7.953455  7.640922  8.132653  8.062139  6.941022  6.895833  8.265000  7.748437  8.089723  7.985507  7.809524  7.663551  7.586552  7.521986  7.167929  7.087391 
dram[7]:  8.171015  8.088953  7.602180  7.265625  7.562857  7.250685  8.406779  8.493151  6.920568  6.674418  7.546407  7.501488  8.273011  8.417460  7.353627  6.991379 
dram[8]:  7.997163  7.798064  7.926136  8.086957  6.668782  6.878272  8.239202  8.131147  7.756757  7.471669  7.731595  7.591867  7.998492  7.974436  7.509259  7.060946 
dram[9]:  7.597625  7.792964  7.771588  7.926136  7.793768  7.545977  8.156250  8.348485  7.208272  6.825175  7.684451  7.661094  8.430842  8.196291  7.206226  7.123077 
dram[10]:  8.322254  8.020891  7.727147  7.770195  6.605527  6.605527  8.491438  8.433674  7.565891  7.229630  7.426647  7.317109  7.963289  7.736091  7.684647  7.579809 
average row locality = 931635/121549 = 7.664687
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3780      3779      3759      3759      3596      3596      3298      3298      3359      3359      3352      3352      3663      3663      3784      3784 
dram[1]:      3779      3779      3699      3699      3658      3658      3299      3299      3359      3359      3360      3360      3664      3664      3784      3783 
dram[2]:      3840      3840      3698      3698      3658      3658      3297      3297      3360      3360      3360      3360      3664      3664      3733      3733 
dram[3]:      3840      3840      3698      3698      3658      3657      3297      3297      3360      3360      3349      3349      3664      3664      3733      3733 
dram[4]:      3840      3840      3698      3698      3610      3609      3358      3358      3360      3360      3349      3349      3663      3663      3736      3736 
dram[5]:      3779      3779      3749      3749      3607      3606      3359      3359      3359      3359      3350      3350      3663      3663      3736      3736 
dram[6]:      3779      3779      3749      3749      3596      3596      3359      3359      3359      3359      3350      3350      3603      3603      3797      3797 
dram[7]:      3778      3778      3750      3750      3594      3593      3360      3360      3319      3319      3411      3411      3603      3603      3797      3797 
dram[8]:      3778      3778      3750      3750      3575      3575      3360      3360      3319      3319      3411      3411      3603      3603      3797      3797 
dram[9]:      3839      3839      3750      3750      3573      3572      3359      3359      3320      3320      3411      3411      3603      3603      3736      3736 
dram[10]:      3839      3839      3749      3749      3578      3578      3359      3359      3320      3320      3371      3371      3663      3663      3736      3736 
total reads: 629235
bank skew: 3840/3297 = 1.16
chip skew: 57230/57181 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:        829       776       878       757       868       682       761       712       850       748      1173       888      1057       853       839       794
dram[1]:        827       775       874       749       867       683       760       714       851       746      1160       886      1057       853       838       794
dram[2]:        836       783       872       749       866       682       764       716       850       747      1158       887      1046       853       833       787
dram[3]:        835       783       880       754       867       683       761       717       851       746      1167       897      1048       853       830       787
dram[4]:        834       783       877       754       860       683       762       714       851       747      1167       898      1048       853       832       786
dram[5]:        831       777       878       751       861       685       762       713       851       748      1171       899      1048       853       831       787
dram[6]:        829       777       877       750       858       681       762       715       852       747      1170       900      1041       857       837       792
dram[7]:        829       777       876       749       858       681       771       716       844       737      1165       891      1039       858       836       791
dram[8]:        826       778       892       755       863       680       772       716       842       737      1165       892      1036       853       836       792
dram[9]:        833       784       892       755       860       681       767       716       842       736      1164       893      1034       854       830       783
dram[10]:        833       783       887       756       862       679       769       716       840       736      1194       896      1040       850       830       785
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551795 n_act=10934 n_pre=10918 n_req=84661 n_rd=228724 n_write=109920 bw_util=0.3542
n_activity=1154998 dram_eff=0.5864
bk0: 15120a 1764547i bk1: 15116a 1772313i bk2: 15036a 1768532i bk3: 15036a 1771153i bk4: 14384a 1778671i bk5: 14384a 1782944i bk6: 13192a 1787169i bk7: 13192a 1790591i bk8: 13436a 1783626i bk9: 13436a 1783740i bk10: 13408a 1783573i bk11: 13408a 1788731i bk12: 14652a 1770491i bk13: 14652a 1774173i bk14: 15136a 1759009i bk15: 15136a 1763260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551551 n_act=11012 n_pre=10996 n_req=84683 n_rd=228812 n_write=109920 bw_util=0.3543
n_activity=1156393 dram_eff=0.5858
bk0: 15116a 1766888i bk1: 15116a 1773783i bk2: 14796a 1769951i bk3: 14796a 1773245i bk4: 14632a 1773603i bk5: 14632a 1773708i bk6: 13196a 1786134i bk7: 13196a 1789426i bk8: 13436a 1783024i bk9: 13436a 1787368i bk10: 13440a 1784909i bk11: 13440a 1788693i bk12: 14656a 1770288i bk13: 14656a 1773372i bk14: 15136a 1761177i bk15: 15132a 1763592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551605 n_act=10911 n_pre=10895 n_req=84720 n_rd=228880 n_write=110000 bw_util=0.3544
n_activity=1156252 dram_eff=0.5862
bk0: 15360a 1761098i bk1: 15360a 1767692i bk2: 14792a 1768536i bk3: 14792a 1774436i bk4: 14632a 1774888i bk5: 14632a 1777466i bk6: 13188a 1787865i bk7: 13188a 1789964i bk8: 13440a 1783279i bk9: 13440a 1785122i bk10: 13440a 1784043i bk11: 13440a 1789602i bk12: 14656a 1769235i bk13: 14656a 1773558i bk14: 14932a 1761661i bk15: 14932a 1763717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551129 n_act=11235 n_pre=11219 n_req=84677 n_rd=228788 n_write=109920 bw_util=0.3542
n_activity=1155664 dram_eff=0.5862
bk0: 15360a 1760946i bk1: 15360a 1766658i bk2: 14792a 1768909i bk3: 14792a 1772000i bk4: 14632a 1771622i bk5: 14628a 1775442i bk6: 13188a 1785458i bk7: 13188a 1786191i bk8: 13440a 1780592i bk9: 13440a 1784332i bk10: 13396a 1784382i bk11: 13396a 1787848i bk12: 14656a 1767244i bk13: 14656a 1771378i bk14: 14932a 1762345i bk15: 14932a 1765511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06439
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbb075e3d30 :  mf: uid=12854324, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5472868), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551485 n_act=10958 n_pre=10942 n_req=84727 n_rd=228906 n_write=110000 bw_util=0.3545
n_activity=1155810 dram_eff=0.5864
bk0: 15360a 1763566i bk1: 15360a 1768377i bk2: 14792a 1769437i bk3: 14792a 1772156i bk4: 14440a 1775666i bk5: 14434a 1780845i bk6: 13432a 1784072i bk7: 13432a 1786376i bk8: 13440a 1782519i bk9: 13440a 1784588i bk10: 13396a 1783711i bk11: 13396a 1789787i bk12: 14652a 1767271i bk13: 14652a 1772471i bk14: 14944a 1762482i bk15: 14944a 1766380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551449 n_act=11063 n_pre=11047 n_req=84683 n_rd=228812 n_write=109920 bw_util=0.3543
n_activity=1157016 dram_eff=0.5855
bk0: 15116a 1762624i bk1: 15116a 1770232i bk2: 14996a 1767295i bk3: 14996a 1768119i bk4: 14428a 1774934i bk5: 14424a 1777112i bk6: 13436a 1785694i bk7: 13436a 1787359i bk8: 13436a 1783123i bk9: 13436a 1784515i bk10: 13400a 1784425i bk11: 13400a 1790048i bk12: 14652a 1770259i bk13: 14652a 1772098i bk14: 14944a 1764291i bk15: 14944a 1766779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06089
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551453 n_act=11099 n_pre=11083 n_req=84664 n_rd=228736 n_write=109920 bw_util=0.3542
n_activity=1153927 dram_eff=0.587
bk0: 15116a 1762667i bk1: 15116a 1768902i bk2: 14996a 1767650i bk3: 14996a 1770602i bk4: 14384a 1774761i bk5: 14384a 1778105i bk6: 13436a 1783154i bk7: 13436a 1785459i bk8: 13436a 1781318i bk9: 13436a 1784715i bk10: 13400a 1782359i bk11: 13400a 1789845i bk12: 14412a 1771058i bk13: 14412a 1775067i bk14: 15188a 1761631i bk15: 15188a 1761946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551087 n_act=11124 n_pre=11108 n_req=84743 n_rd=228892 n_write=110080 bw_util=0.3545
n_activity=1153244 dram_eff=0.5879
bk0: 15112a 1762922i bk1: 15112a 1771170i bk2: 15000a 1766563i bk3: 15000a 1769040i bk4: 14376a 1774866i bk5: 14372a 1779200i bk6: 13440a 1782606i bk7: 13440a 1786367i bk8: 13276a 1783625i bk9: 13276a 1785675i bk10: 13644a 1779606i bk11: 13644a 1784640i bk12: 14412a 1770997i bk13: 14412a 1775307i bk14: 15188a 1761269i bk15: 15188a 1763485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04964
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbb075f2c20 :  mf: uid=12854323, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5472867), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551499 n_act=11072 n_pre=11056 n_req=84666 n_rd=228744 n_write=109920 bw_util=0.3542
n_activity=1155129 dram_eff=0.5864
bk0: 15112a 1766732i bk1: 15112a 1770566i bk2: 15000a 1767696i bk3: 15000a 1772372i bk4: 14300a 1777364i bk5: 14300a 1779288i bk6: 13440a 1782312i bk7: 13440a 1785015i bk8: 13276a 1782853i bk9: 13276a 1786927i bk10: 13644a 1781999i bk11: 13644a 1785620i bk12: 14412a 1770987i bk13: 14412a 1775330i bk14: 15188a 1761979i bk15: 15188a 1761890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04765
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551615 n_act=11024 n_pre=11008 n_req=84661 n_rd=228724 n_write=109920 bw_util=0.3542
n_activity=1154429 dram_eff=0.5867
bk0: 15356a 1761109i bk1: 15356a 1766222i bk2: 15000a 1767191i bk3: 15000a 1770327i bk4: 14292a 1779586i bk5: 14288a 1781528i bk6: 13436a 1783828i bk7: 13436a 1787116i bk8: 13280a 1784887i bk9: 13280a 1785745i bk10: 13644a 1781077i bk11: 13644a 1783017i bk12: 14412a 1770436i bk13: 14412a 1775613i bk14: 14944a 1762186i bk15: 14944a 1766775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05027
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbb0759eff0 :  mf: uid=12854322, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5472864), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1912291 n_nop=1551071 n_act=11118 n_pre=11102 n_req=84750 n_rd=228920 n_write=110080 bw_util=0.3545
n_activity=1159173 dram_eff=0.5849
bk0: 15356a 1762599i bk1: 15356a 1768085i bk2: 14996a 1767816i bk3: 14996a 1768901i bk4: 14312a 1776468i bk5: 14312a 1780184i bk6: 13436a 1782906i bk7: 13436a 1787744i bk8: 13280a 1786838i bk9: 13280a 1789082i bk10: 13484a 1781172i bk11: 13484a 1787068i bk12: 14652a 1767589i bk13: 14652a 1772663i bk14: 14944a 1764722i bk15: 14944a 1767009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28591, Miss_rate = 0.676, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28590, Miss_rate = 0.676, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28602, Miss_rate = 0.676, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28601, Miss_rate = 0.676, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28610, Miss_rate = 0.676, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28610, Miss_rate = 0.677, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28599, Miss_rate = 0.677, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28598, Miss_rate = 0.677, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28614, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[9]: Access = 42328, Miss = 28613, Miss_rate = 0.676, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28602, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28601, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28592, Miss_rate = 0.676, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28592, Miss_rate = 0.676, Pending_hits = 1438, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28612, Miss_rate = 0.676, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28611, Miss_rate = 0.676, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28593, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28593, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28591, Miss_rate = 0.676, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28590, Miss_rate = 0.676, Pending_hits = 1430, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28615, Miss_rate = 0.676, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28615, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 629235
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 18396
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.111

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52464
	minimum = 6
	maximum = 48
Network latency average = 8.40104
	minimum = 6
	maximum = 48
Slowest packet = 1833475
Flit latency average = 6.86647
	minimum = 6
	maximum = 45
Slowest flit = 5053566
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238018
	minimum = 0.0188351 (at node 0)
	maximum = 0.0282526 (at node 15)
Accepted packet rate average = 0.0238018
	minimum = 0.0188351 (at node 0)
	maximum = 0.0282526 (at node 15)
Injected flit rate average = 0.0656014
	minimum = 0.0434026 (at node 0)
	maximum = 0.0869587 (at node 42)
Accepted flit rate average= 0.0656014
	minimum = 0.0603951 (at node 0)
	maximum = 0.0905927 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.17399 (20 samples)
	minimum = 6 (20 samples)
	maximum = 123.4 (20 samples)
Network latency average = 8.8539 (20 samples)
	minimum = 6 (20 samples)
	maximum = 116.7 (20 samples)
Flit latency average = 7.50288 (20 samples)
	minimum = 6 (20 samples)
	maximum = 112.95 (20 samples)
Fragmentation average = 0.0449886 (20 samples)
	minimum = 0 (20 samples)
	maximum = 67.85 (20 samples)
Injected packet rate average = 0.0223327 (20 samples)
	minimum = 0.0176727 (20 samples)
	maximum = 0.0265082 (20 samples)
Accepted packet rate average = 0.0223327 (20 samples)
	minimum = 0.0176727 (20 samples)
	maximum = 0.0265082 (20 samples)
Injected flit rate average = 0.0615526 (20 samples)
	minimum = 0.0407219 (20 samples)
	maximum = 0.0816042 (20 samples)
Accepted flit rate average = 0.0615526 (20 samples)
	minimum = 0.0566707 (20 samples)
	maximum = 0.085002 (20 samples)
Injected packet size average = 2.75617 (20 samples)
Accepted packet size average = 2.75617 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 17 sec (2657 sec)
gpgpu_simulation_rate = 217153 (inst/sec)
gpgpu_simulation_rate = 2059 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38918
gpu_sim_insn = 28848876
gpu_ipc =     741.2733
gpu_tot_sim_cycle = 5733937
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     105.6563
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 11923
partiton_reqs_in_parallel = 856196
partiton_reqs_in_parallel_total    = 22573538
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0862
partiton_reqs_in_parallel_util = 856196
partiton_reqs_in_parallel_util_total    = 22573538
gpu_sim_cycle_parition_util = 38918
gpu_tot_sim_cycle_parition_util    = 1028735
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9451
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.2595 GB/Sec
L2_BW_total  =      16.1516 GB/Sec
gpu_total_sim_rate=218552

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12160606
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101369, 97409, 97585, 101136, 101392, 97452, 97604, 101146, 29020, 27828, 27946, 18066, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 168093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 586
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:630756	W0_Idle:3227801	W0_Scoreboard:34792806	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 811 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 5733936 
mrq_lat_table:442937 	68807 	47214 	103739 	125818 	95602 	53784 	26255 	10413 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	609585 	351027 	1269 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	839393 	36312 	192 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552931 	104484 	1677 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1497 	176 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.024390  8.023035  8.459654  8.508696  7.593964  7.721060  8.012598  8.063392  8.057276  8.057276  7.620029  7.370370  8.549401  8.600904  7.647362  7.647362 
dram[1]:  8.482808  8.531700  7.721774  7.519633  7.124528  6.949693  8.789292  8.467554  8.477199  8.532787  7.300000  7.279494  8.412371  8.102128  8.073370  7.796588 
dram[2]:  8.353591  8.423398  8.276657  8.373178  7.423329  7.327296  8.549580  8.353038  8.451299  8.033951  7.961597  7.489884  8.512668  8.720611  7.221535  7.221535 
dram[3]:  8.388350  8.542373  7.868493  7.699732  7.018588  6.982738  8.908932  8.244733  7.611111  7.655882  7.270422  7.311615  8.290276  8.218705  7.718254  7.185961 
dram[4]:  8.590909  8.376731  8.090141  7.955678  7.506073  7.138639  8.423264  8.396135  8.134375  8.109035  8.504119  7.739130  8.123755  8.100709  7.513514  7.288390 
dram[5]:  8.189488  7.979784  7.904054  7.861559  7.362914  7.153153  9.006908  8.975904  7.457020  7.676991  7.660237  7.418103  8.719084  8.485884  7.752988  7.252174 
dram[6]:  8.212205  7.894667  8.355714  8.284702  7.167959  7.121951  8.535189  8.010753  8.314696  8.209779  8.042056  7.894495  7.833099  7.767733  7.400744  7.319018 
dram[7]:  8.433048  8.349789  7.820856  7.480818  7.800282  7.483131  8.678868  8.766387  7.112500  6.864611  7.779412  7.733918  8.526717  8.672360  7.569797  7.204106 
dram[8]:  8.256625  8.054421  8.147633  8.309659  6.889863  7.103226  8.508972  8.399356  7.951863  7.666168  7.966867  7.825444  8.249631  8.225331  7.746753  7.292176 
dram[9]:  7.853247  8.051930  7.991803  8.147633  8.033577  7.782178  8.424879  8.619835  7.400289  7.015069  7.919162  7.895523  8.685847  8.449319  7.399240  7.334171 
dram[10]:  8.589489  8.283562  7.968665  8.012329  6.825279  6.825279  8.764706  8.706177  7.759091  7.421739  7.655882  7.544928  8.217266  7.987412  7.899865  7.815261 
average row locality = 978259/123807 = 7.901484
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3969      3968      3943      3943      3769      3769      3471      3471      3525      3525      3514      3514      3855      3855      3976      3976 
dram[1]:      3968      3968      3880      3880      3834      3834      3472      3472      3525      3525      3523      3523      3856      3856      3976      3975 
dram[2]:      4032      4032      3879      3879      3834      3834      3470      3470      3526      3526      3523      3523      3856      3856      3922      3922 
dram[3]:      4032      4032      3879      3879      3834      3833      3470      3470      3526      3526      3512      3512      3856      3856      3922      3922 
dram[4]:      4032      4032      3879      3879      3784      3783      3534      3534      3526      3526      3512      3512      3855      3855      3925      3925 
dram[5]:      3968      3968      3932      3932      3781      3780      3535      3535      3525      3525      3513      3513      3855      3855      3925      3925 
dram[6]:      3968      3968      3932      3932      3770      3770      3535      3535      3525      3525      3513      3513      3792      3792      3989      3989 
dram[7]:      3967      3967      3933      3933      3768      3767      3536      3536      3483      3483      3577      3577      3792      3792      3989      3989 
dram[8]:      3967      3967      3933      3933      3748      3748      3536      3536      3483      3483      3577      3577      3792      3792      3989      3989 
dram[9]:      4031      4031      3933      3933      3746      3745      3535      3535      3483      3483      3577      3577      3792      3792      3925      3925 
dram[10]:      4031      4031      3932      3932      3751      3751      3535      3535      3483      3483      3535      3535      3855      3855      3925      3925 
total reads: 660739
bank skew: 4032/3470 = 1.16
chip skew: 60094/60043 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:        800       749       848       732       839       662       735       688       820       723      1128       856      1015       821       809       766
dram[1]:        798       748       845       725       838       662       733       690       821       721      1116       855      1015       821       808       766
dram[2]:        806       756       842       725       838       661       738       691       821       722      1114       855      1004       820       803       759
dram[3]:        806       756       850       729       838       662       735       692       822       721      1122       865      1006       821       801       759
dram[4]:        805       756       847       729       831       662       736       690       822       722      1122       866      1006       821       803       758
dram[5]:        802       750       847       727       833       664       736       689       821       723      1126       867      1006       821       801       759
dram[6]:        800       750       847       725       830       660       736       690       822       722      1125       868       999       825       807       764
dram[7]:        800       751       846       725       829       660       744       691       814       713      1120       859       998       826       806       763
dram[8]:        797       751       862       731       834       659       745       692       813       712      1120       860       995       821       806       764
dram[9]:        804       757       862       731       832       660       740       692       813       712      1119       861       993       822       801       756
dram[10]:        804       756       857       732       833       658       742       692       811       711      1148       864       998       818       800       757
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606719 n_act=11132 n_pre=11116 n_req=88897 n_rd=240172 n_write=115416 bw_util=0.3584
n_activity=1210671 dram_eff=0.5874
bk0: 15876a 1829756i bk1: 15872a 1838677i bk2: 15772a 1834583i bk3: 15772a 1837379i bk4: 15076a 1845012i bk5: 15076a 1849531i bk6: 13884a 1853507i bk7: 13884a 1857376i bk8: 14100a 1850330i bk9: 14100a 1850072i bk10: 14056a 1849973i bk11: 14056a 1855733i bk12: 15420a 1835943i bk13: 15420a 1839621i bk14: 15904a 1824416i bk15: 15904a 1828517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606451 n_act=11218 n_pre=11202 n_req=88921 n_rd=240268 n_write=115416 bw_util=0.3585
n_activity=1212164 dram_eff=0.5869
bk0: 15872a 1832238i bk1: 15872a 1840012i bk2: 15520a 1835890i bk3: 15520a 1839588i bk4: 15336a 1839741i bk5: 15336a 1840072i bk6: 13888a 1852549i bk7: 13888a 1856532i bk8: 14100a 1849620i bk9: 14100a 1853952i bk10: 14092a 1851442i bk11: 14092a 1855683i bk12: 15424a 1835822i bk13: 15424a 1838910i bk14: 15904a 1826499i bk15: 15900a 1828929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606517 n_act=11111 n_pre=11095 n_req=88958 n_rd=240336 n_write=115496 bw_util=0.3586
n_activity=1211284 dram_eff=0.5875
bk0: 16128a 1826326i bk1: 16128a 1834131i bk2: 15516a 1834423i bk3: 15516a 1841049i bk4: 15336a 1841030i bk5: 15336a 1844082i bk6: 13880a 1854162i bk7: 13880a 1856627i bk8: 14104a 1849516i bk9: 14104a 1851685i bk10: 14092a 1850336i bk11: 14092a 1856656i bk12: 15424a 1834434i bk13: 15424a 1839335i bk14: 15688a 1826762i bk15: 15688a 1828718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04542
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606025 n_act=11443 n_pre=11427 n_req=88915 n_rd=240244 n_write=115416 bw_util=0.3584
n_activity=1211472 dram_eff=0.5872
bk0: 16128a 1826085i bk1: 16128a 1832552i bk2: 15516a 1834956i bk3: 15516a 1837948i bk4: 15336a 1838110i bk5: 15332a 1842015i bk6: 13880a 1852022i bk7: 13880a 1852407i bk8: 14104a 1846705i bk9: 14104a 1850668i bk10: 14048a 1850915i bk11: 14048a 1855021i bk12: 15424a 1832756i bk13: 15424a 1836946i bk14: 15688a 1827870i bk15: 15688a 1831407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606375 n_act=11160 n_pre=11144 n_req=88969 n_rd=240372 n_write=115504 bw_util=0.3586
n_activity=1211086 dram_eff=0.5877
bk0: 16128a 1828618i bk1: 16128a 1834262i bk2: 15516a 1835482i bk3: 15516a 1838396i bk4: 15136a 1842151i bk5: 15132a 1847374i bk6: 14136a 1849712i bk7: 14136a 1852732i bk8: 14104a 1848539i bk9: 14104a 1850747i bk10: 14048a 1850197i bk11: 14048a 1856716i bk12: 15420a 1832395i bk13: 15420a 1838203i bk14: 15700a 1827674i bk15: 15700a 1831715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0484
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606341 n_act=11273 n_pre=11257 n_req=88921 n_rd=240268 n_write=115416 bw_util=0.3585
n_activity=1212583 dram_eff=0.5867
bk0: 15872a 1828134i bk1: 15872a 1835825i bk2: 15728a 1833120i bk3: 15728a 1833740i bk4: 15124a 1841572i bk5: 15120a 1843620i bk6: 14140a 1852166i bk7: 14140a 1854005i bk8: 14100a 1849375i bk9: 14100a 1850728i bk10: 14052a 1850699i bk11: 14052a 1856727i bk12: 15420a 1835841i bk13: 15420a 1837822i bk14: 15700a 1829551i bk15: 15700a 1832432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06138
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606361 n_act=11301 n_pre=11285 n_req=88902 n_rd=240192 n_write=115416 bw_util=0.3584
n_activity=1209367 dram_eff=0.5881
bk0: 15872a 1827963i bk1: 15872a 1835111i bk2: 15728a 1833592i bk3: 15728a 1836714i bk4: 15080a 1840894i bk5: 15080a 1844642i bk6: 14140a 1848911i bk7: 14140a 1852154i bk8: 14100a 1847552i bk9: 14100a 1850969i bk10: 14052a 1848580i bk11: 14052a 1856534i bk12: 15168a 1836144i bk13: 15168a 1840934i bk14: 15956a 1826705i bk15: 15956a 1827077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0724
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1605963 n_act=11334 n_pre=11318 n_req=88985 n_rd=240356 n_write=115584 bw_util=0.3587
n_activity=1209163 dram_eff=0.5887
bk0: 15868a 1828306i bk1: 15868a 1837176i bk2: 15732a 1832488i bk3: 15732a 1835441i bk4: 15072a 1841375i bk5: 15068a 1846059i bk6: 14144a 1848864i bk7: 14144a 1852822i bk8: 13932a 1850199i bk9: 13932a 1852142i bk10: 14308a 1846082i bk11: 14308a 1851250i bk12: 15168a 1836603i bk13: 15168a 1841088i bk14: 15956a 1826510i bk15: 15956a 1829134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04507
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606399 n_act=11278 n_pre=11262 n_req=88904 n_rd=240200 n_write=115416 bw_util=0.3584
n_activity=1210691 dram_eff=0.5875
bk0: 15868a 1832488i bk1: 15868a 1836488i bk2: 15732a 1833419i bk3: 15732a 1838273i bk4: 14992a 1843492i bk5: 14992a 1845938i bk6: 14144a 1848692i bk7: 14144a 1851362i bk8: 13932a 1849149i bk9: 13932a 1853668i bk10: 14308a 1848511i bk11: 14308a 1852516i bk12: 15168a 1836162i bk13: 15168a 1841078i bk14: 15956a 1827093i bk15: 15956a 1827367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04647
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbb29b99dc0 :  mf: uid=13496968, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5733936), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1606512 n_act=11236 n_pre=11220 n_req=88897 n_rd=240171 n_write=115416 bw_util=0.3584
n_activity=1209949 dram_eff=0.5878
bk0: 16124a 1826388i bk1: 16124a 1832357i bk2: 15732a 1832860i bk3: 15731a 1836616i bk4: 14984a 1846442i bk5: 14980a 1847984i bk6: 14140a 1849869i bk7: 14140a 1853342i bk8: 13932a 1851306i bk9: 13932a 1852209i bk10: 14308a 1847434i bk11: 14308a 1849572i bk12: 15168a 1836249i bk13: 15168a 1841220i bk14: 15700a 1827632i bk15: 15700a 1832573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1984555 n_nop=1605967 n_act=11322 n_pre=11306 n_req=88990 n_rd=240376 n_write=115584 bw_util=0.3587
n_activity=1214982 dram_eff=0.586
bk0: 16124a 1828152i bk1: 16124a 1833983i bk2: 15728a 1833884i bk3: 15728a 1835126i bk4: 15004a 1842936i bk5: 15004a 1846653i bk6: 14140a 1848966i bk7: 14140a 1854228i bk8: 13932a 1853120i bk9: 13932a 1855586i bk10: 14140a 1847724i bk11: 14140a 1854242i bk12: 15420a 1832675i bk13: 15420a 1838197i bk14: 15700a 1830258i bk15: 15700a 1832628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 30022, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 30021, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 30034, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 30033, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 30042, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 30042, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 30031, Miss_rate = 0.677, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 30030, Miss_rate = 0.677, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 30047, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[9]: Access = 44443, Miss = 30046, Miss_rate = 0.676, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 30034, Miss_rate = 0.676, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 30033, Miss_rate = 0.676, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 30024, Miss_rate = 0.677, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 30024, Miss_rate = 0.676, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 30045, Miss_rate = 0.676, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 30044, Miss_rate = 0.676, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 30025, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 30025, Miss_rate = 0.676, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 30022, Miss_rate = 0.676, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 30021, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 30047, Miss_rate = 0.676, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 30047, Miss_rate = 0.676, Pending_hits = 1437, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 660739
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 18476
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 297697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 343201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58761
	minimum = 6
	maximum = 50
Network latency average = 8.45282
	minimum = 6
	maximum = 46
Slowest packet = 1862070
Flit latency average = 6.92314
	minimum = 6
	maximum = 42
Slowest flit = 5132290
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238991
	minimum = 0.018912 (at node 1)
	maximum = 0.0283681 (at node 23)
Accepted packet rate average = 0.0238991
	minimum = 0.018912 (at node 1)
	maximum = 0.0283681 (at node 23)
Injected flit rate average = 0.0658694
	minimum = 0.0435799 (at node 1)
	maximum = 0.087314 (at node 42)
Accepted flit rate average= 0.0658694
	minimum = 0.0606419 (at node 1)
	maximum = 0.0909628 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.14607 (21 samples)
	minimum = 6 (21 samples)
	maximum = 119.905 (21 samples)
Network latency average = 8.8348 (21 samples)
	minimum = 6 (21 samples)
	maximum = 113.333 (21 samples)
Flit latency average = 7.47527 (21 samples)
	minimum = 6 (21 samples)
	maximum = 109.571 (21 samples)
Fragmentation average = 0.0428463 (21 samples)
	minimum = 0 (21 samples)
	maximum = 64.619 (21 samples)
Injected packet rate average = 0.0224073 (21 samples)
	minimum = 0.0177317 (21 samples)
	maximum = 0.0265968 (21 samples)
Accepted packet rate average = 0.0224073 (21 samples)
	minimum = 0.0177317 (21 samples)
	maximum = 0.0265968 (21 samples)
Injected flit rate average = 0.0617582 (21 samples)
	minimum = 0.040858 (21 samples)
	maximum = 0.0818761 (21 samples)
Accepted flit rate average = 0.0617582 (21 samples)
	minimum = 0.0568598 (21 samples)
	maximum = 0.0852859 (21 samples)
Injected packet size average = 2.75616 (21 samples)
Accepted packet size average = 2.75616 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 12 sec (2772 sec)
gpgpu_simulation_rate = 218552 (inst/sec)
gpgpu_simulation_rate = 2068 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39268
gpu_sim_insn = 28848876
gpu_ipc =     734.6663
gpu_tot_sim_cycle = 5995355
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     105.8612
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 12209
partiton_reqs_in_parallel = 863896
partiton_reqs_in_parallel_total    = 23429734
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0521
partiton_reqs_in_parallel_util = 863896
partiton_reqs_in_parallel_util_total    = 23429734
gpu_sim_cycle_parition_util = 39268
gpu_tot_sim_cycle_parition_util    = 1067653
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9470
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.2501 GB/Sec
L2_BW_total  =      16.1826 GB/Sec
gpu_total_sim_rate=219839

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12739834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106196, 102055, 102232, 105946, 106219, 102097, 102251, 105960, 29020, 27828, 27946, 18066, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 168132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:660506	W0_Idle:3243634	W0_Scoreboard:35936409	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 785 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 5995354 
mrq_lat_table:461882 	71233 	49268 	109271 	132855 	101227 	57152 	27869 	10436 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	637911 	369188 	1286 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	883851 	38349 	200 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	579521 	109236 	1719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1573 	178 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.813602  7.773183  8.278226  8.368207  7.388818  7.464698  7.814978  7.884444  7.815186  7.792857  7.453297  7.244326  8.416079  8.463830  7.449102  7.521161 
dram[1]:  8.337365  8.382432  7.496269  7.314321  6.909408  6.783352  8.627229  8.356358  8.340979  8.366565  7.198676  7.141919  8.064865  7.770833  7.933673  7.584146 
dram[2]:  8.102302  8.143959  8.232241  8.323204  7.158845  7.193470  8.327073  8.148545  8.216867  7.750000  7.786533  7.334683  8.405634  8.525714  7.087007  7.038018 
dram[3]:  8.239272  8.380953  7.647208  7.551378  6.783352  6.766780  8.824212  8.123664  7.535912  7.535912  7.130435  7.111695  8.043127  7.915119  7.598258  7.005734 
dram[4]:  8.358839  8.102302  8.099463  7.908136  7.202219  6.927639  8.201504  8.201504  8.000000  7.861671  8.326154  7.665722  7.977273  7.892857  7.337335  7.049596 
dram[5]:  8.024580  7.773183  7.690476  7.671250  7.198520  6.990419  8.898858  8.812601  7.312333  7.534530  7.528512  7.265772  8.475852  8.264543  7.592546  7.098722 
dram[6]:  8.108497  7.753750  8.226542  8.160904  6.968900  6.943981  8.277694  7.804006  8.190691  8.022058  7.856314  7.788489  7.617494  7.500000  7.228009  7.104664 
dram[7]:  8.182058  8.128440  7.596535  7.289786  7.553826  7.251557  8.511701  8.619273  6.988281  6.776515  7.607682  7.586867  8.335714  8.518249  7.347059  7.001121 
dram[8]:  8.065020  7.860583  8.034032  8.162234  6.729918  6.906810  8.304414  8.179910  7.892647  7.601983  7.844413  7.735007  8.037190  8.015110  7.506010  7.048533 
dram[9]:  7.577751  7.773006  7.849105  8.034032  7.841249  7.572739  8.227753  8.483670  7.254054  6.829516  7.735007  7.713491  8.580882  8.311966  7.199058  7.123543 
dram[10]:  8.491957  8.163660  7.847826  7.888175  6.640643  6.655926  8.563580  8.431221  7.668571  7.353425  7.528276  7.405699  7.998660  7.769531  7.707440  7.611457 
average row locality = 1024883/132717 = 7.722319
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4158      4157      4135      4135      3956      3956      3628      3628      3695      3695      3688      3688      4031      4031      4163      4163 
dram[1]:      4157      4157      4069      4069      4024      4024      3629      3629      3695      3695      3697      3697      4032      4032      4163      4162 
dram[2]:      4224      4224      4068      4068      4024      4024      3627      3627      3696      3696      3697      3697      4032      4032      4107      4107 
dram[3]:      4224      4224      4068      4068      4024      4023      3627      3627      3696      3696      3685      3685      4032      4032      4107      4107 
dram[4]:      4224      4224      4068      4068      3971      3970      3694      3694      3696      3696      3685      3685      4031      4031      4110      4110 
dram[5]:      4157      4157      4124      4124      3968      3967      3695      3695      3695      3695      3686      3686      4031      4031      4110      4110 
dram[6]:      4157      4157      4124      4124      3956      3956      3695      3695      3695      3695      3686      3686      3965      3965      4177      4177 
dram[7]:      4156      4156      4125      4125      3954      3953      3696      3696      3651      3651      3753      3753      3965      3965      4177      4177 
dram[8]:      4156      4156      4125      4125      3933      3933      3696      3696      3651      3651      3753      3753      3965      3965      4177      4177 
dram[9]:      4223      4223      4125      4125      3931      3930      3695      3695      3652      3652      3753      3753      3965      3965      4110      4110 
dram[10]:      4223      4223      4124      4124      3936      3936      3695      3695      3652      3652      3709      3709      4031      4031      4110      4110 
total reads: 692243
bank skew: 4224/3627 = 1.16
chip skew: 62960/62907 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:        774       725       819       709       809       640       712       667       793       700      1086       827       981       796       783       742
dram[1]:        772       724       816       701       808       641       711       669       794       698      1075       825       982       796       782       742
dram[2]:        780       732       813       701       808       640       715       670       793       699      1073       826       971       795       777       735
dram[3]:        779       732       820       705       808       640       712       672       795       699      1081       835       973       796       775       735
dram[4]:        779       731       818       706       802       641       713       669       794       699      1081       836       973       796       777       734
dram[5]:        776       726       818       703       803       643       713       668       794       700      1085       837       973       796       775       735
dram[6]:        774       726       818       701       801       639       714       670       795       699      1083       838       967       799       781       740
dram[7]:        774       727       817       701       800       639       721       671       787       690      1079       830       965       800       780       739
dram[8]:        771       727       832       707       805       638       722       671       785       690      1079       831       962       796       780       740
dram[9]:        778       732       832       707       802       638       718       671       786       689      1078       831       960       796       775       732
dram[10]:        778       731       827       708       804       637       719       671       784       689      1106       834       965       793       774       734
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1661053 n_act=11946 n_pre=11930 n_req=93135 n_rd=251628 n_write=120912 bw_util=0.3621
n_activity=1270279 dram_eff=0.5865
bk0: 16632a 1895446i bk1: 16628a 1904423i bk2: 16540a 1900307i bk3: 16540a 1903066i bk4: 15824a 1910771i bk5: 15824a 1915826i bk6: 14512a 1919939i bk7: 14512a 1924186i bk8: 14780a 1916639i bk9: 14780a 1916428i bk10: 14752a 1915936i bk11: 14752a 1922503i bk12: 16124a 1902135i bk13: 16124a 1906207i bk14: 16652a 1889847i bk15: 16652a 1894050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660773 n_act=12038 n_pre=12022 n_req=93159 n_rd=251724 n_write=120912 bw_util=0.3622
n_activity=1271577 dram_eff=0.5861
bk0: 16628a 1897643i bk1: 16628a 1905441i bk2: 16276a 1901047i bk3: 16276a 1905401i bk4: 16096a 1905088i bk5: 16096a 1905645i bk6: 14516a 1919170i bk7: 14516a 1923601i bk8: 14780a 1916024i bk9: 14780a 1920530i bk10: 14788a 1917872i bk11: 14788a 1922072i bk12: 16128a 1901431i bk13: 16128a 1905056i bk14: 16652a 1892198i bk15: 16648a 1894202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07776
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660859 n_act=11913 n_pre=11897 n_req=93200 n_rd=251800 n_write=121000 bw_util=0.3624
n_activity=1270389 dram_eff=0.5869
bk0: 16896a 1891601i bk1: 16896a 1899302i bk2: 16272a 1900054i bk3: 16272a 1907379i bk4: 16096a 1906090i bk5: 16096a 1909809i bk6: 14508a 1921025i bk7: 14508a 1923681i bk8: 14784a 1915890i bk9: 14784a 1917928i bk10: 14788a 1916150i bk11: 14788a 1923206i bk12: 16128a 1900810i bk13: 16128a 1906050i bk14: 16428a 1892258i bk15: 16428a 1894429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660343 n_act=12265 n_pre=12249 n_req=93153 n_rd=251700 n_write=120912 bw_util=0.3622
n_activity=1270603 dram_eff=0.5865
bk0: 16896a 1891567i bk1: 16896a 1898326i bk2: 16272a 1900272i bk3: 16272a 1903702i bk4: 16096a 1903334i bk5: 16092a 1907645i bk6: 14508a 1918622i bk7: 14508a 1919032i bk8: 14784a 1913015i bk9: 14784a 1917330i bk10: 14740a 1917555i bk11: 14740a 1921882i bk12: 16128a 1898802i bk13: 16128a 1903037i bk14: 16428a 1893801i bk15: 16428a 1896929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbafc297960 :  mf: uid=14139612, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5995354), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660726 n_act=11966 n_pre=11950 n_req=93207 n_rd=251827 n_write=121000 bw_util=0.3624
n_activity=1270171 dram_eff=0.5871
bk0: 16896a 1893806i bk1: 16896a 1899503i bk2: 16272a 1901236i bk3: 16272a 1904434i bk4: 15884a 1907720i bk5: 15879a 1912925i bk6: 14776a 1916244i bk7: 14776a 1919792i bk8: 14784a 1915212i bk9: 14784a 1916913i bk10: 14740a 1916530i bk11: 14740a 1923814i bk12: 16124a 1898600i bk13: 16124a 1904643i bk14: 16440a 1893185i bk15: 16440a 1897352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660703 n_act=12073 n_pre=12057 n_req=93159 n_rd=251724 n_write=120912 bw_util=0.3622
n_activity=1271811 dram_eff=0.586
bk0: 16628a 1893273i bk1: 16628a 1901678i bk2: 16496a 1898462i bk3: 16496a 1899252i bk4: 15872a 1907029i bk5: 15868a 1909365i bk6: 14780a 1918455i bk7: 14780a 1921111i bk8: 14780a 1915617i bk9: 14780a 1917171i bk10: 14744a 1917380i bk11: 14744a 1923526i bk12: 16124a 1902122i bk13: 16124a 1904392i bk14: 16440a 1895150i bk15: 16440a 1898262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07805
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660707 n_act=12113 n_pre=12097 n_req=93138 n_rd=251640 n_write=120912 bw_util=0.3621
n_activity=1268353 dram_eff=0.5875
bk0: 16628a 1893360i bk1: 16628a 1901142i bk2: 16496a 1899095i bk3: 16496a 1903058i bk4: 15824a 1906198i bk5: 15824a 1910219i bk6: 14780a 1915020i bk7: 14780a 1918738i bk8: 14780a 1914089i bk9: 14780a 1917555i bk10: 14744a 1915062i bk11: 14744a 1923265i bk12: 15860a 1902224i bk13: 15860a 1907110i bk14: 16708a 1892253i bk15: 16708a 1892239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08665
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660253 n_act=12166 n_pre=12150 n_req=93225 n_rd=251812 n_write=121088 bw_util=0.3625
n_activity=1267766 dram_eff=0.5883
bk0: 16624a 1893808i bk1: 16624a 1902786i bk2: 16500a 1897367i bk3: 16500a 1900473i bk4: 15816a 1906477i bk5: 15812a 1911566i bk6: 14784a 1915110i bk7: 14784a 1919367i bk8: 14604a 1916380i bk9: 14604a 1918547i bk10: 15012a 1912266i bk11: 15012a 1917839i bk12: 15860a 1902957i bk13: 15860a 1907637i bk14: 16708a 1891778i bk15: 16708a 1894546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06425
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbafc4b7bc0 :  mf: uid=14139610, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (5995354), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660773 n_act=12076 n_pre=12060 n_req=93140 n_rd=251648 n_write=120912 bw_util=0.3622
n_activity=1269983 dram_eff=0.5867
bk0: 16624a 1898420i bk1: 16624a 1902182i bk2: 16500a 1899107i bk3: 16500a 1904214i bk4: 15732a 1909102i bk5: 15732a 1911951i bk6: 14784a 1914760i bk7: 14784a 1917964i bk8: 14604a 1916175i bk9: 14604a 1920409i bk10: 15012a 1915219i bk11: 15012a 1919318i bk12: 15860a 1902603i bk13: 15860a 1907261i bk14: 16708a 1892468i bk15: 16708a 1892602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660837 n_act=12054 n_pre=12038 n_req=93135 n_rd=251628 n_write=120912 bw_util=0.3621
n_activity=1268862 dram_eff=0.5872
bk0: 16892a 1891624i bk1: 16892a 1897592i bk2: 16500a 1898332i bk3: 16500a 1902241i bk4: 15724a 1912193i bk5: 15720a 1914084i bk6: 14780a 1916359i bk7: 14780a 1919897i bk8: 14608a 1917352i bk9: 14608a 1918704i bk10: 15012a 1913369i bk11: 15012a 1915904i bk12: 15860a 1902613i bk13: 15860a 1907777i bk14: 16440a 1893278i bk15: 16440a 1898119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.065
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbafc31ffa0 :  mf: uid=14139611, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5995352), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2057469 n_nop=1660341 n_act=12108 n_pre=12092 n_req=93232 n_rd=251840 n_write=121088 bw_util=0.3625
n_activity=1273779 dram_eff=0.5855
bk0: 16892a 1893732i bk1: 16892a 1899702i bk2: 16496a 1899484i bk3: 16496a 1901199i bk4: 15744a 1908855i bk5: 15744a 1912646i bk6: 14780a 1915399i bk7: 14780a 1920853i bk8: 14608a 1919790i bk9: 14608a 1922414i bk10: 14836a 1914016i bk11: 14836a 1920728i bk12: 16124a 1898652i bk13: 16124a 1904511i bk14: 16440a 1895837i bk15: 16440a 1898127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31454, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31453, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31466, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31465, Miss_rate = 0.677, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31475, Miss_rate = 0.676, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31475, Miss_rate = 0.677, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31463, Miss_rate = 0.677, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31462, Miss_rate = 0.677, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31479, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[9]: Access = 46558, Miss = 31478, Miss_rate = 0.676, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31466, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31465, Miss_rate = 0.676, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31455, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31455, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31477, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31476, Miss_rate = 0.676, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31456, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31456, Miss_rate = 0.676, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31454, Miss_rate = 0.676, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31453, Miss_rate = 0.676, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31480, Miss_rate = 0.676, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31480, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 692243
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 18611
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 359585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.114

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51771
	minimum = 6
	maximum = 42
Network latency average = 8.39461
	minimum = 6
	maximum = 38
Slowest packet = 1954937
Flit latency average = 6.8469
	minimum = 6
	maximum = 35
Slowest flit = 5566694
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023686
	minimum = 0.0187435 (at node 0)
	maximum = 0.0281152 (at node 3)
Accepted packet rate average = 0.023686
	minimum = 0.0187435 (at node 0)
	maximum = 0.0281152 (at node 3)
Injected flit rate average = 0.0652823
	minimum = 0.0431915 (at node 0)
	maximum = 0.0865358 (at node 42)
Accepted flit rate average= 0.0652823
	minimum = 0.0601014 (at node 0)
	maximum = 0.090152 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.11751 (22 samples)
	minimum = 6 (22 samples)
	maximum = 116.364 (22 samples)
Network latency average = 8.81479 (22 samples)
	minimum = 6 (22 samples)
	maximum = 109.909 (22 samples)
Flit latency average = 7.44671 (22 samples)
	minimum = 6 (22 samples)
	maximum = 106.182 (22 samples)
Fragmentation average = 0.0408987 (22 samples)
	minimum = 0 (22 samples)
	maximum = 61.6818 (22 samples)
Injected packet rate average = 0.0224654 (22 samples)
	minimum = 0.0177777 (22 samples)
	maximum = 0.0266658 (22 samples)
Accepted packet rate average = 0.0224654 (22 samples)
	minimum = 0.0177777 (22 samples)
	maximum = 0.0266658 (22 samples)
Injected flit rate average = 0.0619183 (22 samples)
	minimum = 0.0409641 (22 samples)
	maximum = 0.0820879 (22 samples)
Accepted flit rate average = 0.0619183 (22 samples)
	minimum = 0.0570072 (22 samples)
	maximum = 0.0855071 (22 samples)
Injected packet size average = 2.75616 (22 samples)
Accepted packet size average = 2.75616 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 7 sec (2887 sec)
gpgpu_simulation_rate = 219839 (inst/sec)
gpgpu_simulation_rate = 2076 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 39039
gpu_sim_insn = 28848876
gpu_ipc =     738.9758
gpu_tot_sim_cycle = 6256544
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     106.0528
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 12882
partiton_reqs_in_parallel = 858858
partiton_reqs_in_parallel_total    = 24293630
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0202
partiton_reqs_in_parallel_util = 858858
partiton_reqs_in_parallel_util_total    = 24293630
gpu_sim_cycle_parition_util = 39039
gpu_tot_sim_cycle_parition_util    = 1106921
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9488
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     112.9085 GB/Sec
L2_BW_total  =      16.2115 GB/Sec
gpu_total_sim_rate=220953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13319062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111023, 106695, 106879, 110766, 111046, 106735, 106898, 110778, 29020, 27828, 27946, 18066, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 168168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 661
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:690861	W0_Idle:3258676	W0_Scoreboard:37060679	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 760 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 6256543 
mrq_lat_table:483552 	75230 	51754 	113719 	138255 	105745 	60220 	28828 	10514 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	670826 	382753 	1310 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	30 	928275 	40421 	205 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	605660 	114376 	1824 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1649 	180 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.047147  8.006173  8.484169  8.574667  7.600251  7.677215  8.052023  8.122449  8.040903  8.018284  7.659460  7.448095  8.675450  8.723849  7.647473  7.720047 
dram[1]:  8.578042  8.623671  7.693154  7.509547  7.115826  6.987613  8.846032  8.573846  8.547226  8.572932  7.402868  7.345407  8.297082  8.000000  8.114714  7.764916 
dram[2]:  8.342569  8.384810  8.411765  8.502703  7.369359  7.404535  8.570769  8.390060  8.447408  7.974825  7.997183  7.540504  8.664820  8.786517  7.279043  7.229638 
dram[3]:  8.481434  8.625000  7.845387  7.748768  6.987613  6.970787  9.043831  8.339820  7.736771  7.715832  7.334630  7.315653  8.275132  8.145833  7.793902  7.180899 
dram[4]:  8.602597  8.342569  8.278948  8.087403  7.412409  7.133490  8.446746  8.446746  8.204316  8.065063  8.542296  7.876045  8.230263  8.144531  7.548996  7.257662 
dram[5]:  8.261147  8.006173  7.890394  7.871007  7.408759  7.197400  9.152244  9.065080  7.511199  7.714479  7.737346  7.471599  8.711699  8.498641  7.788064  7.274175 
dram[6]:  8.346204  7.986453  8.430264  8.364230  7.175915  7.150588  8.523881  8.043662  8.396171  8.226551  8.068474  8.000000  7.862468  7.723485  7.440774  7.315790 
dram[7]:  8.420779  8.366451  7.795620  7.485981  7.769821  7.463145  8.760736  8.869565  7.181818  6.950434  7.820513  7.799462  8.567227  8.751073  7.543880  7.194934 
dram[8]:  8.302176  8.094881  8.236504  8.365535  6.932184  7.112028  8.550899  8.400000  8.070503  7.779473  8.059805  7.949245  8.288618  8.243936  7.722222  7.258889 
dram[9]:  7.810142  8.008464  8.050251  8.236504  8.060161  7.788114  8.473293  8.732416  7.448871  7.002497  7.949245  7.927496  8.814121  8.543296  7.374856  7.315790 
dram[10]:  8.737467  8.404822  8.069269  8.089646  6.841270  6.856818  8.786154  8.653030  7.844755  7.528859  7.738128  7.614152  8.230263  7.998721  7.903584  7.807082 
average row locality = 1071507/134993 = 7.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4347      4346      4319      4319      4129      4129      3801      3801      3861      3861      3850      3850      4223      4223      4355      4355 
dram[1]:      4346      4346      4250      4250      4200      4200      3802      3802      3861      3861      3860      3860      4224      4224      4355      4354 
dram[2]:      4416      4416      4249      4249      4200      4200      3800      3800      3862      3862      3860      3860      4224      4224      4296      4296 
dram[3]:      4416      4416      4249      4249      4200      4199      3800      3800      3862      3862      3848      3848      4224      4224      4296      4296 
dram[4]:      4416      4416      4249      4249      4145      4144      3870      3870      3862      3862      3848      3848      4223      4223      4299      4299 
dram[5]:      4346      4346      4307      4307      4142      4141      3871      3871      3861      3861      3849      3849      4223      4223      4299      4299 
dram[6]:      4346      4346      4307      4307      4130      4130      3871      3871      3861      3861      3849      3849      4154      4154      4369      4369 
dram[7]:      4345      4345      4308      4308      4128      4127      3872      3872      3815      3815      3919      3919      4154      4154      4369      4369 
dram[8]:      4345      4345      4308      4308      4106      4106      3872      3872      3815      3815      3919      3919      4154      4154      4369      4369 
dram[9]:      4415      4415      4308      4308      4104      4103      3871      3871      3815      3815      3919      3919      4154      4154      4299      4299 
dram[10]:      4415      4415      4307      4307      4109      4109      3871      3871      3815      3815      3873      3873      4223      4223      4299      4299 
total reads: 723747
bank skew: 4416/3800 = 1.16
chip skew: 65824/65769 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:        750       703       794       688       785       623       690       647       769       679      1049       801       946       769       758       718
dram[1]:        748       702       791       681       784       624       689       649       769       677      1038       799       947       769       757       718
dram[2]:        756       710       788       681       784       623       693       650       769       679      1037       800       937       768       753       712
dram[3]:        755       709       795       685       784       623       690       651       770       678      1044       808       938       769       750       712
dram[4]:        755       709       793       685       778       623       691       649       770       678      1043       809       938       769       752       711
dram[5]:        752       704       793       683       779       625       691       648       770       679      1048       810       938       769       751       712
dram[6]:        750       704       793       681       777       622       692       649       770       678      1046       811       932       772       756       717
dram[7]:        750       704       792       681       776       622       699       650       763       670      1042       803       931       773       756       716
dram[8]:        747       705       806       686       781       620       699       651       761       669      1042       804       928       769       755       717
dram[9]:        754       710       806       686       779       621       695       651       762       669      1041       805       926       770       751       709
dram[10]:        753       709       802       687       780       620       697       650       760       669      1068       808       931       766       750       711
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1716201 n_act=12144 n_pre=12128 n_req=97371 n_rd=263076 n_write=126408 bw_util=0.3657
n_activity=1326520 dram_eff=0.5872
bk0: 17388a 1961270i bk1: 17384a 1970946i bk2: 17276a 1966522i bk3: 17276a 1969482i bk4: 16516a 1977462i bk5: 16516a 1982855i bk6: 15204a 1986496i bk7: 15204a 1991089i bk8: 15444a 1983492i bk9: 15444a 1983113i bk10: 15400a 1982812i bk11: 15400a 1989510i bk12: 16892a 1968070i bk13: 16892a 1972363i bk14: 17420a 1955431i bk15: 17420a 1959785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0719
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715881 n_act=12252 n_pre=12236 n_req=97397 n_rd=263180 n_write=126408 bw_util=0.3658
n_activity=1327071 dram_eff=0.5871
bk0: 17384a 1963637i bk1: 17384a 1971582i bk2: 17000a 1966974i bk3: 17000a 1972015i bk4: 16800a 1971369i bk5: 16800a 1972455i bk6: 15208a 1986012i bk7: 15208a 1990557i bk8: 15444a 1982850i bk9: 15444a 1987496i bk10: 15440a 1984574i bk11: 15440a 1989253i bk12: 16896a 1966906i bk13: 16896a 1970509i bk14: 17420a 1957615i bk15: 17416a 1959936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fbafcaabcb0 :  mf: uid=14782256, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (6256543), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715993 n_act=12115 n_pre=12099 n_req=97438 n_rd=263254 n_write=126496 bw_util=0.366
n_activity=1326545 dram_eff=0.5876
bk0: 17664a 1957370i bk1: 17664a 1965592i bk2: 16996a 1966473i bk3: 16994a 1973873i bk4: 16800a 1973055i bk5: 16800a 1976247i bk6: 15200a 1987849i bk7: 15200a 1990327i bk8: 15448a 1982481i bk9: 15448a 1984865i bk10: 15440a 1982905i bk11: 15440a 1990556i bk12: 16896a 1966467i bk13: 16896a 1972288i bk14: 17184a 1957820i bk15: 17184a 1960273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715451 n_act=12479 n_pre=12463 n_req=97391 n_rd=263156 n_write=126408 bw_util=0.3658
n_activity=1326140 dram_eff=0.5875
bk0: 17664a 1957329i bk1: 17664a 1964702i bk2: 16996a 1966372i bk3: 16996a 1969980i bk4: 16800a 1969852i bk5: 16796a 1974599i bk6: 15200a 1985478i bk7: 15200a 1985923i bk8: 15448a 1979945i bk9: 15448a 1984071i bk10: 15392a 1984705i bk11: 15392a 1989083i bk12: 16896a 1964335i bk13: 16896a 1968676i bk14: 17184a 1959162i bk15: 17184a 1962738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07393
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715841 n_act=12168 n_pre=12152 n_req=97449 n_rd=263292 n_write=126504 bw_util=0.366
n_activity=1325994 dram_eff=0.5879
bk0: 17664a 1959752i bk1: 17664a 1965769i bk2: 16996a 1967350i bk3: 16996a 1970794i bk4: 16580a 1974327i bk5: 16576a 1980031i bk6: 15480a 1982706i bk7: 15480a 1986942i bk8: 15448a 1981892i bk9: 15448a 1983900i bk10: 15392a 1983303i bk11: 15392a 1991283i bk12: 16892a 1964206i bk13: 16892a 1970644i bk14: 17196a 1958460i bk15: 17196a 1963125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715819 n_act=12283 n_pre=12267 n_req=97397 n_rd=263180 n_write=126408 bw_util=0.3658
n_activity=1327263 dram_eff=0.5871
bk0: 17384a 1958875i bk1: 17384a 1967900i bk2: 17228a 1964457i bk3: 17228a 1965531i bk4: 16568a 1973807i bk5: 16564a 1976304i bk6: 15484a 1985291i bk7: 15484a 1988247i bk8: 15444a 1982405i bk9: 15444a 1984056i bk10: 15396a 1984257i bk11: 15396a 1990737i bk12: 16892a 1967687i bk13: 16892a 1970014i bk14: 17196a 1960890i bk15: 17196a 1964033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715843 n_act=12313 n_pre=12297 n_req=97376 n_rd=263096 n_write=126408 bw_util=0.3657
n_activity=1324319 dram_eff=0.5882
bk0: 17384a 1959592i bk1: 17384a 1967561i bk2: 17228a 1965600i bk3: 17228a 1969309i bk4: 16520a 1972772i bk5: 16520a 1977350i bk6: 15484a 1981419i bk7: 15484a 1985605i bk8: 15444a 1980891i bk9: 15444a 1984590i bk10: 15396a 1981776i bk11: 15396a 1990707i bk12: 16616a 1967818i bk13: 16616a 1973494i bk14: 17476a 1957859i bk15: 17476a 1957938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08329
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715357 n_act=12374 n_pre=12358 n_req=97467 n_rd=263276 n_write=126592 bw_util=0.3661
n_activity=1323286 dram_eff=0.5892
bk0: 17380a 1959486i bk1: 17380a 1969116i bk2: 17232a 1963287i bk3: 17232a 1966654i bk4: 16512a 1973133i bk5: 16508a 1978732i bk6: 15488a 1981677i bk7: 15488a 1986267i bk8: 15260a 1982824i bk9: 15260a 1985188i bk10: 15676a 1978709i bk11: 15676a 1984809i bk12: 16616a 1968809i bk13: 16616a 1973570i bk14: 17476a 1957302i bk15: 17476a 1960334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06055
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715897 n_act=12282 n_pre=12266 n_req=97378 n_rd=263104 n_write=126408 bw_util=0.3657
n_activity=1325710 dram_eff=0.5876
bk0: 17380a 1964378i bk1: 17380a 1968443i bk2: 17232a 1965427i bk3: 17232a 1970747i bk4: 16424a 1975743i bk5: 16424a 1978767i bk6: 15488a 1981168i bk7: 15488a 1984816i bk8: 15260a 1982821i bk9: 15260a 1987415i bk10: 15676a 1981874i bk11: 15676a 1986240i bk12: 16616a 1968054i bk13: 16616a 1973601i bk14: 17476a 1957705i bk15: 17476a 1958254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05691
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbafcb0e8d0 :  mf: uid=14782255, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6256539), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715961 n_act=12264 n_pre=12248 n_req=97371 n_rd=263076 n_write=126408 bw_util=0.3657
n_activity=1325161 dram_eff=0.5878
bk0: 17660a 1957024i bk1: 17660a 1963811i bk2: 17232a 1964672i bk3: 17232a 1968830i bk4: 16416a 1979350i bk5: 16412a 1981177i bk6: 15484a 1982679i bk7: 15484a 1986642i bk8: 15260a 1984139i bk9: 15260a 1985733i bk10: 15676a 1980107i bk11: 15676a 1982863i bk12: 16616a 1968316i bk13: 16616a 1973566i bk14: 17196a 1958756i bk15: 17196a 1964219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0615
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129957 n_nop=1715445 n_act=12320 n_pre=12304 n_req=97472 n_rd=263296 n_write=126592 bw_util=0.3661
n_activity=1329234 dram_eff=0.5866
bk0: 17660a 1959528i bk1: 17660a 1965896i bk2: 17228a 1965467i bk3: 17228a 1967249i bk4: 16436a 1975574i bk5: 16436a 1979595i bk6: 15484a 1981477i bk7: 15484a 1987732i bk8: 15260a 1986411i bk9: 15260a 1989484i bk10: 15492a 1980805i bk11: 15492a 1987711i bk12: 16892a 1964327i bk13: 16892a 1970062i bk14: 17196a 1961408i bk15: 17196a 1963973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32885, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32884, Miss_rate = 0.677, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32898, Miss_rate = 0.677, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32897, Miss_rate = 0.677, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32907, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32907, Miss_rate = 0.677, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32895, Miss_rate = 0.677, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32894, Miss_rate = 0.677, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32912, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[9]: Access = 48673, Miss = 32911, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32898, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32897, Miss_rate = 0.677, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32887, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32887, Miss_rate = 0.676, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32910, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32909, Miss_rate = 0.676, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32888, Miss_rate = 0.676, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32888, Miss_rate = 0.676, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32885, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32884, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32912, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32912, Miss_rate = 0.676, Pending_hits = 1447, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 723747
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 18677
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 327496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.115

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59027
	minimum = 6
	maximum = 46
Network latency average = 8.45863
	minimum = 6
	maximum = 43
Slowest packet = 2092445
Flit latency average = 6.92989
	minimum = 6
	maximum = 39
Slowest flit = 5767493
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023825
	minimum = 0.0188534 (at node 0)
	maximum = 0.0282801 (at node 11)
Accepted packet rate average = 0.023825
	minimum = 0.0188534 (at node 0)
	maximum = 0.0282801 (at node 11)
Injected flit rate average = 0.0656652
	minimum = 0.0434448 (at node 0)
	maximum = 0.0870434 (at node 42)
Accepted flit rate average= 0.0656652
	minimum = 0.0604539 (at node 0)
	maximum = 0.0906809 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.09459 (23 samples)
	minimum = 6 (23 samples)
	maximum = 113.304 (23 samples)
Network latency average = 8.7993 (23 samples)
	minimum = 6 (23 samples)
	maximum = 107 (23 samples)
Flit latency average = 7.42424 (23 samples)
	minimum = 6 (23 samples)
	maximum = 103.261 (23 samples)
Fragmentation average = 0.0391205 (23 samples)
	minimum = 0 (23 samples)
	maximum = 59 (23 samples)
Injected packet rate average = 0.0225245 (23 samples)
	minimum = 0.0178245 (23 samples)
	maximum = 0.026736 (23 samples)
Accepted packet rate average = 0.0225245 (23 samples)
	minimum = 0.0178245 (23 samples)
	maximum = 0.026736 (23 samples)
Injected flit rate average = 0.0620813 (23 samples)
	minimum = 0.0410719 (23 samples)
	maximum = 0.0823033 (23 samples)
Accepted flit rate average = 0.0620813 (23 samples)
	minimum = 0.057157 (23 samples)
	maximum = 0.085732 (23 samples)
Injected packet size average = 2.75616 (23 samples)
Accepted packet size average = 2.75616 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 3 sec (3003 sec)
gpgpu_simulation_rate = 220953 (inst/sec)
gpgpu_simulation_rate = 2083 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39352
gpu_sim_insn = 28848876
gpu_ipc =     733.0981
gpu_tot_sim_cycle = 6518046
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     106.2240
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 13214
partiton_reqs_in_parallel = 865744
partiton_reqs_in_parallel_total    = 25152488
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9917
partiton_reqs_in_parallel_util = 865744
partiton_reqs_in_parallel_util_total    = 25152488
gpu_sim_cycle_parition_util = 39352
gpu_tot_sim_cycle_parition_util    = 1145960
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9505
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.0104 GB/Sec
L2_BW_total  =      16.2374 GB/Sec
gpu_total_sim_rate=222270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13898290
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115850, 111337, 111526, 115586, 115873, 111370, 111545, 115594, 29020, 27828, 27946, 18066, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 168198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 691
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:720854	W0_Idle:3274412	W0_Scoreboard:38203561	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 738 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 6518045 
mrq_lat_table:502470 	77606 	53826 	119437 	145263 	111474 	63601 	30211 	10553 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	699168 	400895 	1330 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	972502 	42670 	231 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	632131 	119226 	1887 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1725 	182 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.925058  7.868605  8.315594  8.440955  7.393939  7.463530  7.824798  7.867208  7.882119  7.840580  7.484197  7.308642  8.500000  8.522251  7.498343  7.514950 
dram[1]:  8.395782  8.437655  7.505708  7.371076  6.978495  6.845992  8.745481  8.415942  8.417256  8.441134  7.231707  7.179177  8.129838  7.855247  7.983530  7.555679 
dram[2]:  8.209026  8.150944  8.342640  8.406650  7.163355  7.259508  8.316619  8.107542  8.255201  7.821288  7.833553  7.375622  8.468141  8.512419  7.120727  7.015790 
dram[3]:  8.357921  8.388350  7.662004  7.591224  6.904255  6.801887  8.930769  8.199153  7.640565  7.601532  7.218826  7.218826  8.211854  7.970624  7.678571  7.075372 
dram[4]:  8.408759  8.074766  8.156327  7.997567  7.191874  6.955240  8.286908  8.218232  8.075984  7.904383  8.447783  7.718954  8.108344  7.988957  7.367956  7.086079 
dram[5]:  8.104192  7.796083  7.766821  7.713134  7.270548  7.013216  9.016666  8.855655  7.410959  7.600255  7.670130  7.364090  8.511111  8.358151  7.638030  7.146838 
dram[6]:  8.242388  7.832176  8.265432  8.224815  6.992299  6.969298  8.381690  7.892573  8.276773  8.118690  7.916890  7.874667  7.698912  7.534911  7.278846  7.149003 
dram[7]:  8.211165  8.141997  7.609091  7.310044  7.564286  7.219318  8.601156  8.676385  7.028811  6.768786  7.737852  7.659493  8.433112  8.580863  7.437773  7.067427 
dram[8]:  8.161640  7.913450  8.048077  8.205882  6.811015  6.961369  8.430594  8.312849  7.944369  7.653595  7.858441  7.777635  8.131545  8.069709  7.603795  7.111691 
dram[9]:  7.644911  7.826727  7.914894  8.009569  7.901002  7.613526  8.311453  8.501429  7.292653  6.849123  7.858441  7.718112  8.662585  8.344692  7.224269  7.154506 
dram[10]:  8.595771  8.247017  7.876471  7.932465  6.741453  6.684322  8.574928  8.405367  7.715415  7.422053  7.500000  7.443750  8.028360  7.797605  7.798831  7.603193 
average row locality = 1118131/143785 = 7.776409
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4536      4535      4511      4511      4316      4316      3958      3958      4031      4031      4024      4024      4399      4399      4542      4542 
dram[1]:      4535      4535      4439      4439      4390      4390      3959      3959      4031      4031      4034      4034      4400      4400      4542      4541 
dram[2]:      4608      4608      4438      4438      4390      4390      3957      3957      4032      4032      4034      4034      4400      4400      4481      4481 
dram[3]:      4608      4608      4438      4438      4390      4389      3957      3957      4032      4032      4021      4021      4400      4400      4481      4481 
dram[4]:      4608      4608      4438      4438      4332      4331      4030      4030      4032      4032      4021      4021      4399      4399      4484      4484 
dram[5]:      4535      4535      4499      4499      4329      4328      4031      4031      4031      4031      4022      4022      4399      4399      4484      4484 
dram[6]:      4535      4535      4499      4499      4316      4316      4031      4031      4031      4031      4022      4022      4327      4327      4557      4557 
dram[7]:      4534      4534      4500      4500      4314      4313      4032      4032      3983      3983      4095      4095      4327      4327      4557      4557 
dram[8]:      4534      4534      4500      4500      4291      4291      4032      4032      3983      3983      4095      4095      4327      4327      4557      4557 
dram[9]:      4607      4607      4500      4500      4289      4288      4031      4031      3984      3984      4095      4095      4327      4327      4484      4484 
dram[10]:      4607      4607      4499      4499      4294      4294      4031      4031      3984      3984      4047      4047      4399      4399      4484      4484 
total reads: 755251
bank skew: 4608/3957 = 1.16
chip skew: 68690/68633 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:        728       683       769       668       760       605       672       630       746       660      1014       776       918       748       736       698
dram[1]:        727       682       767       661       759       606       670       632       746       658      1003       775       919       748       735       698
dram[2]:        734       689       764       661       759       605       674       633       746       659      1002       775       909       747       731       692
dram[3]:        733       689       771       665       759       605       671       634       747       659      1009       783       911       748       729       692
dram[4]:        733       689       768       665       754       605       672       631       747       659      1009       785       910       748       731       691
dram[5]:        731       684       769       663       755       607       673       631       747       660      1013       785       910       748       729       692
dram[6]:        728       684       768       662       752       604       673       632       747       659      1012       786       905       751       734       696
dram[7]:        728       684       768       661       752       604       680       633       741       651      1007       779       903       752       734       696
dram[8]:        725       685       781       666       756       603       680       634       738       651      1007       780       901       748       734       696
dram[9]:        732       690       781       666       754       603       676       633       739       650      1007       780       899       749       729       689
dram[10]:        732       689       777       667       755       602       678       633       737       650      1032       783       904       745       729       691
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770687 n_act=12960 n_pre=12944 n_req=101609 n_rd=274532 n_write=131904 bw_util=0.369
n_activity=1385941 dram_eff=0.5865
bk0: 18144a 2027127i bk1: 18140a 2036754i bk2: 18044a 2032221i bk3: 18044a 2035095i bk4: 17264a 2043267i bk5: 17264a 2048660i bk6: 15832a 2053267i bk7: 15832a 2057848i bk8: 16124a 2050309i bk9: 16124a 2049895i bk10: 16096a 2049183i bk11: 16096a 2056317i bk12: 17596a 2034279i bk13: 17596a 2039285i bk14: 18168a 2021160i bk15: 18168a 2025439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770415 n_act=13044 n_pre=13028 n_req=101635 n_rd=274636 n_write=131904 bw_util=0.3691
n_activity=1386432 dram_eff=0.5865
bk0: 18140a 2029050i bk1: 18140a 2037248i bk2: 17756a 2032332i bk3: 17756a 2037790i bk4: 17560a 2036857i bk5: 17560a 2038696i bk6: 15836a 2053100i bk7: 15836a 2057669i bk8: 16124a 2049576i bk9: 16124a 2054452i bk10: 16136a 2051237i bk11: 16136a 2056156i bk12: 17600a 2033456i bk13: 17600a 2037112i bk14: 18168a 2023718i bk15: 18164a 2025514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770449 n_act=12937 n_pre=12921 n_req=101680 n_rd=274720 n_write=132000 bw_util=0.3692
n_activity=1386115 dram_eff=0.5868
bk0: 18432a 2023054i bk1: 18432a 2031122i bk2: 17752a 2032094i bk3: 17752a 2040017i bk4: 17560a 2038681i bk5: 17560a 2042373i bk6: 15828a 2054562i bk7: 15828a 2057008i bk8: 16128a 2049460i bk9: 16128a 2051842i bk10: 16136a 2049588i bk11: 16136a 2057553i bk12: 17600a 2033010i bk13: 17600a 2038826i bk14: 17924a 2023339i bk15: 17924a 2025952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770037 n_act=13245 n_pre=13229 n_req=101629 n_rd=274612 n_write=131904 bw_util=0.3691
n_activity=1384979 dram_eff=0.587
bk0: 18432a 2023161i bk1: 18432a 2030428i bk2: 17752a 2032053i bk3: 17752a 2035897i bk4: 17560a 2035689i bk5: 17556a 2040520i bk6: 15828a 2052507i bk7: 15828a 2053036i bk8: 16128a 2046396i bk9: 16128a 2050933i bk10: 16084a 2051213i bk11: 16084a 2055845i bk12: 17600a 2030617i bk13: 17600a 2034860i bk14: 17924a 2024990i bk15: 17924a 2028682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08628
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbafd275c40 :  mf: uid=15424899, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6518043), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770359 n_act=12968 n_pre=12952 n_req=101687 n_rd=274748 n_write=132000 bw_util=0.3693
n_activity=1385001 dram_eff=0.5874
bk0: 18432a 2025488i bk1: 18432a 2031463i bk2: 17752a 2032937i bk3: 17752a 2036521i bk4: 17328a 2040133i bk5: 17324a 2045881i bk6: 16120a 2049378i bk7: 16120a 2053746i bk8: 16128a 2048508i bk9: 16128a 2050679i bk10: 16084a 2050047i bk11: 16084a 2058005i bk12: 17596a 2030922i bk13: 17596a 2037028i bk14: 17936a 2023883i bk15: 17936a 2028730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770389 n_act=13057 n_pre=13041 n_req=101635 n_rd=274636 n_write=131904 bw_util=0.3691
n_activity=1385954 dram_eff=0.5867
bk0: 18140a 2024117i bk1: 18140a 2033761i bk2: 17996a 2029970i bk3: 17996a 2031058i bk4: 17316a 2039781i bk5: 17312a 2041962i bk6: 16124a 2052043i bk7: 16124a 2055116i bk8: 16124a 2049009i bk9: 16124a 2050754i bk10: 16088a 2050938i bk11: 16088a 2057968i bk12: 17596a 2033893i bk13: 17596a 2036758i bk14: 17936a 2026589i bk15: 17936a 2030002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08625
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fbb178d0340 :  mf: uid=15424898, sid19:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (6518045), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770389 n_act=13103 n_pre=13087 n_req=101612 n_rd=274544 n_write=131904 bw_util=0.369
n_activity=1383317 dram_eff=0.5876
bk0: 18140a 2025420i bk1: 18140a 2033350i bk2: 17996a 2031398i bk3: 17996a 2035537i bk4: 17264a 2038722i bk5: 17264a 2043313i bk6: 16124a 2048473i bk7: 16124a 2052480i bk8: 16124a 2047692i bk9: 16124a 2051402i bk10: 16088a 2048220i bk11: 16088a 2057601i bk12: 17308a 2034462i bk13: 17308a 2040067i bk14: 18228a 2023433i bk15: 18228a 2023599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09324
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1769823 n_act=13196 n_pre=13180 n_req=101707 n_rd=274732 n_write=132096 bw_util=0.3693
n_activity=1382318 dram_eff=0.5886
bk0: 18136a 2025439i bk1: 18136a 2034903i bk2: 18000a 2028575i bk3: 18000a 2032431i bk4: 17256a 2039351i bk5: 17252a 2044751i bk6: 16128a 2048461i bk7: 16128a 2052726i bk8: 15932a 2049404i bk9: 15932a 2051888i bk10: 16380a 2045418i bk11: 16380a 2051401i bk12: 17308a 2035443i bk13: 17308a 2040380i bk14: 18228a 2023131i bk15: 18228a 2026172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0705
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770463 n_act=13062 n_pre=13046 n_req=101614 n_rd=274552 n_write=131904 bw_util=0.369
n_activity=1384616 dram_eff=0.5871
bk0: 18136a 2030067i bk1: 18136a 2034344i bk2: 18000a 2031030i bk3: 18000a 2035889i bk4: 17164a 2041702i bk5: 17164a 2044884i bk6: 16128a 2047874i bk7: 16128a 2051895i bk8: 15932a 2049317i bk9: 15932a 2054226i bk10: 16380a 2048411i bk11: 16380a 2052877i bk12: 17308a 2034869i bk13: 17308a 2040256i bk14: 18228a 2023538i bk15: 18228a 2023709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0696
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1770455 n_act=13076 n_pre=13060 n_req=101609 n_rd=274532 n_write=131904 bw_util=0.369
n_activity=1383929 dram_eff=0.5874
bk0: 18428a 2022366i bk1: 18428a 2028899i bk2: 18000a 2029979i bk3: 18000a 2034530i bk4: 17156a 2045350i bk5: 17152a 2047591i bk6: 16124a 2049574i bk7: 16124a 2053333i bk8: 15936a 2050652i bk9: 15936a 2052417i bk10: 16380a 2047035i bk11: 16380a 2049539i bk12: 17308a 2035127i bk13: 17308a 2039887i bk14: 17936a 2024454i bk15: 17936a 2029965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07175
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbafd149b50 :  mf: uid=15424900, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6518045), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2203027 n_nop=1769912 n_act=13138 n_pre=13122 n_req=101714 n_rd=274759 n_write=132096 bw_util=0.3694
n_activity=1388611 dram_eff=0.586
bk0: 18428a 2025347i bk1: 18428a 2031898i bk2: 17996a 2031058i bk3: 17996a 2032724i bk4: 17176a 2041574i bk5: 17175a 2045841i bk6: 16124a 2048150i bk7: 16124a 2054788i bk8: 15936a 2053210i bk9: 15936a 2056084i bk10: 16188a 2047174i bk11: 16188a 2054445i bk12: 17596a 2030641i bk13: 17596a 2036393i bk14: 17936a 2027541i bk15: 17936a 2030101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 34317, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 34316, Miss_rate = 0.677, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 34330, Miss_rate = 0.677, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 34329, Miss_rate = 0.677, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 34340, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 34340, Miss_rate = 0.677, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 34327, Miss_rate = 0.677, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 34326, Miss_rate = 0.677, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 34344, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[9]: Access = 50788, Miss = 34343, Miss_rate = 0.676, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 34330, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 34329, Miss_rate = 0.677, Pending_hits = 1466, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 34318, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 34318, Miss_rate = 0.676, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 34342, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 34341, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 34319, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 34319, Miss_rate = 0.677, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 34317, Miss_rate = 0.676, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 34316, Miss_rate = 0.676, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 34345, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 34345, Miss_rate = 0.676, Pending_hits = 1456, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 755251
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 18811
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.116

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55548
	minimum = 6
	maximum = 46
Network latency average = 8.4286
	minimum = 6
	maximum = 45
Slowest packet = 2158499
Flit latency average = 6.90484
	minimum = 6
	maximum = 41
Slowest flit = 5949738
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236355
	minimum = 0.0187035 (at node 0)
	maximum = 0.0280552 (at node 19)
Accepted packet rate average = 0.0236355
	minimum = 0.0187035 (at node 0)
	maximum = 0.0280552 (at node 19)
Injected flit rate average = 0.0651429
	minimum = 0.0430993 (at node 0)
	maximum = 0.086351 (at node 42)
Accepted flit rate average= 0.0651429
	minimum = 0.0599731 (at node 0)
	maximum = 0.0899596 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.07212 (24 samples)
	minimum = 6 (24 samples)
	maximum = 110.5 (24 samples)
Network latency average = 8.78386 (24 samples)
	minimum = 6 (24 samples)
	maximum = 104.417 (24 samples)
Flit latency average = 7.4026 (24 samples)
	minimum = 6 (24 samples)
	maximum = 100.667 (24 samples)
Fragmentation average = 0.0374905 (24 samples)
	minimum = 0 (24 samples)
	maximum = 56.5417 (24 samples)
Injected packet rate average = 0.0225708 (24 samples)
	minimum = 0.0178611 (24 samples)
	maximum = 0.026791 (24 samples)
Accepted packet rate average = 0.0225708 (24 samples)
	minimum = 0.0178611 (24 samples)
	maximum = 0.026791 (24 samples)
Injected flit rate average = 0.0622088 (24 samples)
	minimum = 0.0411564 (24 samples)
	maximum = 0.082472 (24 samples)
Accepted flit rate average = 0.0622088 (24 samples)
	minimum = 0.0572744 (24 samples)
	maximum = 0.0859082 (24 samples)
Injected packet size average = 2.75616 (24 samples)
Accepted packet size average = 2.75616 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 55 sec (3115 sec)
gpgpu_simulation_rate = 222270 (inst/sec)
gpgpu_simulation_rate = 2092 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38986
gpu_sim_insn = 28848876
gpu_ipc =     739.9804
gpu_tot_sim_cycle = 6779182
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     106.3877
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 13733
partiton_reqs_in_parallel = 857692
partiton_reqs_in_parallel_total    = 26018232
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9645
partiton_reqs_in_parallel_util = 857692
partiton_reqs_in_parallel_util_total    = 26018232
gpu_sim_cycle_parition_util = 38986
gpu_tot_sim_cycle_parition_util    = 1185312
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9521
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.0620 GB/Sec
L2_BW_total  =      16.2621 GB/Sec
gpu_total_sim_rate=223634

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14477518
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120681, 115969, 116174, 120399, 120707, 116010, 116196, 120416, 33859, 32472, 32605, 22893, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 168255
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 748
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:751316	W0_Idle:3289247	W0_Scoreboard:39327658	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 717 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 6779181 
mrq_lat_table:523749 	81617 	56305 	123830 	150787 	116226 	66605 	31313 	10633 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	731812 	414729 	1356 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1016701 	44970 	234 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	658512 	124142 	1974 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1800 	184 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.140878  8.083715  8.504867  8.630864  7.588032  7.658536  8.021192  8.063915  8.090078  8.048052  7.673724  7.496350  8.739075  8.761598  7.680782  7.697497 
dram[1]:  8.617359  8.659705  7.686517  7.550773  7.168969  7.034411  8.973333  8.640513  8.630919  8.655028  7.419471  7.366348  8.343558  8.066429  8.149770  7.738512 
dram[2]:  8.430913  8.372093  8.528678  8.592965  7.356597  7.454144  8.516174  8.305899  8.467213  8.028498  8.027308  7.564951  8.706786  8.751609  7.297269  7.191511 
dram[3]:  8.581645  8.612440  7.844037  7.772727  7.093585  6.989637  9.160363  8.421418  7.806046  7.766917  7.407229  7.407229  8.426270  8.182912  7.840858  7.251566 
dram[4]:  8.633094  8.294930  8.341463  8.181818  7.384615  7.144552  8.513032  8.420624  8.264000  8.091384  8.646976  7.912484  8.342331  8.221282  7.562568  7.277487 
dram[5]:  8.322314  8.010227  7.950913  7.896825  7.464487  7.203482  9.250373  9.087848  7.575795  7.765664  7.863172  7.554054  8.727857  8.573771  7.817773  7.323498 
dram[6]:  8.462185  8.046803  8.452670  8.411836  7.182609  7.159263  8.608876  8.113726  8.465847  8.306971  8.112137  8.069553  7.906064  7.740396  7.474737  7.343330 
dram[7]:  8.430622  8.360617  7.791946  7.490323  7.762632  7.413019  8.830726  8.906743  7.189858  6.928409  7.934509  7.855361  8.646294  8.794973  7.619099  7.245918 
dram[8]:  8.380500  8.129181  8.234042  8.392771  6.997866  7.150491  8.658298  8.539202  8.129333  7.836761  8.056266  7.974684  8.342534  8.280199  7.803297  7.305555 
dram[9]:  7.859170  8.043575  8.100000  8.195294  8.102595  7.811681  8.537827  8.729958  7.453545  7.008046  8.056266  7.914573  8.877170  8.535301  7.385760  7.331223 
dram[10]:  8.822304  8.469412  8.080047  8.117716  6.927138  6.869110  8.804255  8.632823  7.877261  7.602244  7.692307  7.635468  8.241212  8.008245  7.979334  7.800224 
average row locality = 1164755/146047 = 7.975206
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4725      4724      4695      4695      4489      4489      4131      4131      4197      4197      4186      4186      4591      4591      4734      4734 
dram[1]:      4724      4724      4620      4620      4566      4566      4132      4132      4197      4197      4197      4197      4592      4592      4734      4733 
dram[2]:      4800      4800      4619      4619      4566      4566      4130      4130      4198      4198      4197      4197      4592      4592      4670      4670 
dram[3]:      4800      4800      4619      4619      4566      4565      4130      4130      4198      4198      4184      4184      4592      4592      4670      4670 
dram[4]:      4800      4800      4619      4619      4506      4505      4206      4206      4198      4198      4184      4184      4591      4591      4673      4673 
dram[5]:      4724      4724      4682      4682      4503      4502      4207      4207      4197      4197      4185      4185      4591      4591      4673      4673 
dram[6]:      4724      4724      4682      4682      4490      4490      4207      4207      4197      4197      4185      4185      4516      4516      4749      4749 
dram[7]:      4723      4723      4683      4683      4488      4487      4208      4208      4147      4147      4261      4261      4516      4516      4749      4749 
dram[8]:      4723      4723      4683      4683      4464      4464      4208      4208      4147      4147      4261      4261      4516      4516      4749      4749 
dram[9]:      4799      4799      4683      4683      4462      4461      4207      4207      4147      4147      4261      4261      4516      4516      4673      4673 
dram[10]:      4799      4799      4682      4682      4467      4467      4207      4207      4147      4147      4211      4211      4591      4591      4673      4673 
total reads: 786755
bank skew: 4800/4130 = 1.16
chip skew: 71554/71495 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:        708       665       748       651       740       590       653       613       725       642       983       754       889       726       715       679
dram[1]:        707       664       746       644       739       591       652       615       726       641       973       752       889       726       714       679
dram[2]:        713       671       743       644       739       590       656       616       725       642       972       753       880       725       710       673
dram[3]:        713       671       750       648       739       590       653       617       726       641       978       761       882       725       708       673
dram[4]:        712       670       747       648       734       591       654       614       726       642       978       762       881       725       710       672
dram[5]:        710       666       748       646       735       593       654       614       726       643       982       763       881       725       708       673
dram[6]:        708       665       747       645       732       589       654       615       726       641       980       764       876       728       713       677
dram[7]:        708       666       747       644       732       590       661       616       720       634       976       757       874       729       713       676
dram[8]:        705       666       760       649       736       588       661       616       718       634       976       758       872       725       713       677
dram[9]:        711       671       760       649       734       589       658       616       719       633       975       758       870       726       708       670
dram[10]:        711       670       755       650       735       587       659       616       717       633      1000       760       875       723       708       672
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825729 n_act=13162 n_pre=13146 n_req=105845 n_rd=285980 n_write=137400 bw_util=0.3721
n_activity=1441324 dram_eff=0.5875
bk0: 18900a 2092989i bk1: 18896a 2102817i bk2: 18780a 2098376i bk3: 18780a 2101435i bk4: 17956a 2109832i bk5: 17956a 2115252i bk6: 16524a 2119776i bk7: 16524a 2124977i bk8: 16788a 2116926i bk9: 16788a 2116592i bk10: 16744a 2115948i bk11: 16744a 2123178i bk12: 18364a 2099823i bk13: 18364a 2105041i bk14: 18936a 2086432i bk15: 18936a 2090958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbb209070b0 :  mf: uid=16067544, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6779181), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825447 n_act=13248 n_pre=13232 n_req=105873 n_rd=286090 n_write=137400 bw_util=0.3722
n_activity=1441868 dram_eff=0.5874
bk0: 18896a 2094921i bk1: 18896a 2103128i bk2: 18480a 2098395i bk3: 18478a 2104101i bk4: 18264a 2103224i bk5: 18264a 2104966i bk6: 16528a 2119628i bk7: 16528a 2124454i bk8: 16788a 2115961i bk9: 16788a 2121187i bk10: 16788a 2118514i bk11: 16788a 2122945i bk12: 18368a 2098956i bk13: 18368a 2102980i bk14: 18936a 2088963i bk15: 18932a 2090950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08519
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825483 n_act=13139 n_pre=13123 n_req=105918 n_rd=286176 n_write=137496 bw_util=0.3724
n_activity=1441516 dram_eff=0.5878
bk0: 19200a 2088436i bk1: 19200a 2097156i bk2: 18476a 2097979i bk3: 18476a 2106316i bk4: 18264a 2105575i bk5: 18264a 2109217i bk6: 16520a 2120776i bk7: 16520a 2123959i bk8: 16792a 2116149i bk9: 16792a 2118641i bk10: 16788a 2115918i bk11: 16788a 2124404i bk12: 18368a 2098556i bk13: 18368a 2104653i bk14: 18680a 2088764i bk15: 18680a 2091590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825051 n_act=13457 n_pre=13441 n_req=105867 n_rd=286068 n_write=137400 bw_util=0.3722
n_activity=1440570 dram_eff=0.5879
bk0: 19200a 2088485i bk1: 19200a 2096584i bk2: 18476a 2098303i bk3: 18476a 2102205i bk4: 18264a 2102199i bk5: 18260a 2107296i bk6: 16520a 2119175i bk7: 16520a 2119828i bk8: 16792a 2112895i bk9: 16792a 2117596i bk10: 16736a 2118127i bk11: 16736a 2122768i bk12: 18368a 2096068i bk13: 18368a 2100457i bk14: 18680a 2090149i bk15: 18680a 2094023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825381 n_act=13168 n_pre=13152 n_req=105929 n_rd=286212 n_write=137504 bw_util=0.3724
n_activity=1440578 dram_eff=0.5883
bk0: 19200a 2090956i bk1: 19200a 2097379i bk2: 18476a 2098885i bk3: 18476a 2103098i bk4: 18024a 2106926i bk5: 18020a 2112545i bk6: 16824a 2115563i bk7: 16824a 2120457i bk8: 16792a 2115036i bk9: 16792a 2116876i bk10: 16736a 2116654i bk11: 16736a 2125036i bk12: 18364a 2096663i bk13: 18364a 2103052i bk14: 18692a 2089581i bk15: 18692a 2094691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fbafd924c50 :  mf: uid=16067542, sid27:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (6779181), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825407 n_act=13267 n_pre=13251 n_req=105873 n_rd=286092 n_write=137400 bw_util=0.3722
n_activity=1441654 dram_eff=0.5875
bk0: 18896a 2089932i bk1: 18896a 2099877i bk2: 18728a 2096316i bk3: 18728a 2097354i bk4: 18012a 2106399i bk5: 18008a 2108966i bk6: 16828a 2118512i bk7: 16828a 2121967i bk8: 16788a 2115705i bk9: 16788a 2117568i bk10: 16740a 2118120i bk11: 16740a 2124846i bk12: 18364a 2098980i bk13: 18364a 2102601i bk14: 18692a 2092300i bk15: 18692a 2095713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08581
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825423 n_act=13305 n_pre=13289 n_req=105850 n_rd=286000 n_write=137400 bw_util=0.3722
n_activity=1439189 dram_eff=0.5884
bk0: 18896a 2091165i bk1: 18896a 2099375i bk2: 18728a 2097290i bk3: 18728a 2101696i bk4: 17960a 2105589i bk5: 17960a 2109840i bk6: 16828a 2114756i bk7: 16828a 2119476i bk8: 16788a 2114558i bk9: 16788a 2118064i bk10: 16740a 2115002i bk11: 16740a 2124675i bk12: 18064a 2100040i bk13: 18064a 2106140i bk14: 18996a 2088834i bk15: 18996a 2089193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09023
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbafda1b6f0 :  mf: uid=16067543, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6779177), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1824825 n_act=13406 n_pre=13390 n_req=105949 n_rd=286196 n_write=137600 bw_util=0.3725
n_activity=1437893 dram_eff=0.5895
bk0: 18892a 2091196i bk1: 18892a 2101377i bk2: 18732a 2094458i bk3: 18732a 2098985i bk4: 17952a 2105600i bk5: 17948a 2111548i bk6: 16832a 2115068i bk7: 16832a 2119625i bk8: 16588a 2115886i bk9: 16588a 2118730i bk10: 17044a 2111889i bk11: 17044a 2117803i bk12: 18064a 2100981i bk13: 18064a 2106290i bk14: 18996a 2088472i bk15: 18996a 2091739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.071
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825497 n_act=13264 n_pre=13248 n_req=105852 n_rd=286008 n_write=137400 bw_util=0.3722
n_activity=1439980 dram_eff=0.5881
bk0: 18892a 2095775i bk1: 18892a 2100400i bk2: 18732a 2097033i bk3: 18732a 2101759i bk4: 17856a 2108375i bk5: 17856a 2111237i bk6: 16832a 2114336i bk7: 16832a 2118683i bk8: 16588a 2115748i bk9: 16588a 2120627i bk10: 17044a 2114883i bk11: 17044a 2119663i bk12: 18064a 2100271i bk13: 18064a 2106389i bk14: 18996a 2088657i bk15: 18996a 2089135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0677
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1825473 n_act=13290 n_pre=13274 n_req=105845 n_rd=285980 n_write=137400 bw_util=0.3721
n_activity=1439731 dram_eff=0.5881
bk0: 19196a 2088018i bk1: 19196a 2094868i bk2: 18732a 2095950i bk3: 18732a 2101196i bk4: 17848a 2111942i bk5: 17844a 2114549i bk6: 16828a 2115700i bk7: 16828a 2119923i bk8: 16588a 2117125i bk9: 16588a 2119645i bk10: 17044a 2113531i bk11: 17044a 2115912i bk12: 18064a 2100924i bk13: 18064a 2105684i bk14: 18692a 2089930i bk15: 18692a 2096056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07391
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2275417 n_nop=1824933 n_act=13342 n_pre=13326 n_req=105954 n_rd=286216 n_write=137600 bw_util=0.3725
n_activity=1444436 dram_eff=0.5868
bk0: 19196a 2091133i bk1: 19196a 2097756i bk2: 18728a 2097557i bk3: 18728a 2098956i bk4: 17868a 2108230i bk5: 17868a 2112359i bk6: 16828a 2114629i bk7: 16828a 2121420i bk8: 16588a 2119462i bk9: 16588a 2122860i bk10: 16844a 2113825i bk11: 16844a 2121321i bk12: 18364a 2096264i bk13: 18364a 2101954i bk14: 18692a 2093012i bk15: 18692a 2095321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35748, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35747, Miss_rate = 0.677, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35762, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35761, Miss_rate = 0.677, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35772, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35772, Miss_rate = 0.677, Pending_hits = 1476, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35759, Miss_rate = 0.677, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35758, Miss_rate = 0.677, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35777, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[9]: Access = 52903, Miss = 35776, Miss_rate = 0.676, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35762, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35761, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35750, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35750, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35775, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35774, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35751, Miss_rate = 0.676, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35751, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35748, Miss_rate = 0.677, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35747, Miss_rate = 0.676, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35777, Miss_rate = 0.676, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35777, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 786755
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 18888
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.117

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58147
	minimum = 6
	maximum = 46
Network latency average = 8.45182
	minimum = 6
	maximum = 44
Slowest packet = 2234105
Flit latency average = 6.92939
	minimum = 6
	maximum = 40
Slowest flit = 6157685
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238574
	minimum = 0.0188791 (at node 5)
	maximum = 0.0283186 (at node 0)
Accepted packet rate average = 0.0238574
	minimum = 0.0188791 (at node 5)
	maximum = 0.0283186 (at node 0)
Injected flit rate average = 0.0657545
	minimum = 0.0435039 (at node 5)
	maximum = 0.0871617 (at node 42)
Accepted flit rate average= 0.0657545
	minimum = 0.0605361 (at node 5)
	maximum = 0.0908042 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.0525 (25 samples)
	minimum = 6 (25 samples)
	maximum = 107.92 (25 samples)
Network latency average = 8.77058 (25 samples)
	minimum = 6 (25 samples)
	maximum = 102 (25 samples)
Flit latency average = 7.38367 (25 samples)
	minimum = 6 (25 samples)
	maximum = 98.24 (25 samples)
Fragmentation average = 0.0359909 (25 samples)
	minimum = 0 (25 samples)
	maximum = 54.28 (25 samples)
Injected packet rate average = 0.0226223 (25 samples)
	minimum = 0.0179018 (25 samples)
	maximum = 0.0268521 (25 samples)
Accepted packet rate average = 0.0226223 (25 samples)
	minimum = 0.0179018 (25 samples)
	maximum = 0.0268521 (25 samples)
Injected flit rate average = 0.0623507 (25 samples)
	minimum = 0.0412503 (25 samples)
	maximum = 0.0826596 (25 samples)
Accepted flit rate average = 0.0623507 (25 samples)
	minimum = 0.0574048 (25 samples)
	maximum = 0.086104 (25 samples)
Injected packet size average = 2.75616 (25 samples)
Accepted packet size average = 2.75616 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 45 sec (3225 sec)
gpgpu_simulation_rate = 223634 (inst/sec)
gpgpu_simulation_rate = 2102 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39230
gpu_sim_insn = 28848876
gpu_ipc =     735.3779
gpu_tot_sim_cycle = 7040562
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     106.5356
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 14108
partiton_reqs_in_parallel = 863060
partiton_reqs_in_parallel_total    = 26875924
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9399
partiton_reqs_in_parallel_util = 863060
partiton_reqs_in_parallel_util_total    = 26875924
gpu_sim_cycle_parition_util = 39230
gpu_tot_sim_cycle_parition_util    = 1224298
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9536
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.3588 GB/Sec
L2_BW_total  =      16.2844 GB/Sec
gpu_total_sim_rate=224908

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15056746
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125508, 120607, 120821, 125220, 125534, 120647, 120843, 125234, 33859, 32472, 32605, 22893, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 168290
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 783
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:781113	W0_Idle:3305285	W0_Scoreboard:40469668	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 698 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 7040561 
mrq_lat_table:542974 	84110 	58317 	129335 	157794 	121785 	69834 	32880 	10660 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	760445 	432586 	1370 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1061072 	47094 	241 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	684941 	129050 	2021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1876 	186 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.935065  7.849036  8.385944  8.503505  7.462541  7.527930  7.892096  7.951960  7.920147  7.805085  7.528169  7.380898  8.635251  8.656442  7.587204  7.602896 
dram[1]:  8.504641  8.504641  7.513713  7.358471  6.968286  6.819592  8.823282  8.467026  8.550398  8.505277  7.243517  7.210999  8.185615  7.875000  8.026201  7.594008 
dram[2]:  8.228572  8.139131  8.458432  8.478572  7.196520  7.270941  8.374167  8.178153  8.352331  7.901961  7.873775  7.427746  8.563107  8.604878  7.135375  6.970077 
dram[3]:  8.499433  8.489796  7.691145  7.608974  6.940770  6.831876  9.075036  8.329802  7.768675  7.712919  7.245753  7.245753  8.223776  8.000000  7.714744  7.121302 
dram[4]:  8.489796  8.121475  8.281395  8.093182  7.198123  6.978766  8.296010  8.232439  8.120907  7.940886  8.530666  7.764563  8.203488  8.090596  7.394063  7.117241 
dram[5]:  8.191061  7.882796  7.798925  7.699575  7.240294  7.032620  9.118812  8.966620  7.479118  7.693317  7.700361  7.363636  8.520532  8.418855  7.660657  7.173783 
dram[6]:  8.340159  7.899785  8.394676  8.355990  7.012220  7.005086  8.361868  7.929889  8.416450  8.223214  7.988764  7.949069  7.699777  7.548140  7.307921  7.131401 
dram[7]:  8.291855  8.208286  7.668076  7.386965  7.589857  7.252898  8.725305  8.772789  7.063474  6.747872  7.722026  7.667836  8.517284  8.656211  7.470648  7.138298 
dram[8]:  8.245219  8.028478  8.150561  8.337931  6.772051  6.922999  8.406779  8.320000  8.069975  7.792383  7.908323  7.851497  8.174170  8.097418  7.625000  7.110790 
dram[9]:  7.702675  7.872766  7.936543  8.060000  7.952270  7.682790  8.383615  8.561753  7.308756  6.850972  7.870348  7.740260  8.755076  8.372573  7.289607  7.224000 
dram[10]:  8.705814  8.300444  8.005519  8.005519  6.775025  6.708538  8.607476  8.516513  7.832099  7.552381  7.563892  7.528588  8.072083  7.838889  7.826652  7.612224 
average row locality = 1211379/154773 = 7.826811
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4914      4913      4887      4887      4676      4676      4288      4288      4367      4367      4360      4360      4767      4767      4921      4921 
dram[1]:      4913      4913      4809      4809      4756      4756      4289      4289      4367      4367      4371      4371      4768      4768      4921      4920 
dram[2]:      4992      4992      4808      4808      4756      4756      4287      4287      4368      4368      4371      4371      4768      4768      4855      4855 
dram[3]:      4992      4992      4808      4808      4756      4755      4287      4287      4368      4368      4357      4357      4768      4768      4855      4855 
dram[4]:      4992      4992      4808      4808      4693      4692      4366      4366      4368      4368      4357      4357      4767      4767      4858      4858 
dram[5]:      4913      4913      4874      4874      4690      4689      4367      4367      4367      4367      4358      4358      4767      4767      4858      4858 
dram[6]:      4913      4913      4874      4874      4676      4676      4367      4367      4367      4367      4358      4358      4689      4689      4937      4937 
dram[7]:      4912      4912      4875      4875      4674      4673      4368      4368      4315      4315      4437      4437      4689      4689      4937      4937 
dram[8]:      4912      4912      4875      4875      4649      4649      4368      4368      4315      4315      4437      4437      4689      4689      4937      4937 
dram[9]:      4991      4991      4875      4875      4647      4646      4367      4367      4316      4316      4437      4437      4689      4689      4858      4858 
dram[10]:      4991      4991      4874      4874      4652      4652      4367      4367      4316      4316      4385      4385      4767      4767      4858      4858 
total reads: 818259
bank skew: 4992/4287 = 1.16
chip skew: 74420/74359 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:        690       648       727       634       719       575       637       598       706       626       953       733       865       708       697       661
dram[1]:        688       647       725       627       718       576       636       600       706       624       943       732       865       708       696       662
dram[2]:        695       653       723       627       717       575       640       601       705       625       942       732       856       707       692       656
dram[3]:        694       653       729       631       718       575       637       602       707       625       949       740       858       708       690       656
dram[4]:        693       653       726       631       713       576       638       599       707       625       948       741       858       707       692       655
dram[5]:        692       649       727       629       714       578       638       599       706       627       952       742       858       707       690       656
dram[6]:        689       649       726       628       712       574       638       600       706       625       951       742       852       710       695       660
dram[7]:        690       649       726       627       711       574       645       601       701       617       947       736       851       711       695       659
dram[8]:        687       649       739       632       715       573       645       602       699       618       947       737       849       707       694       660
dram[9]:        693       654       739       632       713       574       641       601       700       617       946       737       847       708       690       653
dram[10]:        693       653       734       633       714       572       643       601       698       617       970       739       851       705       690       655
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1880076 n_act=13934 n_pre=13918 n_req=110083 n_rd=297436 n_write=142896 bw_util=0.375
n_activity=1500292 dram_eff=0.587
bk0: 19656a 2158701i bk1: 19652a 2168318i bk2: 19548a 2163820i bk3: 19548a 2167233i bk4: 18704a 2175852i bk5: 18704a 2181381i bk6: 17152a 2186643i bk7: 17152a 2192282i bk8: 17468a 2183615i bk9: 17468a 2182622i bk10: 17440a 2182124i bk11: 17440a 2189613i bk12: 19068a 2166002i bk13: 19068a 2171544i bk14: 19684a 2151717i bk15: 19684a 2156622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fbafe10ebf0 :  mf: uid=16710188, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7040561), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879698 n_act=14068 n_pre=14052 n_req=110111 n_rd=297546 n_write=142896 bw_util=0.3751
n_activity=1500955 dram_eff=0.5869
bk0: 19652a 2160499i bk1: 19652a 2168671i bk2: 19236a 2164125i bk3: 19236a 2169833i bk4: 19024a 2168735i bk5: 19022a 2170548i bk6: 17156a 2186453i bk7: 17156a 2191305i bk8: 17468a 2182634i bk9: 17468a 2187855i bk10: 17484a 2185170i bk11: 17484a 2189655i bk12: 19072a 2165067i bk13: 19072a 2168885i bk14: 19684a 2154409i bk15: 19680a 2156325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09496
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879762 n_act=13937 n_pre=13921 n_req=110160 n_rd=297640 n_write=143000 bw_util=0.3753
n_activity=1500749 dram_eff=0.5872
bk0: 19968a 2153746i bk1: 19968a 2162775i bk2: 19232a 2163823i bk3: 19232a 2172570i bk4: 19024a 2171321i bk5: 19024a 2175007i bk6: 17148a 2187374i bk7: 17148a 2190854i bk8: 17472a 2182898i bk9: 17472a 2185158i bk10: 17484a 2182386i bk11: 17484a 2190646i bk12: 19072a 2164610i bk13: 19072a 2170945i bk14: 19420a 2154100i bk15: 19420a 2156508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07849
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879382 n_act=14237 n_pre=14221 n_req=110105 n_rd=297524 n_write=142896 bw_util=0.3751
n_activity=1499050 dram_eff=0.5876
bk0: 19968a 2153587i bk1: 19968a 2162336i bk2: 19232a 2163718i bk3: 19232a 2167613i bk4: 19024a 2167673i bk5: 19020a 2172815i bk6: 17148a 2185719i bk7: 17148a 2186690i bk8: 17472a 2179101i bk9: 17472a 2184254i bk10: 17428a 2184736i bk11: 17428a 2189524i bk12: 19072a 2162184i bk13: 19072a 2166371i bk14: 19420a 2155794i bk15: 19420a 2159227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879696 n_act=13956 n_pre=13940 n_req=110167 n_rd=297668 n_write=143000 bw_util=0.3753
n_activity=1499859 dram_eff=0.5876
bk0: 19968a 2156416i bk1: 19968a 2162867i bk2: 19232a 2164491i bk3: 19232a 2169313i bk4: 18772a 2172773i bk5: 18768a 2178182i bk6: 17464a 2182064i bk7: 17464a 2187442i bk8: 17472a 2181359i bk9: 17472a 2183588i bk10: 17428a 2183101i bk11: 17428a 2191598i bk12: 19068a 2162778i bk13: 19068a 2169470i bk14: 19432a 2155076i bk15: 19432a 2159927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879686 n_act=14073 n_pre=14057 n_req=110111 n_rd=297548 n_write=142896 bw_util=0.3751
n_activity=1500542 dram_eff=0.587
bk0: 19652a 2155374i bk1: 19652a 2165759i bk2: 19496a 2161708i bk3: 19496a 2162707i bk4: 18760a 2172069i bk5: 18756a 2174609i bk6: 17468a 2185071i bk7: 17468a 2188555i bk8: 17468a 2181891i bk9: 17468a 2183999i bk10: 17432a 2184872i bk11: 17432a 2191655i bk12: 19068a 2164836i bk13: 19068a 2168980i bk14: 19432a 2158049i bk15: 19432a 2160916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09721
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879734 n_act=14099 n_pre=14083 n_req=110086 n_rd=297448 n_write=142896 bw_util=0.375
n_activity=1498597 dram_eff=0.5877
bk0: 19652a 2156794i bk1: 19652a 2164965i bk2: 19496a 2162979i bk3: 19496a 2167425i bk4: 18704a 2171269i bk5: 18704a 2175959i bk6: 17468a 2181352i bk7: 17468a 2186238i bk8: 17468a 2181035i bk9: 17468a 2185058i bk10: 17432a 2181528i bk11: 17432a 2191505i bk12: 18756a 2166215i bk13: 18756a 2172474i bk14: 19748a 2154183i bk15: 19748a 2154302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10131
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879108 n_act=14206 n_pre=14190 n_req=110189 n_rd=297652 n_write=143104 bw_util=0.3754
n_activity=1497158 dram_eff=0.5888
bk0: 19648a 2156630i bk1: 19648a 2167040i bk2: 19500a 2159741i bk3: 19500a 2164648i bk4: 18696a 2171176i bk5: 18692a 2177320i bk6: 17472a 2181587i bk7: 17472a 2186483i bk8: 17260a 2181901i bk9: 17260a 2185263i bk10: 17748a 2178241i bk11: 17748a 2184493i bk12: 18756a 2166984i bk13: 18756a 2173156i bk14: 19748a 2153903i bk15: 19748a 2157267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07926
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879792 n_act=14066 n_pre=14050 n_req=110088 n_rd=297456 n_write=142896 bw_util=0.375
n_activity=1499376 dram_eff=0.5874
bk0: 19648a 2161186i bk1: 19648a 2166208i bk2: 19500a 2162790i bk3: 19500a 2167878i bk4: 18596a 2174000i bk5: 18596a 2177037i bk6: 17472a 2180481i bk7: 17472a 2185089i bk8: 17260a 2182086i bk9: 17260a 2187508i bk10: 17748a 2181100i bk11: 17748a 2186008i bk12: 18756a 2166485i bk13: 18756a 2172996i bk14: 19748a 2154186i bk15: 19748a 2154663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08049
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879776 n_act=14084 n_pre=14068 n_req=110083 n_rd=297436 n_write=142896 bw_util=0.375
n_activity=1498692 dram_eff=0.5876
bk0: 19964a 2153463i bk1: 19964a 2160622i bk2: 19500a 2161228i bk3: 19500a 2166817i bk4: 18588a 2177957i bk5: 18584a 2180592i bk6: 17468a 2182009i bk7: 17468a 2187038i bk8: 17264a 2183333i bk9: 17264a 2186348i bk10: 17748a 2179449i bk11: 17748a 2182250i bk12: 18756a 2167258i bk13: 18756a 2172373i bk14: 19432a 2155663i bk15: 19432a 2161634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08467
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2348260 n_nop=1879264 n_act=14114 n_pre=14098 n_req=110196 n_rd=297680 n_write=143104 bw_util=0.3754
n_activity=1503279 dram_eff=0.5864
bk0: 19964a 2156474i bk1: 19964a 2163225i bk2: 19496a 2163074i bk3: 19496a 2164866i bk4: 18608a 2174112i bk5: 18608a 2178112i bk6: 17468a 2181005i bk7: 17468a 2188140i bk8: 17264a 2186151i bk9: 17264a 2189475i bk10: 17540a 2180073i bk11: 17540a 2187893i bk12: 19068a 2162444i bk13: 19068a 2168094i bk14: 19432a 2158811i bk15: 19432a 2161012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09033

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 37180, Miss_rate = 0.676, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 37179, Miss_rate = 0.677, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 37194, Miss_rate = 0.677, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 37193, Miss_rate = 0.677, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 37205, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 37205, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 37191, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 37190, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 37209, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[9]: Access = 55018, Miss = 37208, Miss_rate = 0.676, Pending_hits = 1494, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 37194, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 37193, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 37181, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 37181, Miss_rate = 0.676, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 37207, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 37206, Miss_rate = 0.676, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 37182, Miss_rate = 0.676, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 37182, Miss_rate = 0.677, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 37180, Miss_rate = 0.677, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 37179, Miss_rate = 0.676, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 37210, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 37210, Miss_rate = 0.676, Pending_hits = 1470, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 818259
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19072
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 372101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.118

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53175
	minimum = 6
	maximum = 58
Network latency average = 8.40463
	minimum = 6
	maximum = 58
Slowest packet = 2414440
Flit latency average = 6.87122
	minimum = 6
	maximum = 54
Slowest flit = 6654676
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023709
	minimum = 0.0187616 (at node 0)
	maximum = 0.0281424 (at node 7)
Accepted packet rate average = 0.023709
	minimum = 0.0187616 (at node 0)
	maximum = 0.0281424 (at node 7)
Injected flit rate average = 0.0653455
	minimum = 0.0432333 (at node 0)
	maximum = 0.0866196 (at node 42)
Accepted flit rate average= 0.0653455
	minimum = 0.0601596 (at node 0)
	maximum = 0.0902394 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.03247 (26 samples)
	minimum = 6 (26 samples)
	maximum = 106 (26 samples)
Network latency average = 8.7565 (26 samples)
	minimum = 6 (26 samples)
	maximum = 100.308 (26 samples)
Flit latency average = 7.36396 (26 samples)
	minimum = 6 (26 samples)
	maximum = 96.5385 (26 samples)
Fragmentation average = 0.0346066 (26 samples)
	minimum = 0 (26 samples)
	maximum = 52.1923 (26 samples)
Injected packet rate average = 0.0226641 (26 samples)
	minimum = 0.0179349 (26 samples)
	maximum = 0.0269017 (26 samples)
Accepted packet rate average = 0.0226641 (26 samples)
	minimum = 0.0179349 (26 samples)
	maximum = 0.0269017 (26 samples)
Injected flit rate average = 0.0624658 (26 samples)
	minimum = 0.0413266 (26 samples)
	maximum = 0.0828119 (26 samples)
Accepted flit rate average = 0.0624658 (26 samples)
	minimum = 0.0575108 (26 samples)
	maximum = 0.0862631 (26 samples)
Injected packet size average = 2.75616 (26 samples)
Accepted packet size average = 2.75616 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 35 sec (3335 sec)
gpgpu_simulation_rate = 224908 (inst/sec)
gpgpu_simulation_rate = 2111 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38771
gpu_sim_insn = 28848876
gpu_ipc =     744.0839
gpu_tot_sim_cycle = 7301483
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     106.6797
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 14644
partiton_reqs_in_parallel = 852962
partiton_reqs_in_parallel_total    = 27738984
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9159
partiton_reqs_in_parallel_util = 852962
partiton_reqs_in_parallel_util_total    = 27738984
gpu_sim_cycle_parition_util = 38771
gpu_tot_sim_cycle_parition_util    = 1263528
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9550
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.6890 GB/Sec
L2_BW_total  =      16.3062 GB/Sec
gpu_total_sim_rate=225773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15635974
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130335, 125250, 125468, 130042, 130361, 125289, 125490, 130050, 33859, 32472, 32605, 22893, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 168327
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 820
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:811544	W0_Idle:3320790	W0_Scoreboard:41594783	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 680 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 7301482 
mrq_lat_table:564987 	88180 	60839 	133755 	163268 	126137 	72590 	33817 	10740 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	793529 	445982 	1394 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	38 	1105414 	49240 	255 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	711389 	133879 	2128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1951 	188 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.134615  8.047568  8.561225  8.679311  7.642704  7.708874  8.094059  8.154613  8.112727  7.977354  7.703704  7.555051  8.857660  8.879081  7.756345  7.772126 
dram[1]:  8.710526  8.710526  7.680873  7.524440  7.144118  6.993282  9.034531  8.675066  8.726206  8.680934  7.417130  7.384274  8.383562  8.070330  8.197425  7.747465 
dram[2]:  8.433840  8.343348  8.630841  8.651053  7.375506  7.450920  8.581365  8.383333  8.549170  8.074789  8.053140  7.603193  8.784689  8.826923  7.298638  7.132129 
dram[3]:  8.707726  8.697987  7.859574  7.776842  7.116211  7.005769  9.288352  8.536553  7.921894  7.866040  7.420112  7.420112  8.441380  8.196428  7.897895  7.270349 
dram[4]:  8.697987  8.325481  8.453090  8.263982  7.376289  7.154000  8.505076  8.440806  8.294919  8.113939  8.715223  7.943780  8.420872  8.306561  7.558912  7.280310 
dram[5]:  8.393605  8.081741  7.969280  7.869247  7.419087  7.208669  9.335654  9.182192  7.649143  7.846425  7.879004  7.539160  8.720902  8.618545  7.843260  7.337244 
dram[6]:  8.544333  8.098936  8.548863  8.510181  7.188318  7.181087  8.571611  8.134708  8.591784  8.376720  8.169742  8.129743  7.891209  7.738147  7.489258  7.296860 
dram[7]:  8.495536  8.411050  7.837500  7.554217  7.773420  7.432292  8.938666  8.986595  7.212486  6.895288  7.903601  7.848904  8.714806  8.854501  7.638446  7.303810 
dram[8]:  8.448391  8.229189  8.323009  8.511312  6.944118  7.097194  8.616966  8.529263  8.241552  7.943305  8.091558  8.034239  8.389019  8.292148  7.809572  7.276091 
dram[9]:  7.901423  8.073728  8.107759  8.231948  8.139080  7.866667  8.593590  8.773561  7.474461  6.997875  8.053254  7.922002  8.953865  8.569212  7.453823  7.387795 
dram[10]:  8.916285  8.506564  8.194989  8.177174  6.947059  6.879611  8.819736  8.727864  8.001215  7.701755  7.742197  7.706559  8.269144  8.033916  7.993610  7.778238 
average row locality = 1258003/157035 = 8.010972
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5103      5102      5071      5071      4849      4849      4461      4461      4533      4533      4522      4522      4959      4959      5113      5113 
dram[1]:      5102      5102      4990      4990      4932      4932      4462      4462      4533      4533      4534      4534      4960      4960      5113      5112 
dram[2]:      5184      5184      4989      4989      4932      4932      4460      4460      4534      4534      4534      4534      4960      4960      5044      5044 
dram[3]:      5184      5184      4989      4989      4932      4931      4460      4460      4534      4534      4520      4520      4960      4960      5044      5044 
dram[4]:      5184      5184      4989      4989      4867      4866      4542      4542      4534      4534      4520      4520      4959      4959      5047      5047 
dram[5]:      5102      5102      5057      5057      4864      4863      4543      4543      4533      4533      4521      4521      4959      4959      5047      5047 
dram[6]:      5102      5102      5057      5057      4850      4850      4543      4543      4533      4533      4521      4521      4878      4878      5129      5129 
dram[7]:      5101      5101      5058      5058      4848      4847      4544      4544      4479      4479      4603      4603      4878      4878      5129      5129 
dram[8]:      5101      5101      5058      5058      4822      4822      4544      4544      4479      4479      4603      4603      4878      4878      5129      5129 
dram[9]:      5183      5183      5058      5058      4820      4819      4543      4543      4479      4479      4603      4603      4878      4878      5047      5047 
dram[10]:      5183      5183      5057      5057      4825      4825      4543      4543      4479      4479      4549      4549      4959      4959      5047      5047 
total reads: 849763
bank skew: 5184/4460 = 1.16
chip skew: 77284/77221 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:        672       632       709       619       701       563       621       584       688       611       927       714       840       688       679       645
dram[1]:        671       631       707       612       701       564       620       585       688       609       917       713       840       688       678       645
dram[2]:        677       637       705       613       700       563       624       586       687       610       916       714       831       688       674       639
dram[3]:        677       637       711       616       700       563       621       588       689       610       922       720       833       688       672       639
dram[4]:        676       637       709       617       696       563       622       585       689       610       922       722       832       688       674       638
dram[5]:        674       633       709       614       697       565       622       584       689       611       925       722       833       688       672       640
dram[6]:        672       633       708       613       695       562       622       586       688       610       924       723       827       691       677       643
dram[7]:        672       633       708       613       694       562       628       587       683       603       920       717       826       692       677       642
dram[8]:        670       633       720       617       698       561       629       587       681       603       920       718       824       688       676       643
dram[9]:        675       638       720       617       696       561       625       587       682       602       920       718       822       689       673       636
dram[10]:        675       637       716       618       697       560       626       586       680       602       942       720       827       686       672       638
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934723 n_act=14134 n_pre=14118 n_req=114319 n_rd=308884 n_write=148392 bw_util=0.3779
n_activity=1555641 dram_eff=0.5879
bk0: 20412a 2223680i bk1: 20408a 2234108i bk2: 20284a 2229289i bk3: 20284a 2232859i bk4: 19396a 2242304i bk5: 19396a 2247573i bk6: 17844a 2252660i bk7: 17844a 2258489i bk8: 18132a 2250010i bk9: 18132a 2249072i bk10: 18088a 2248334i bk11: 18088a 2256292i bk12: 19836a 2230974i bk13: 19836a 2236752i bk14: 20452a 2216523i bk15: 20452a 2222022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09403
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbb201970a0 :  mf: uid=17352832, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7301482), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934320 n_act=14276 n_pre=14260 n_req=114349 n_rd=309003 n_write=148392 bw_util=0.378
n_activity=1557299 dram_eff=0.5874
bk0: 20408a 2225802i bk1: 20408a 2234789i bk2: 19960a 2229882i bk3: 19959a 2236137i bk4: 19728a 2234842i bk5: 19728a 2236803i bk6: 17848a 2252772i bk7: 17848a 2257484i bk8: 18132a 2248812i bk9: 18132a 2254215i bk10: 18136a 2251624i bk11: 18136a 2256514i bk12: 19840a 2230537i bk13: 19840a 2234313i bk14: 20452a 2219678i bk15: 20448a 2221548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934401 n_act=14137 n_pre=14121 n_req=114398 n_rd=309096 n_write=148496 bw_util=0.3781
n_activity=1556407 dram_eff=0.588
bk0: 20736a 2218614i bk1: 20736a 2228574i bk2: 19956a 2229549i bk3: 19956a 2238489i bk4: 19728a 2237371i bk5: 19728a 2241197i bk6: 17840a 2253458i bk7: 17840a 2257301i bk8: 18136a 2249231i bk9: 18136a 2251489i bk10: 18136a 2248571i bk11: 18136a 2257552i bk12: 19840a 2229884i bk13: 19840a 2236241i bk14: 20176a 2219250i bk15: 20176a 2222085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07173
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934005 n_act=14445 n_pre=14429 n_req=114343 n_rd=308980 n_write=148392 bw_util=0.378
n_activity=1555075 dram_eff=0.5882
bk0: 20736a 2218699i bk1: 20736a 2228414i bk2: 19956a 2229501i bk3: 19956a 2233701i bk4: 19728a 2233636i bk5: 19724a 2239026i bk6: 17840a 2252035i bk7: 17840a 2253063i bk8: 18136a 2245053i bk9: 18136a 2250573i bk10: 18080a 2251432i bk11: 18080a 2256321i bk12: 19840a 2227017i bk13: 19840a 2231342i bk14: 20176a 2220967i bk15: 20176a 2224671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09097
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fbafe8103a0 :  mf: uid=17352829, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (7301476), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934315 n_act=14158 n_pre=14142 n_req=114409 n_rd=309132 n_write=148504 bw_util=0.3782
n_activity=1555420 dram_eff=0.5884
bk0: 20736a 2221471i bk1: 20736a 2228574i bk2: 19956a 2230027i bk3: 19956a 2235086i bk4: 19468a 2238959i bk5: 19464a 2244238i bk6: 18168a 2248114i bk7: 18168a 2253791i bk8: 18136a 2247507i bk9: 18136a 2250369i bk10: 18080a 2249895i bk11: 18080a 2258464i bk12: 19836a 2227720i bk13: 19836a 2235267i bk14: 20188a 2219871i bk15: 20188a 2225415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fbb2018efa0 :  mf: uid=17352828, sid15:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7301482), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934313 n_act=14279 n_pre=14263 n_req=114349 n_rd=309004 n_write=148392 bw_util=0.378
n_activity=1556327 dram_eff=0.5878
bk0: 20408a 2220783i bk1: 20408a 2231636i bk2: 20228a 2227726i bk3: 20228a 2228522i bk4: 19456a 2238198i bk5: 19452a 2240917i bk6: 18172a 2251379i bk7: 18172a 2254786i bk8: 18132a 2248177i bk9: 18132a 2250433i bk10: 18084a 2251153i bk11: 18084a 2258773i bk12: 19836a 2230058i bk13: 19836a 2234049i bk14: 20188a 2223605i bk15: 20188a 2226439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09127
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934353 n_act=14309 n_pre=14293 n_req=114324 n_rd=308904 n_write=148392 bw_util=0.3779
n_activity=1554231 dram_eff=0.5885
bk0: 20408a 2221766i bk1: 20408a 2230671i bk2: 20228a 2228606i bk3: 20228a 2233052i bk4: 19400a 2237523i bk5: 19400a 2242286i bk6: 18172a 2247407i bk7: 18172a 2252558i bk8: 18132a 2247282i bk9: 18132a 2250941i bk10: 18084a 2247821i bk11: 18084a 2258254i bk12: 19512a 2231426i bk13: 19512a 2238283i bk14: 20516a 2218868i bk15: 20516a 2219226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09546
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbafe73c050 :  mf: uid=17352830, sid15:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7301478), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1933711 n_act=14416 n_pre=14400 n_req=114431 n_rd=309116 n_write=148608 bw_util=0.3782
n_activity=1552815 dram_eff=0.5895
bk0: 20404a 2222012i bk1: 20404a 2232883i bk2: 20232a 2225309i bk3: 20232a 2230462i bk4: 19392a 2237802i bk5: 19388a 2243490i bk6: 18176a 2247710i bk7: 18176a 2252663i bk8: 17916a 2248140i bk9: 17916a 2251705i bk10: 18412a 2244243i bk11: 18412a 2250712i bk12: 19512a 2232249i bk13: 19512a 2238561i bk14: 20516a 2219074i bk15: 20516a 2222533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07517
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934423 n_act=14270 n_pre=14254 n_req=114326 n_rd=308912 n_write=148392 bw_util=0.3779
n_activity=1554759 dram_eff=0.5883
bk0: 20404a 2226145i bk1: 20404a 2232085i bk2: 20232a 2228125i bk3: 20232a 2234120i bk4: 19288a 2240615i bk5: 19288a 2243452i bk6: 18176a 2246432i bk7: 18176a 2251132i bk8: 17916a 2248024i bk9: 17916a 2253738i bk10: 18412a 2247239i bk11: 18412a 2252449i bk12: 19512a 2231733i bk13: 19512a 2238689i bk14: 20516a 2218898i bk15: 20516a 2219558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07516
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbb0c6f75f0 :  mf: uid=17352831, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7301482), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1934407 n_act=14292 n_pre=14276 n_req=114319 n_rd=308884 n_write=148392 bw_util=0.3779
n_activity=1554949 dram_eff=0.5882
bk0: 20732a 2218614i bk1: 20732a 2226124i bk2: 20232a 2226694i bk3: 20232a 2232795i bk4: 19280a 2244539i bk5: 19276a 2246820i bk6: 18172a 2248272i bk7: 18172a 2253462i bk8: 17916a 2249872i bk9: 17916a 2252881i bk10: 18412a 2245448i bk11: 18412a 2248654i bk12: 19512a 2232846i bk13: 19512a 2237825i bk14: 20188a 2220755i bk15: 20188a 2227308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07848
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2420251 n_nop=1933883 n_act=14320 n_pre=14304 n_req=114436 n_rd=309136 n_write=148608 bw_util=0.3783
n_activity=1559182 dram_eff=0.5872
bk0: 20732a 2221709i bk1: 20732a 2228969i bk2: 20228a 2229080i bk3: 20228a 2230589i bk4: 19300a 2240565i bk5: 19300a 2244614i bk6: 18172a 2247252i bk7: 18172a 2254435i bk8: 17916a 2252416i bk9: 17916a 2255744i bk10: 18196a 2246343i bk11: 18196a 2254481i bk12: 19836a 2226975i bk13: 19836a 2233367i bk14: 20188a 2224342i bk15: 20188a 2226261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08621

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38611, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38610, Miss_rate = 0.677, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38626, Miss_rate = 0.677, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38625, Miss_rate = 0.677, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38637, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38637, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38623, Miss_rate = 0.677, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38622, Miss_rate = 0.677, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38642, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[9]: Access = 57133, Miss = 38641, Miss_rate = 0.676, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38626, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38625, Miss_rate = 0.677, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38613, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38613, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38640, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38639, Miss_rate = 0.676, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38614, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38614, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38611, Miss_rate = 0.677, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38610, Miss_rate = 0.676, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38642, Miss_rate = 0.676, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38642, Miss_rate = 0.676, Pending_hits = 1473, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 849763
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19133
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 387040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 441505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56784
	minimum = 6
	maximum = 50
Network latency average = 8.43988
	minimum = 6
	maximum = 50
Slowest packet = 2490325
Flit latency average = 6.89985
	minimum = 6
	maximum = 46
Slowest flit = 6863844
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239897
	minimum = 0.0189838 (at node 0)
	maximum = 0.0284756 (at node 15)
Accepted packet rate average = 0.0239897
	minimum = 0.0189838 (at node 0)
	maximum = 0.0284756 (at node 15)
Injected flit rate average = 0.0661192
	minimum = 0.0437452 (at node 0)
	maximum = 0.0876451 (at node 42)
Accepted flit rate average= 0.0661192
	minimum = 0.0608718 (at node 0)
	maximum = 0.0913077 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.01526 (27 samples)
	minimum = 6 (27 samples)
	maximum = 103.926 (27 samples)
Network latency average = 8.74477 (27 samples)
	minimum = 6 (27 samples)
	maximum = 98.4444 (27 samples)
Flit latency average = 7.34677 (27 samples)
	minimum = 6 (27 samples)
	maximum = 94.6667 (27 samples)
Fragmentation average = 0.0333249 (27 samples)
	minimum = 0 (27 samples)
	maximum = 50.2593 (27 samples)
Injected packet rate average = 0.0227132 (27 samples)
	minimum = 0.0179737 (27 samples)
	maximum = 0.02696 (27 samples)
Accepted packet rate average = 0.0227132 (27 samples)
	minimum = 0.0179737 (27 samples)
	maximum = 0.02696 (27 samples)
Injected flit rate average = 0.0626011 (27 samples)
	minimum = 0.0414162 (27 samples)
	maximum = 0.0829909 (27 samples)
Accepted flit rate average = 0.0626011 (27 samples)
	minimum = 0.0576353 (27 samples)
	maximum = 0.0864499 (27 samples)
Injected packet size average = 2.75616 (27 samples)
Accepted packet size average = 2.75616 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 30 sec (3450 sec)
gpgpu_simulation_rate = 225773 (inst/sec)
gpgpu_simulation_rate = 2116 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 38987
gpu_sim_insn = 28848876
gpu_ipc =     739.9614
gpu_tot_sim_cycle = 7562620
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     106.8107
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 14952
partiton_reqs_in_parallel = 857714
partiton_reqs_in_parallel_total    = 28591946
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8941
partiton_reqs_in_parallel_util = 857714
partiton_reqs_in_parallel_util_total    = 28591946
gpu_sim_cycle_parition_util = 38987
gpu_tot_sim_cycle_parition_util    = 1302299
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9563
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     113.0591 GB/Sec
L2_BW_total  =      16.3260 GB/Sec
gpu_total_sim_rate=226837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135163, 129895, 130115, 134854, 135190, 129922, 130137, 134864, 38690, 37110, 37262, 24092, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 168360
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 853
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:841534	W0_Idle:3336034	W0_Scoreboard:42734473	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 664 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 7562619 
mrq_lat_table:584361 	90743 	62908 	139346 	170357 	131505 	75746 	35215 	10756 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	822342 	463659 	1408 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	40 	1149869 	51273 	269 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	738153 	138448 	2179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2026 	190 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  7.975758  7.895000  8.410944  8.502170  7.537678  7.615226  7.932084  8.045131  7.971297  7.845198  7.549727  7.380342  8.754608  8.754608  7.591563  7.577034 
dram[1]:  8.562906  8.562906  7.565089  7.404440  7.011111  6.821621  8.775907  8.468750  8.624845  8.582200  7.284211  7.238494  8.163265  7.875648  8.096114  7.656673 
dram[2]:  8.211813  8.161943  8.522223  8.541203  7.239006  7.337209  8.445137  8.279951  8.396614  7.936000  7.926690  7.505423  8.646189  8.685715  7.134862  6.981149 
dram[3]:  8.497366  8.488421  7.763158  7.670000  6.934066  6.833033  9.103495  8.361729  7.828636  7.758659  7.299788  7.299788  8.251900  8.025343  7.808233  7.174354 
dram[4]:  8.452830  8.161943  8.355120  8.176972  7.189555  7.012264  8.363855  8.264286  8.179034  8.009227  8.602996  7.911596  8.323111  8.162191  7.402474  7.144169 
dram[5]:  8.198339  7.926707  7.811000  7.718379  7.256836  7.076190  9.183863  9.063969  7.587978  7.757542  7.761261  7.394850  8.490502  8.396685  7.803410  7.250699 
dram[6]:  8.425827  7.990891  8.453464  8.453464  7.016083  7.036053  8.425971  7.998848  8.456760  8.255648  8.051402  7.976852  7.830348  7.590398  7.333026  7.116383 
dram[7]:  8.292017  8.180311  7.704142  7.425856  7.643299  7.296260  8.789873  8.789873  7.064116  6.810568  7.793598  7.675000  8.531573  8.721831  7.556084  7.213249 
dram[8]:  8.371156  8.096410  8.223158  8.400000  6.776243  6.929379  8.447688  8.346154  8.141835  7.842710  7.987556  7.969526  8.321388  8.156970  7.613985  7.097322 
dram[9]:  7.767823  7.928220  7.955194  8.103734  8.014161  7.775898  8.467073  8.571605  7.322615  6.894046  7.880580  7.725383  8.794083  8.453925  7.360454  7.271028 
dram[10]:  8.841009  8.416492  8.102697  8.069215  6.816667  6.741758  8.614144  8.529484  7.916570  7.633520  7.586245  7.553261  8.127273  7.874611  7.819096  7.605083 
average row locality = 1304627/165733 = 7.871860
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5292      5291      5263      5263      5036      5036      4618      4618      4703      4703      4696      4696      5135      5135      5300      5300 
dram[1]:      5291      5291      5179      5179      5122      5122      4619      4619      4703      4703      4708      4708      5136      5136      5300      5299 
dram[2]:      5376      5376      5178      5178      5122      5122      4617      4617      4704      4704      4708      4708      5136      5136      5229      5229 
dram[3]:      5376      5376      5178      5178      5122      5121      4617      4617      4704      4704      4693      4693      5136      5136      5229      5229 
dram[4]:      5376      5376      5178      5178      5054      5053      4702      4702      4704      4704      4693      4693      5135      5135      5232      5232 
dram[5]:      5291      5291      5249      5249      5051      5050      4703      4703      4703      4703      4694      4694      5135      5135      5232      5232 
dram[6]:      5291      5291      5249      5249      5036      5036      4703      4703      4703      4703      4694      4694      5051      5051      5317      5317 
dram[7]:      5290      5290      5250      5250      5034      5033      4704      4704      4647      4647      4779      4779      5051      5051      5317      5317 
dram[8]:      5290      5290      5250      5250      5007      5007      4704      4704      4647      4647      4779      4779      5051      5051      5317      5317 
dram[9]:      5375      5375      5250      5250      5005      5004      4703      4703      4648      4648      4779      4779      5051      5051      5232      5232 
dram[10]:      5375      5375      5249      5249      5010      5010      4703      4703      4648      4648      4723      4723      5135      5135      5232      5232 
total reads: 881267
bank skew: 5376/4617 = 1.16
chip skew: 80150/80085 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:        656       617       691       604       683       550       607       571       671       597       901       696       819       673       663       630
dram[1]:        655       617       689       598       682       550       606       573       672       595       892       695       820       673       662       630
dram[2]:        661       623       687       598       682       549       610       574       671       596       891       696       811       672       658       625
dram[3]:        661       622       693       602       682       550       607       575       673       596       896       702       813       673       656       625
dram[4]:        660       622       691       602       677       550       608       572       672       596       896       704       812       673       658       624
dram[5]:        658       618       691       600       679       552       608       572       672       597       900       704       813       673       656       625
dram[6]:        656       618       690       599       677       549       608       573       672       596       899       705       808       675       661       628
dram[7]:        656       618       690       598       676       549       614       574       667       589       895       699       807       676       661       628
dram[8]:        654       619       702       603       680       548       615       574       665       589       895       700       805       673       660       628
dram[9]:        659       623       702       603       678       548       611       574       666       588       894       700       803       674       657       622
dram[10]:        659       622       698       603       679       547       613       574       664       588       917       702       807       671       656       624
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1988579 n_act=14926 n_pre=14910 n_req=118557 n_rd=320340 n_write=153888 bw_util=0.3805
n_activity=1615277 dram_eff=0.5872
bk0: 21168a 2288280i bk1: 21164a 2299507i bk2: 21052a 2294017i bk3: 21052a 2297998i bk4: 20144a 2307635i bk5: 20144a 2313507i bk6: 18472a 2318775i bk7: 18472a 2324878i bk8: 18812a 2316055i bk9: 18812a 2315062i bk10: 18784a 2314556i bk11: 18784a 2322387i bk12: 20540a 2297095i bk13: 20540a 2302845i bk14: 21200a 2281334i bk15: 21200a 2286813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1988143 n_act=15084 n_pre=15068 n_req=118587 n_rd=320460 n_write=153888 bw_util=0.3806
n_activity=1617045 dram_eff=0.5867
bk0: 21164a 2291030i bk1: 21164a 2300110i bk2: 20716a 2295131i bk3: 20716a 2301418i bk4: 20488a 2300009i bk5: 20488a 2302086i bk6: 18476a 2319070i bk7: 18476a 2324120i bk8: 18812a 2314753i bk9: 18812a 2320764i bk10: 18832a 2318241i bk11: 18832a 2322585i bk12: 20544a 2295888i bk13: 20544a 2300381i bk14: 21200a 2284882i bk15: 21196a 2287511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1988257 n_act=14921 n_pre=14905 n_req=118640 n_rd=320560 n_write=154000 bw_util=0.3808
n_activity=1615753 dram_eff=0.5874
bk0: 21504a 2282902i bk1: 21504a 2293798i bk2: 20712a 2294540i bk3: 20712a 2304173i bk4: 20488a 2302659i bk5: 20488a 2307030i bk6: 18468a 2319827i bk7: 18468a 2323532i bk8: 18816a 2315686i bk9: 18816a 2317594i bk10: 18832a 2314574i bk11: 18832a 2323715i bk12: 20544a 2295872i bk13: 20544a 2302264i bk14: 20916a 2283796i bk15: 20916a 2286802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1987817 n_act=15259 n_pre=15243 n_req=118581 n_rd=320436 n_write=153888 bw_util=0.3806
n_activity=1614719 dram_eff=0.5875
bk0: 21504a 2283636i bk1: 21504a 2293403i bk2: 20712a 2294739i bk3: 20712a 2299423i bk4: 20488a 2298883i bk5: 20484a 2304355i bk6: 18468a 2318180i bk7: 18468a 2319507i bk8: 18816a 2311169i bk9: 18816a 2316897i bk10: 18772a 2317638i bk11: 18772a 2322506i bk12: 20544a 2292738i bk13: 20544a 2297631i bk14: 20916a 2286207i bk15: 20916a 2290507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1988203 n_act=14934 n_pre=14918 n_req=118647 n_rd=320588 n_write=154000 bw_util=0.3808
n_activity=1614855 dram_eff=0.5878
bk0: 21504a 2286178i bk1: 21504a 2293929i bk2: 20712a 2295073i bk3: 20712a 2300844i bk4: 20216a 2304155i bk5: 20212a 2309609i bk6: 18808a 2314242i bk7: 18808a 2320017i bk8: 18816a 2313800i bk9: 18816a 2316705i bk10: 18772a 2316158i bk11: 18772a 2324959i bk12: 20540a 2293358i bk13: 20540a 2301140i bk14: 20928a 2284686i bk15: 20928a 2290609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1988177 n_act=15067 n_pre=15051 n_req=118587 n_rd=320460 n_write=153888 bw_util=0.3806
n_activity=1615525 dram_eff=0.5872
bk0: 21164a 2285474i bk1: 21164a 2296899i bk2: 20996a 2292546i bk3: 20996a 2293756i bk4: 20204a 2303496i bk5: 20200a 2306072i bk6: 18812a 2317354i bk7: 18812a 2321389i bk8: 18812a 2314279i bk9: 18812a 2316955i bk10: 18776a 2317063i bk11: 18776a 2325176i bk12: 20540a 2295770i bk13: 20540a 2299928i bk14: 20928a 2289513i bk15: 20928a 2291995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09934
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1988245 n_act=15087 n_pre=15071 n_req=118560 n_rd=320352 n_write=153888 bw_util=0.3805
n_activity=1613722 dram_eff=0.5878
bk0: 21164a 2287079i bk1: 21164a 2296246i bk2: 20996a 2293841i bk3: 20996a 2298567i bk4: 20144a 2302751i bk5: 20144a 2308098i bk6: 18812a 2313747i bk7: 18812a 2318809i bk8: 18812a 2313553i bk9: 18812a 2317507i bk10: 18776a 2314098i bk11: 18776a 2324315i bk12: 20204a 2297272i bk13: 20204a 2304490i bk14: 21268a 2283836i bk15: 21268a 2284097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10206
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1987531 n_act=15222 n_pre=15206 n_req=118671 n_rd=320572 n_write=154112 bw_util=0.3809
n_activity=1611940 dram_eff=0.589
bk0: 21160a 2286426i bk1: 21160a 2297972i bk2: 21000a 2290203i bk3: 21000a 2295896i bk4: 20136a 2302917i bk5: 20132a 2308811i bk6: 18816a 2314002i bk7: 18816a 2318918i bk8: 18588a 2313946i bk9: 18588a 2317930i bk10: 19116a 2310407i bk11: 19116a 2317202i bk12: 20204a 2298253i bk13: 20204a 2305207i bk14: 21268a 2284043i bk15: 21268a 2287510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1988315 n_act=15048 n_pre=15032 n_req=118562 n_rd=320360 n_write=153888 bw_util=0.3805
n_activity=1614430 dram_eff=0.5875
bk0: 21160a 2290958i bk1: 21160a 2297429i bk2: 21000a 2293346i bk3: 21000a 2299659i bk4: 20028a 2305986i bk5: 20028a 2308798i bk6: 18816a 2312861i bk7: 18816a 2317466i bk8: 18588a 2314468i bk9: 18588a 2320321i bk10: 19116a 2313679i bk11: 19116a 2318802i bk12: 20204a 2297577i bk13: 20204a 2304502i bk14: 21268a 2283807i bk15: 21268a 2284247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0853
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1988271 n_act=15080 n_pre=15064 n_req=118557 n_rd=320340 n_write=153888 bw_util=0.3805
n_activity=1614011 dram_eff=0.5876
bk0: 21500a 2283223i bk1: 21500a 2291127i bk2: 21000a 2291755i bk3: 21000a 2297942i bk4: 20020a 2309885i bk5: 20016a 2313034i bk6: 18812a 2314667i bk7: 18812a 2319926i bk8: 18592a 2316133i bk9: 18592a 2319371i bk10: 19116a 2311401i bk11: 19116a 2314665i bk12: 20204a 2299062i bk13: 20204a 2304014i bk14: 20928a 2285718i bk15: 20928a 2292246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08347
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbafef17570 :  mf: uid=17995476, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7562619), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2492643 n_nop=1987737 n_act=15106 n_pre=15090 n_req=118678 n_rd=320598 n_write=154112 bw_util=0.3809
n_activity=1618558 dram_eff=0.5866
bk0: 21500a 2286585i bk1: 21500a 2294269i bk2: 20996a 2294404i bk3: 20996a 2296112i bk4: 20040a 2305970i bk5: 20038a 2310399i bk6: 18812a 2313271i bk7: 18812a 2320546i bk8: 18592a 2318657i bk9: 18592a 2322264i bk10: 18892a 2312654i bk11: 18892a 2320720i bk12: 20540a 2292753i bk13: 20540a 2299171i bk14: 20928a 2289528i bk15: 20928a 2291520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09501

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 40043, Miss_rate = 0.676, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 40042, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 40058, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 40057, Miss_rate = 0.677, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 40070, Miss_rate = 0.677, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 40070, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 40055, Miss_rate = 0.677, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 40054, Miss_rate = 0.677, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 40074, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[9]: Access = 59248, Miss = 40073, Miss_rate = 0.676, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 40058, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 40057, Miss_rate = 0.677, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 40044, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 40044, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 40072, Miss_rate = 0.676, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 40071, Miss_rate = 0.676, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 40045, Miss_rate = 0.676, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 40045, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 40043, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 40042, Miss_rate = 0.676, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 40075, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 40075, Miss_rate = 0.676, Pending_hits = 1478, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 881267
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19227
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 457889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49608
	minimum = 6
	maximum = 40
Network latency average = 8.37911
	minimum = 6
	maximum = 40
Slowest packet = 2512964
Flit latency average = 6.8295
	minimum = 6
	maximum = 36
Slowest flit = 6971858
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238568
	minimum = 0.0188786 (at node 1)
	maximum = 0.0283179 (at node 23)
Accepted packet rate average = 0.0238568
	minimum = 0.0188786 (at node 1)
	maximum = 0.0283179 (at node 23)
Injected flit rate average = 0.0657528
	minimum = 0.0435028 (at node 1)
	maximum = 0.0871595 (at node 42)
Accepted flit rate average= 0.0657528
	minimum = 0.0605346 (at node 1)
	maximum = 0.0908018 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.99672 (28 samples)
	minimum = 6 (28 samples)
	maximum = 101.643 (28 samples)
Network latency average = 8.73172 (28 samples)
	minimum = 6 (28 samples)
	maximum = 96.3571 (28 samples)
Flit latency average = 7.32829 (28 samples)
	minimum = 6 (28 samples)
	maximum = 92.5714 (28 samples)
Fragmentation average = 0.0321347 (28 samples)
	minimum = 0 (28 samples)
	maximum = 48.4643 (28 samples)
Injected packet rate average = 0.022754 (28 samples)
	minimum = 0.0180061 (28 samples)
	maximum = 0.0270085 (28 samples)
Accepted packet rate average = 0.022754 (28 samples)
	minimum = 0.0180061 (28 samples)
	maximum = 0.0270085 (28 samples)
Injected flit rate average = 0.0627137 (28 samples)
	minimum = 0.0414907 (28 samples)
	maximum = 0.0831398 (28 samples)
Accepted flit rate average = 0.0627137 (28 samples)
	minimum = 0.0577388 (28 samples)
	maximum = 0.0866053 (28 samples)
Injected packet size average = 2.75616 (28 samples)
Accepted packet size average = 2.75616 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 21 sec (3561 sec)
gpgpu_simulation_rate = 226837 (inst/sec)
gpgpu_simulation_rate = 2123 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38858
gpu_sim_insn = 28848876
gpu_ipc =     742.4179
gpu_tot_sim_cycle = 7823628
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     106.9347
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 15357
partiton_reqs_in_parallel = 854876
partiton_reqs_in_parallel_total    = 29449660
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8735
partiton_reqs_in_parallel_util = 854876
partiton_reqs_in_parallel_util_total    = 29449660
gpu_sim_cycle_parition_util = 38858
gpu_tot_sim_cycle_parition_util    = 1341286
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9575
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.4344 GB/Sec
L2_BW_total  =      16.3447 GB/Sec
gpu_total_sim_rate=227836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16794430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139990, 134539, 134762, 139665, 140017, 134564, 134784, 139679, 38690, 37110, 37262, 24092, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 168407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 900
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:871994	W0_Idle:3351084	W0_Scoreboard:43858247	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 649 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 7823627 
mrq_lat_table:606070 	94744 	65444 	143993 	175777 	135812 	78550 	36318 	10853 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	855578 	476892 	1443 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	42 	1194350 	53272 	291 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	764522 	143381 	2261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2101 	192 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.161676  8.080040  8.573996  8.665598  7.705942  7.784334  8.120232  8.234467  8.150794  8.023438  7.713053  7.542194  8.962500  8.962500  7.748820  7.748820 
dram[1]:  8.754818  8.754818  7.720817  7.559048  7.175069  6.983051  8.971903  8.662146  8.788508  8.745742  7.445946  7.399794  8.347090  8.057201  8.238955  7.799430 
dram[2]:  8.402414  8.352000  8.682714  8.701755  7.405866  7.505273  8.638376  8.471653  8.579952  8.115124  8.093785  7.669165  8.852974  8.892898  7.286618  7.144504 
dram[3]:  8.690947  8.681912  7.920160  7.826430  7.097008  6.994638  9.301987  8.554202  7.971175  7.901099  7.462343  7.462343  8.436363  8.208117  7.979208  7.326364 
dram[4]:  8.645963  8.352000  8.515021  8.336135  7.355024  7.175537  8.558859  8.458284  8.341067  8.170455  8.774908  8.079275  8.526486  8.363732  7.569953  7.295928 
dram[5]:  8.386666  8.112103  7.969428  7.876218  7.423188  7.240339  9.385920  9.265122  7.730107  7.900000  7.927778  7.558263  8.676568  8.582154  7.974283  7.403122 
dram[6]:  8.616438  8.177000  8.633547  8.615139  7.179775  7.200000  8.621557  8.189989  8.619905  8.418033  8.220046  8.144978  8.009346  7.751759  7.501822  7.270080 
dram[7]:  8.481328  8.368475  7.861868  7.581614  7.814475  7.463486  8.988764  8.988764  7.202648  6.947937  7.962963  7.843348  8.715254  8.906466  7.727017  7.367621 
dram[8]:  8.561256  8.283688  8.401247  8.561440  6.936190  7.091333  8.643457  8.540925  8.282202  7.983070  8.158483  8.140312  8.503859  8.338378  7.785444  7.250880 
dram[9]:  7.953333  8.115646  8.114458  8.263803  8.188375  7.947753  8.663056  8.768575  7.460970  7.030815  8.050661  7.894168  8.979046  8.637178  7.513514  7.437269 
dram[10]:  9.037879  8.609279  8.262781  8.229124  6.977085  6.901179  8.811505  8.726061  8.055809  7.772528  7.752155  7.718884  8.310854  8.056180  7.974283  7.759384 
average row locality = 1351251/167987 = 8.043783
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5481      5480      5447      5447      5209      5209      4791      4791      4869      4869      4858      4858      5327      5327      5492      5492 
dram[1]:      5480      5480      5360      5360      5298      5298      4792      4792      4869      4869      4871      4871      5328      5328      5492      5491 
dram[2]:      5568      5568      5359      5359      5298      5298      4790      4790      4870      4870      4871      4871      5328      5328      5418      5418 
dram[3]:      5568      5568      5359      5359      5298      5297      4790      4790      4870      4870      4856      4856      5328      5328      5418      5418 
dram[4]:      5568      5568      5359      5359      5228      5227      4878      4878      4870      4870      4856      4856      5327      5327      5421      5421 
dram[5]:      5480      5480      5432      5432      5225      5224      4879      4879      4869      4869      4857      4857      5327      5327      5421      5421 
dram[6]:      5480      5480      5432      5432      5210      5210      4879      4879      4869      4869      4857      4857      5240      5240      5509      5509 
dram[7]:      5479      5479      5433      5433      5208      5207      4880      4880      4811      4811      4945      4945      5240      5240      5509      5509 
dram[8]:      5479      5479      5433      5433      5180      5180      4880      4880      4811      4811      4945      4945      5240      5240      5509      5509 
dram[9]:      5567      5567      5433      5433      5178      5177      4879      4879      4811      4811      4945      4945      5240      5240      5421      5421 
dram[10]:      5567      5567      5432      5432      5183      5183      4879      4879      4811      4811      4887      4887      5327      5327      5421      5421 
total reads: 912771
bank skew: 5568/4790 = 1.16
chip skew: 83014/82947 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:        642       604       676       591       668       539       594       558       656       584       878       680       797       656       648       615
dram[1]:        640       603       674       585       668       540       592       560       656       582       869       678       798       656       646       615
dram[2]:        646       609       672       586       667       539       596       561       655       583       868       679       790       656       643       610
dram[3]:        646       609       677       589       667       539       593       562       657       583       873       686       791       656       641       610
dram[4]:        645       608       675       589       663       539       594       560       657       583       873       687       791       656       643       610
dram[5]:        643       604       676       587       664       541       594       559       656       584       877       687       791       656       641       611
dram[6]:        641       604       675       586       662       538       594       560       656       583       875       688       786       659       645       614
dram[7]:        642       604       675       585       661       538       600       561       651       576       872       682       785       660       645       613
dram[8]:        639       605       686       590       665       537       601       562       649       576       872       683       783       656       645       614
dram[9]:        644       609       686       590       663       537       597       561       650       576       871       683       781       657       642       608
dram[10]:        644       608       682       591       664       536       599       561       649       576       893       685       785       654       641       610
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2043395 n_act=15122 n_pre=15106 n_req=122793 n_rd=331788 n_write=159384 bw_util=0.383
n_activity=1670758 dram_eff=0.588
bk0: 21924a 2353775i bk1: 21920a 2365541i bk2: 21788a 2359729i bk3: 21788a 2364292i bk4: 20836a 2373736i bk5: 20836a 2380147i bk6: 19164a 2385433i bk7: 19164a 2391782i bk8: 19476a 2382422i bk9: 19476a 2381403i bk10: 19432a 2380982i bk11: 19432a 2389078i bk12: 21308a 2362400i bk13: 21308a 2368669i bk14: 21968a 2346228i bk15: 21968a 2351909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2042923 n_act=15294 n_pre=15278 n_req=122825 n_rd=331916 n_write=159384 bw_util=0.3831
n_activity=1673396 dram_eff=0.5872
bk0: 21920a 2356447i bk1: 21920a 2366336i bk2: 21440a 2361132i bk3: 21440a 2367422i bk4: 21192a 2366277i bk5: 21192a 2368943i bk6: 19168a 2385970i bk7: 19168a 2390650i bk8: 19476a 2380985i bk9: 19476a 2387628i bk10: 19484a 2384906i bk11: 19484a 2389756i bk12: 21312a 2361845i bk13: 21312a 2365882i bk14: 21968a 2350252i bk15: 21964a 2352510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09187
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2043065 n_act=15117 n_pre=15101 n_req=122878 n_rd=332016 n_write=159496 bw_util=0.3833
n_activity=1671685 dram_eff=0.588
bk0: 22272a 2348310i bk1: 22272a 2359702i bk2: 21436a 2360420i bk3: 21436a 2370528i bk4: 21192a 2368828i bk5: 21192a 2373367i bk6: 19160a 2385849i bk7: 19160a 2390115i bk8: 19480a 2382253i bk9: 19480a 2384007i bk10: 19484a 2380576i bk11: 19484a 2390882i bk12: 21312a 2361387i bk13: 21312a 2368448i bk14: 21672a 2349053i bk15: 21672a 2352260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2042601 n_act=15467 n_pre=15451 n_req=122819 n_rd=331892 n_write=159384 bw_util=0.3831
n_activity=1670984 dram_eff=0.588
bk0: 22272a 2349025i bk1: 22272a 2359316i bk2: 21436a 2360859i bk3: 21436a 2365642i bk4: 21192a 2365477i bk5: 21188a 2371233i bk6: 19160a 2384836i bk7: 19160a 2386154i bk8: 19480a 2377668i bk9: 19480a 2383399i bk10: 19424a 2384261i bk11: 19424a 2389598i bk12: 21312a 2358364i bk13: 21312a 2362995i bk14: 21672a 2351681i bk15: 21672a 2355959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09604
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2042987 n_act=15134 n_pre=15118 n_req=122889 n_rd=332052 n_write=159504 bw_util=0.3833
n_activity=1670837 dram_eff=0.5884
bk0: 22272a 2351637i bk1: 22272a 2359527i bk2: 21436a 2361131i bk3: 21436a 2366777i bk4: 20912a 2370460i bk5: 20908a 2376370i bk6: 19512a 2380403i bk7: 19512a 2386679i bk8: 19480a 2380312i bk9: 19480a 2383263i bk10: 19424a 2382530i bk11: 19424a 2392079i bk12: 21308a 2358852i bk13: 21308a 2366849i bk14: 21684a 2350123i bk15: 21684a 2356108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2042961 n_act=15275 n_pre=15259 n_req=122825 n_rd=331916 n_write=159384 bw_util=0.3831
n_activity=1671366 dram_eff=0.5879
bk0: 21920a 2350840i bk1: 21920a 2362598i bk2: 21728a 2358460i bk3: 21728a 2359532i bk4: 20900a 2369795i bk5: 20896a 2372352i bk6: 19516a 2383728i bk7: 19516a 2387819i bk8: 19476a 2380772i bk9: 19476a 2383415i bk10: 19428a 2383695i bk11: 19428a 2392089i bk12: 21308a 2361289i bk13: 21308a 2365368i bk14: 21684a 2354774i bk15: 21684a 2357608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09869
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2043037 n_act=15291 n_pre=15275 n_req=122798 n_rd=331808 n_write=159384 bw_util=0.383
n_activity=1669774 dram_eff=0.5883
bk0: 21920a 2352624i bk1: 21920a 2361870i bk2: 21728a 2359552i bk3: 21728a 2364749i bk4: 20840a 2369298i bk5: 20840a 2374679i bk6: 19516a 2379968i bk7: 19516a 2385603i bk8: 19476a 2380175i bk9: 19476a 2384046i bk10: 19428a 2380416i bk11: 19428a 2391300i bk12: 20960a 2362478i bk13: 20960a 2370625i bk14: 22036a 2349365i bk15: 22036a 2349465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09775
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbaff700b70 :  mf: uid=18638120, sid03:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7823627), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2042301 n_act=15430 n_pre=15414 n_req=122913 n_rd=332034 n_write=159616 bw_util=0.3834
n_activity=1667865 dram_eff=0.5896
bk0: 21916a 2351771i bk1: 21916a 2363970i bk2: 21732a 2356531i bk3: 21730a 2361933i bk4: 20832a 2369477i bk5: 20828a 2375288i bk6: 19520a 2380393i bk7: 19520a 2385474i bk8: 19244a 2380447i bk9: 19244a 2384836i bk10: 19780a 2376843i bk11: 19780a 2384054i bk12: 20960a 2363815i bk13: 20960a 2371089i bk14: 22036a 2349319i bk15: 22036a 2353025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2043103 n_act=15254 n_pre=15238 n_req=122800 n_rd=331816 n_write=159384 bw_util=0.383
n_activity=1670249 dram_eff=0.5882
bk0: 21916a 2356457i bk1: 21916a 2363244i bk2: 21732a 2359275i bk3: 21732a 2365803i bk4: 20720a 2372538i bk5: 20720a 2375435i bk6: 19520a 2378868i bk7: 19520a 2383749i bk8: 19244a 2380895i bk9: 19244a 2387095i bk10: 19780a 2380031i bk11: 19780a 2385556i bk12: 20960a 2363071i bk13: 20960a 2370618i bk14: 22036a 2348816i bk15: 22036a 2349472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08043
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2043063 n_act=15288 n_pre=15272 n_req=122793 n_rd=331788 n_write=159384 bw_util=0.383
n_activity=1670157 dram_eff=0.5882
bk0: 22268a 2348629i bk1: 22268a 2356883i bk2: 21732a 2358171i bk3: 21732a 2364225i bk4: 20712a 2376446i bk5: 20708a 2379167i bk6: 19516a 2380811i bk7: 19516a 2386636i bk8: 19244a 2382755i bk9: 19244a 2386112i bk10: 19780a 2377682i bk11: 19780a 2381027i bk12: 20960a 2364296i bk13: 20960a 2369649i bk14: 21684a 2350686i bk15: 21684a 2357978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08025
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2564795 n_nop=2042507 n_act=15316 n_pre=15300 n_req=122918 n_rd=332056 n_write=159616 bw_util=0.3834
n_activity=1674774 dram_eff=0.5872
bk0: 22268a 2351915i bk1: 22268a 2359936i bk2: 21728a 2360139i bk3: 21728a 2362443i bk4: 20732a 2372547i bk5: 20732a 2377204i bk6: 19516a 2379413i bk7: 19516a 2386884i bk8: 19244a 2385336i bk9: 19244a 2388843i bk10: 19548a 2379201i bk11: 19548a 2387147i bk12: 21308a 2358062i bk13: 21308a 2364823i bk14: 21684a 2355322i bk15: 21684a 2356780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09183

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41474, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41473, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41490, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41489, Miss_rate = 0.677, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41502, Miss_rate = 0.677, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41502, Miss_rate = 0.677, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41487, Miss_rate = 0.677, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41486, Miss_rate = 0.677, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41507, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[9]: Access = 61363, Miss = 41506, Miss_rate = 0.676, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41490, Miss_rate = 0.676, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41489, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41476, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41476, Miss_rate = 0.677, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41505, Miss_rate = 0.676, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41504, Miss_rate = 0.676, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41477, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41477, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41474, Miss_rate = 0.677, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41473, Miss_rate = 0.676, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41507, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41507, Miss_rate = 0.676, Pending_hits = 1482, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 912771
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19308
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 416865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55796
	minimum = 6
	maximum = 44
Network latency average = 8.43319
	minimum = 6
	maximum = 40
Slowest packet = 2606199
Flit latency average = 6.90174
	minimum = 6
	maximum = 36
Slowest flit = 7239778
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023936
	minimum = 0.0189412 (at node 0)
	maximum = 0.0284119 (at node 3)
Accepted packet rate average = 0.023936
	minimum = 0.0189412 (at node 0)
	maximum = 0.0284119 (at node 3)
Injected flit rate average = 0.0659711
	minimum = 0.0436472 (at node 0)
	maximum = 0.0874489 (at node 42)
Accepted flit rate average= 0.0659711
	minimum = 0.0607355 (at node 0)
	maximum = 0.0911033 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.98159 (29 samples)
	minimum = 6 (29 samples)
	maximum = 99.6552 (29 samples)
Network latency average = 8.72142 (29 samples)
	minimum = 6 (29 samples)
	maximum = 94.4138 (29 samples)
Flit latency average = 7.31359 (29 samples)
	minimum = 6 (29 samples)
	maximum = 90.6207 (29 samples)
Fragmentation average = 0.0310266 (29 samples)
	minimum = 0 (29 samples)
	maximum = 46.7931 (29 samples)
Injected packet rate average = 0.0227948 (29 samples)
	minimum = 0.0180383 (29 samples)
	maximum = 0.0270569 (29 samples)
Accepted packet rate average = 0.0227948 (29 samples)
	minimum = 0.0180383 (29 samples)
	maximum = 0.0270569 (29 samples)
Injected flit rate average = 0.062826 (29 samples)
	minimum = 0.041565 (29 samples)
	maximum = 0.0832884 (29 samples)
Accepted flit rate average = 0.062826 (29 samples)
	minimum = 0.0578421 (29 samples)
	maximum = 0.0867604 (29 samples)
Injected packet size average = 2.75616 (29 samples)
Accepted packet size average = 2.75616 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 12 sec (3672 sec)
gpgpu_simulation_rate = 227836 (inst/sec)
gpgpu_simulation_rate = 2130 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39207
gpu_sim_insn = 28848876
gpu_ipc =     735.8093
gpu_tot_sim_cycle = 8084985
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     107.0461
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 15632
partiton_reqs_in_parallel = 862554
partiton_reqs_in_parallel_total    = 30304536
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8549
partiton_reqs_in_parallel_util = 862554
partiton_reqs_in_parallel_util_total    = 30304536
gpu_sim_cycle_parition_util = 39207
gpu_tot_sim_cycle_parition_util    = 1380144
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9587
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.4247 GB/Sec
L2_BW_total  =      16.3615 GB/Sec
gpu_total_sim_rate=228596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17373658
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144817, 139184, 139409, 144479, 144844, 139207, 139431, 144495, 38690, 37110, 37262, 24092, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 168443
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 936
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:902177	W0_Idle:3366854	W0_Scoreboard:44999088	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 635 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 8084984 
mrq_lat_table:625305 	97167 	67553 	149602 	182742 	141349 	81714 	37869 	10884 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	884226 	494724 	1467 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43 	1238755 	55360 	301 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	791130 	148114 	2304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2177 	194 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.026566  7.950188  8.449698  8.570408  7.517536  7.574976  8.002205  8.109497  8.016164  7.913830  7.584016  7.424273  8.784250  8.746510  7.608969  7.636364 
dram[1]:  8.579107  8.596544  7.610185  7.458258  7.073235  6.857988  8.777509  8.570248  8.629930  8.590069  7.378109  7.262488  8.209678  7.906796  8.126437  7.656137 
dram[2]:  8.339768  8.244275  8.560416  8.596234  7.250224  7.289308  8.487720  8.274800  8.454545  7.965739  7.938972  7.482341  8.663830  8.645435  7.158935  7.014310 
dram[3]:  8.495575  8.470589  7.811787  7.680374  7.000000  6.903830  9.128302  8.370242  7.881356  7.782427  7.332671  7.347264  8.293279  8.063366  7.802434  7.171257 
dram[4]:  8.537549  8.244275  8.402863  8.185259  7.234333  7.029126  8.481186  8.347923  8.248337  8.051948  8.606061  7.939785  8.360370  8.126746  7.422974  7.130881 
dram[5]:  8.252683  7.965160  7.895283  7.792365  7.311295  7.127126  9.218092  9.083028  7.544625  7.765136  7.848034  7.467138  8.553572  8.429606  7.754418  7.217316 
dram[6]:  8.416916  8.040874  8.470648  8.453535  7.031858  7.025641  8.482327  8.077090  8.492009  8.302455  8.053435  8.001083  7.899802  7.598282  7.406087  7.115288 
dram[7]:  8.357708  8.187802  7.793296  7.513465  7.720117  7.307268  8.846611  8.867700  7.105825  6.878759  7.873049  7.775950  8.562366  8.818383  7.563943  7.169192 
dram[8]:  8.415920  8.078319  8.303572  8.420523  6.779880  6.922739  8.561565  8.406779  8.132222  7.819445  8.040382  8.023330  8.312109  8.192387  7.700723  7.121237 
dram[9]:  7.839383  7.976916  7.986641  8.110465  7.986829  7.719882  8.482327  8.600000  7.349398  6.944972  7.972603  7.791967  8.789184  8.453291  7.383525  7.338028 
dram[10]:  8.833333  8.403696  8.062620  8.062620  6.853171  6.782459  8.700584  8.619930  7.922078  7.593361  7.684210  7.636923  8.175703  7.905825  7.856739  7.640697 
average row locality = 1397875/176829 = 7.905236
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5670      5669      5639      5639      5396      5396      4948      4948      5039      5039      5032      5032      5503      5503      5679      5679 
dram[1]:      5669      5669      5549      5549      5488      5488      4949      4949      5039      5039      5045      5045      5504      5504      5679      5678 
dram[2]:      5760      5760      5548      5548      5488      5488      4947      4947      5040      5040      5045      5045      5504      5504      5603      5603 
dram[3]:      5760      5760      5548      5548      5488      5487      4947      4947      5040      5040      5029      5029      5504      5504      5603      5603 
dram[4]:      5760      5760      5548      5548      5415      5414      5038      5038      5040      5040      5029      5029      5503      5503      5606      5606 
dram[5]:      5669      5669      5624      5624      5412      5411      5039      5039      5039      5039      5030      5030      5503      5503      5606      5606 
dram[6]:      5669      5669      5624      5624      5396      5396      5039      5039      5039      5039      5030      5030      5413      5413      5697      5697 
dram[7]:      5668      5668      5625      5625      5394      5393      5040      5040      4979      4979      5121      5121      5413      5413      5697      5697 
dram[8]:      5668      5668      5625      5625      5365      5365      5040      5040      4979      4979      5121      5121      5413      5413      5697      5697 
dram[9]:      5759      5759      5625      5625      5363      5362      5039      5039      4980      4980      5121      5121      5413      5413      5606      5606 
dram[10]:      5759      5759      5624      5624      5368      5368      5039      5039      4980      4980      5061      5061      5503      5503      5606      5606 
total reads: 944275
bank skew: 5760/4947 = 1.16
chip skew: 85880/85811 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:        628       591       660       579       652       527       582       547       641       572       856       664       780       643       634       603
dram[1]:        626       590       658       573       652       528       580       549       642       570       847       663       780       643       632       603
dram[2]:        632       596       656       573       651       527       584       550       641       571       846       664       772       642       629       598
dram[3]:        632       596       662       576       651       527       581       551       643       571       851       670       774       643       627       598
dram[4]:        631       596       660       577       647       528       582       549       642       571       851       671       773       643       629       597
dram[5]:        630       591       660       575       648       530       582       548       642       572       855       671       773       643       627       598
dram[6]:        627       592       659       573       646       526       582       549       642       571       854       672       769       645       632       601
dram[7]:        628       592       659       573       645       527       588       550       637       564       850       667       768       646       632       600
dram[8]:        625       592       670       577       649       525       589       551       635       564       850       668       766       643       631       601
dram[9]:        630       596       670       577       647       526       585       550       636       563       850       668       764       644       628       595
dram[10]:        630       595       666       578       649       525       586       550       634       564       870       670       768       641       627       597
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2097643 n_act=15922 n_pre=15906 n_req=127031 n_rd=343244 n_write=164880 bw_util=0.3853
n_activity=1730071 dram_eff=0.5874
bk0: 22680a 2419493i bk1: 22676a 2431319i bk2: 22556a 2424985i bk3: 22556a 2430134i bk4: 21584a 2439405i bk5: 21584a 2445943i bk6: 19792a 2452208i bk7: 19792a 2458561i bk8: 20156a 2449024i bk9: 20156a 2448052i bk10: 20128a 2447290i bk11: 20128a 2455428i bk12: 22012a 2428665i bk13: 22012a 2434800i bk14: 22716a 2411831i bk15: 22716a 2417531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fbaffd2c7e0 :  mf: uid=19280764, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8084984), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2097192 n_act=16084 n_pre=16068 n_req=127063 n_rd=343371 n_write=164880 bw_util=0.3854
n_activity=1732902 dram_eff=0.5866
bk0: 22676a 2422030i bk1: 22676a 2432036i bk2: 22196a 2426289i bk3: 22196a 2432807i bk4: 21952a 2431719i bk5: 21951a 2434538i bk6: 19796a 2452197i bk7: 19796a 2457759i bk8: 20156a 2447699i bk9: 20156a 2454347i bk10: 20180a 2451636i bk11: 20180a 2456383i bk12: 22016a 2428155i bk13: 22016a 2432247i bk14: 22716a 2415793i bk15: 22712a 2417915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2097257 n_act=15937 n_pre=15921 n_req=127120 n_rd=343480 n_write=165000 bw_util=0.3856
n_activity=1731441 dram_eff=0.5873
bk0: 23040a 2413835i bk1: 23040a 2425486i bk2: 22192a 2425953i bk3: 22192a 2436556i bk4: 21952a 2434278i bk5: 21952a 2438949i bk6: 19788a 2452552i bk7: 19788a 2457223i bk8: 20160a 2448790i bk9: 20160a 2450467i bk10: 20180a 2447318i bk11: 20180a 2457036i bk12: 22016a 2427524i bk13: 22016a 2435081i bk14: 22412a 2414581i bk15: 22412a 2417899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08778
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2096805 n_act=16289 n_pre=16273 n_req=127057 n_rd=343348 n_write=164880 bw_util=0.3854
n_activity=1730611 dram_eff=0.5873
bk0: 23040a 2414236i bk1: 23040a 2424410i bk2: 22192a 2426368i bk3: 22192a 2431586i bk4: 21952a 2431067i bk5: 21948a 2437055i bk6: 19788a 2451357i bk7: 19788a 2452854i bk8: 20160a 2444236i bk9: 20160a 2450183i bk10: 20116a 2450565i bk11: 20116a 2455899i bk12: 22016a 2424162i bk13: 22016a 2429149i bk14: 22412a 2417102i bk15: 22412a 2421192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2097251 n_act=15926 n_pre=15910 n_req=127127 n_rd=343508 n_write=165000 bw_util=0.3856
n_activity=1730221 dram_eff=0.5878
bk0: 23040a 2417190i bk1: 23040a 2425058i bk2: 22192a 2426919i bk3: 22192a 2432433i bk4: 21660a 2435962i bk5: 21656a 2441909i bk6: 20152a 2447086i bk7: 20152a 2453543i bk8: 20160a 2446736i bk9: 20160a 2449733i bk10: 20116a 2449102i bk11: 20116a 2458654i bk12: 22012a 2425164i bk13: 22012a 2433275i bk14: 22424a 2415813i bk15: 22424a 2421860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09318
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7fbaffdc9720 :  mf: uid=19280763, sid13:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (8084982), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2097209 n_act=16075 n_pre=16059 n_req=127063 n_rd=343372 n_write=164880 bw_util=0.3854
n_activity=1731086 dram_eff=0.5872
bk0: 22676a 2416497i bk1: 22676a 2428116i bk2: 22496a 2423959i bk3: 22496a 2425406i bk4: 21648a 2435900i bk5: 21644a 2438017i bk6: 20156a 2450005i bk7: 20156a 2454586i bk8: 20156a 2446957i bk9: 20156a 2450063i bk10: 20120a 2450320i bk11: 20120a 2458891i bk12: 22012a 2427516i bk13: 22012a 2431388i bk14: 22424a 2420295i bk15: 22424a 2423449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10511
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2097257 n_act=16109 n_pre=16093 n_req=127034 n_rd=343256 n_write=164880 bw_util=0.3853
n_activity=1729236 dram_eff=0.5877
bk0: 22676a 2417851i bk1: 22676a 2427448i bk2: 22496a 2425007i bk3: 22496a 2430241i bk4: 21584a 2434773i bk5: 21584a 2440352i bk6: 20156a 2446726i bk7: 20156a 2452428i bk8: 20156a 2446571i bk9: 20156a 2450240i bk10: 20120a 2447050i bk11: 20120a 2457936i bk12: 21652a 2428913i bk13: 21652a 2437120i bk14: 22788a 2414852i bk15: 22788a 2414924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10901
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2096591 n_act=16204 n_pre=16188 n_req=127153 n_rd=343492 n_write=165120 bw_util=0.3857
n_activity=1727119 dram_eff=0.589
bk0: 22672a 2417359i bk1: 22672a 2429909i bk2: 22500a 2421788i bk3: 22500a 2427395i bk4: 21576a 2435415i bk5: 21572a 2441027i bk6: 20160a 2446966i bk7: 20160a 2452162i bk8: 19916a 2446700i bk9: 19916a 2451600i bk10: 20484a 2443059i bk11: 20484a 2450670i bk12: 21652a 2429948i bk13: 21652a 2437641i bk14: 22788a 2414879i bk15: 22788a 2418541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09076
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2097343 n_act=16062 n_pre=16046 n_req=127036 n_rd=343264 n_write=164880 bw_util=0.3853
n_activity=1729660 dram_eff=0.5876
bk0: 22672a 2421907i bk1: 22672a 2428867i bk2: 22500a 2424813i bk3: 22500a 2431769i bk4: 21460a 2438154i bk5: 21460a 2441206i bk6: 20160a 2445473i bk7: 20160a 2450141i bk8: 19916a 2447353i bk9: 19916a 2453697i bk10: 20484a 2446542i bk11: 20484a 2451811i bk12: 21652a 2429521i bk13: 21652a 2437284i bk14: 22788a 2414401i bk15: 22788a 2414648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08789
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2097291 n_act=16098 n_pre=16082 n_req=127031 n_rd=343244 n_write=164880 bw_util=0.3853
n_activity=1729230 dram_eff=0.5877
bk0: 23036a 2413788i bk1: 23036a 2422678i bk2: 22500a 2423214i bk3: 22500a 2429662i bk4: 21452a 2442195i bk5: 21448a 2444978i bk6: 20156a 2446994i bk7: 20156a 2453250i bk8: 19920a 2449061i bk9: 19920a 2452858i bk10: 20484a 2444336i bk11: 20484a 2447743i bk12: 21652a 2430839i bk13: 21652a 2436143i bk14: 22424a 2416274i bk15: 22424a 2423640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09112
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2637595 n_nop=2096723 n_act=16124 n_pre=16108 n_req=127160 n_rd=343520 n_write=165120 bw_util=0.3857
n_activity=1734367 dram_eff=0.5865
bk0: 23036a 2416879i bk1: 23036a 2425346i bk2: 22496a 2425632i bk3: 22496a 2428291i bk4: 21472a 2438120i bk5: 21472a 2443063i bk6: 20156a 2446213i bk7: 20156a 2453507i bk8: 19920a 2451851i bk9: 19920a 2455280i bk10: 20244a 2446181i bk11: 20244a 2453822i bk12: 22012a 2424429i bk13: 22012a 2431203i bk14: 22424a 2421076i bk15: 22424a 2422127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42906, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42905, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42922, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42921, Miss_rate = 0.677, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42935, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42935, Miss_rate = 0.677, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42919, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42918, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42939, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[9]: Access = 63478, Miss = 42938, Miss_rate = 0.676, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42922, Miss_rate = 0.676, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42921, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42907, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42907, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42937, Miss_rate = 0.676, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42936, Miss_rate = 0.676, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42908, Miss_rate = 0.676, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42908, Miss_rate = 0.677, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42906, Miss_rate = 0.677, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42905, Miss_rate = 0.676, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42940, Miss_rate = 0.676, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42940, Miss_rate = 0.676, Pending_hits = 1489, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 944275
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19424
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 490657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.121

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51765
	minimum = 6
	maximum = 42
Network latency average = 8.39651
	minimum = 6
	maximum = 42
Slowest packet = 2698993
Flit latency average = 6.85875
	minimum = 6
	maximum = 38
Slowest flit = 7622636
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237229
	minimum = 0.0187726 (at node 0)
	maximum = 0.028159 (at node 11)
Accepted packet rate average = 0.0237229
	minimum = 0.0187726 (at node 0)
	maximum = 0.028159 (at node 11)
Injected flit rate average = 0.0653839
	minimum = 0.0432587 (at node 0)
	maximum = 0.0866704 (at node 42)
Accepted flit rate average= 0.0653839
	minimum = 0.0601949 (at node 0)
	maximum = 0.0902923 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.96612 (30 samples)
	minimum = 6 (30 samples)
	maximum = 97.7333 (30 samples)
Network latency average = 8.71059 (30 samples)
	minimum = 6 (30 samples)
	maximum = 92.6667 (30 samples)
Flit latency average = 7.29842 (30 samples)
	minimum = 6 (30 samples)
	maximum = 88.8667 (30 samples)
Fragmentation average = 0.0299924 (30 samples)
	minimum = 0 (30 samples)
	maximum = 45.2333 (30 samples)
Injected packet rate average = 0.0228257 (30 samples)
	minimum = 0.0180628 (30 samples)
	maximum = 0.0270936 (30 samples)
Accepted packet rate average = 0.0228257 (30 samples)
	minimum = 0.0180628 (30 samples)
	maximum = 0.0270936 (30 samples)
Injected flit rate average = 0.0629113 (30 samples)
	minimum = 0.0416215 (30 samples)
	maximum = 0.0834011 (30 samples)
Accepted flit rate average = 0.0629113 (30 samples)
	minimum = 0.0579206 (30 samples)
	maximum = 0.0868782 (30 samples)
Injected packet size average = 2.75616 (30 samples)
Accepted packet size average = 2.75616 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 6 sec (3786 sec)
gpgpu_simulation_rate = 228596 (inst/sec)
gpgpu_simulation_rate = 2135 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38809
gpu_sim_insn = 28848876
gpu_ipc =     743.3553
gpu_tot_sim_cycle = 8345944
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     107.1557
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 16241
partiton_reqs_in_parallel = 853798
partiton_reqs_in_parallel_total    = 31167090
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8367
partiton_reqs_in_parallel_util = 853798
partiton_reqs_in_parallel_util_total    = 31167090
gpu_sim_cycle_parition_util = 38809
gpu_tot_sim_cycle_parition_util    = 1419351
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9598
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.5777 GB/Sec
L2_BW_total  =      16.3781 GB/Sec
gpu_total_sim_rate=229252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17952886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149644, 143828, 144056, 149291, 149672, 143851, 144078, 149311, 38690, 37110, 37262, 24092, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 168478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 971
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:932396	W0_Idle:3381855	W0_Scoreboard:46122903	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 621 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 8345943 
mrq_lat_table:647161 	101289 	70154 	154115 	188054 	145684 	84524 	38876 	10952 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	917482 	507949 	1490 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1283113 	57498 	306 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	817506 	153014 	2412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2253 	195 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.200750  8.123606  8.602182  8.723340  7.674484  7.732514  8.178649  8.286976  8.184238  8.080967  7.736842  7.575818  8.978701  8.940615  7.755968  7.783496 
dram[1]:  8.758517  8.776104  7.755941  7.603046  7.227116  7.009212  8.960621  8.751748  8.782857  8.742889  7.529990  7.413359  8.381710  8.076629  8.275472  7.803381 
dram[2]:  8.519084  8.422642  8.692623  8.746391  7.406195  7.445730  8.668591  8.453829  8.626263  8.133333  8.095138  7.635095  8.857142  8.838574  7.300848  7.155315 
dram[3]:  8.676385  8.651163  7.958724  7.826568  7.152991  7.055649  9.313896  8.550114  8.031348  7.915551  7.484789  7.499508  8.465863  8.234375  7.932781  7.300848 
dram[4]:  8.718750  8.422642  8.552420  8.333988  7.389389  7.181818  8.664414  8.529934  8.400000  8.202775  8.766666  8.096603  8.550710  8.314595  7.579596  7.272574 
dram[5]:  8.429123  8.138734  8.043761  7.940258  7.467273  7.281028  9.407090  9.271085  7.692693  7.898253  8.004197  7.620379  8.727743  8.603062  7.884721  7.346973 
dram[6]:  8.594887  8.215225  8.621757  8.604582  7.184926  7.178634  8.665541  8.256437  8.644545  8.454346  8.210979  8.158289  8.083333  7.778302  7.564433  7.270851 
dram[7]:  8.535156  8.363636  7.941176  7.659575  7.880769  7.463570  9.032864  9.054117  7.249281  7.020427  8.031860  7.934010  8.734110  8.991276  7.710157  7.313123 
dram[8]:  8.593904  8.253069  8.454012  8.571428  6.929302  7.073913  8.745455  8.589286  8.245365  7.950578  8.200419  8.183246  8.482511  8.362069  7.861607  7.264852 
dram[9]:  8.013465  8.152512  8.135593  8.260038  8.149299  7.879845  8.665541  8.784246  7.493558  7.072966  8.132154  7.950152  8.961957  8.624477  7.513514  7.480903 
dram[10]:  9.017172  8.583653  8.227619  8.227619  7.003442  6.931857  8.885681  8.804348  8.035069  7.723187  7.839959  7.792300  8.347525  8.075670  8.016745  7.799095 
average row locality = 1444499/179085 = 8.065996
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5859      5858      5823      5823      5569      5569      5121      5121      5205      5205      5194      5194      5695      5695      5871      5871 
dram[1]:      5858      5858      5730      5730      5664      5664      5122      5122      5205      5205      5208      5208      5696      5696      5871      5870 
dram[2]:      5952      5952      5729      5729      5664      5664      5120      5120      5206      5206      5208      5208      5696      5696      5792      5792 
dram[3]:      5952      5952      5729      5729      5664      5663      5120      5120      5206      5206      5192      5192      5696      5696      5792      5792 
dram[4]:      5952      5952      5729      5729      5589      5588      5214      5214      5206      5206      5192      5192      5695      5695      5795      5795 
dram[5]:      5858      5858      5807      5807      5586      5585      5215      5215      5205      5205      5193      5193      5695      5695      5795      5795 
dram[6]:      5858      5858      5807      5807      5570      5570      5215      5215      5205      5205      5193      5193      5602      5602      5889      5889 
dram[7]:      5857      5857      5808      5808      5568      5567      5216      5216      5143      5143      5287      5287      5602      5602      5889      5889 
dram[8]:      5857      5857      5808      5808      5538      5538      5216      5216      5143      5143      5287      5287      5602      5602      5889      5889 
dram[9]:      5951      5951      5808      5808      5536      5535      5215      5215      5143      5143      5287      5287      5602      5602      5795      5795 
dram[10]:      5951      5951      5807      5807      5541      5541      5215      5215      5143      5143      5225      5225      5695      5695      5795      5795 
total reads: 975779
bank skew: 5952/5120 = 1.16
chip skew: 88744/88673 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:        615       579       646       567       639       518       570       536       628       560       836       650       760       628       620       590
dram[1]:        613       578       645       562       639       519       568       538       628       559       827       649       761       628       619       590
dram[2]:        619       584       643       562       638       518       572       539       627       560       826       650       753       627       616       585
dram[3]:        619       584       648       565       638       518       569       540       629       559       831       655       755       628       614       585
dram[4]:        618       583       646       566       634       518       570       538       629       560       831       656       754       628       616       584
dram[5]:        616       579       646       564       635       520       570       537       629       561       834       657       754       628       614       585
dram[6]:        614       580       646       562       634       517       570       538       628       560       833       658       750       630       618       588
dram[7]:        615       580       646       562       633       518       576       539       624       553       830       652       749       631       618       588
dram[8]:        612       580       656       566       636       516       576       540       622       553       830       653       748       628       618       588
dram[9]:        617       584       656       566       634       517       573       539       623       552       829       653       745       629       615       583
dram[10]:        617       583       652       567       636       516       574       539       621       553       849       655       749       626       614       584
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2152364 n_act=16120 n_pre=16104 n_req=131267 n_rd=354692 n_write=170376 bw_util=0.3876
n_activity=1786237 dram_eff=0.5879
bk0: 23436a 2485168i bk1: 23432a 2497305i bk2: 23292a 2491035i bk3: 23292a 2496383i bk4: 22276a 2505904i bk5: 22276a 2512239i bk6: 20484a 2518285i bk7: 20484a 2525155i bk8: 20820a 2515182i bk9: 20820a 2514803i bk10: 20776a 2513734i bk11: 20776a 2522359i bk12: 22780a 2494106i bk13: 22780a 2500863i bk14: 23484a 2476937i bk15: 23484a 2483204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151888 n_act=16290 n_pre=16274 n_req=131301 n_rd=354828 n_write=170376 bw_util=0.3877
n_activity=1788723 dram_eff=0.5872
bk0: 23432a 2487647i bk1: 23432a 2498174i bk2: 22920a 2491954i bk3: 22920a 2498695i bk4: 22656a 2498077i bk5: 22656a 2500726i bk6: 20488a 2518536i bk7: 20488a 2524174i bk8: 20820a 2514359i bk9: 20820a 2521312i bk10: 20832a 2517822i bk11: 20832a 2523491i bk12: 22784a 2494169i bk13: 22784a 2497966i bk14: 23484a 2481001i bk15: 23480a 2483117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151966 n_act=16137 n_pre=16121 n_req=131358 n_rd=354936 n_write=170496 bw_util=0.3878
n_activity=1787619 dram_eff=0.5879
bk0: 23808a 2478951i bk1: 23808a 2491399i bk2: 22916a 2491369i bk3: 22916a 2502822i bk4: 22656a 2500435i bk5: 22656a 2505137i bk6: 20480a 2519054i bk7: 20480a 2523694i bk8: 20824a 2514924i bk9: 20824a 2516643i bk10: 20832a 2513409i bk11: 20832a 2523690i bk12: 22784a 2493034i bk13: 22784a 2501463i bk14: 23168a 2479991i bk15: 23168a 2482997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151490 n_act=16501 n_pre=16485 n_req=131295 n_rd=354804 n_write=170376 bw_util=0.3876
n_activity=1786571 dram_eff=0.5879
bk0: 23808a 2479372i bk1: 23808a 2490139i bk2: 22916a 2492120i bk3: 22916a 2497598i bk4: 22656a 2497237i bk5: 22652a 2503121i bk6: 20480a 2517662i bk7: 20480a 2518988i bk8: 20824a 2510372i bk9: 20824a 2516623i bk10: 20768a 2517332i bk11: 20768a 2522259i bk12: 22784a 2490008i bk13: 22784a 2494713i bk14: 23168a 2482326i bk15: 23168a 2486697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10242
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151944 n_act=16126 n_pre=16110 n_req=131369 n_rd=354972 n_write=170504 bw_util=0.3879
n_activity=1786279 dram_eff=0.5883
bk0: 23808a 2482189i bk1: 23808a 2490825i bk2: 22916a 2492994i bk3: 22916a 2498958i bk4: 22356a 2502426i bk5: 22352a 2508424i bk6: 20856a 2513308i bk7: 20856a 2520056i bk8: 20824a 2512810i bk9: 20824a 2515975i bk10: 20768a 2515460i bk11: 20768a 2525474i bk12: 22780a 2490436i bk13: 22780a 2499329i bk14: 23180a 2481049i bk15: 23180a 2487046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151894 n_act=16287 n_pre=16271 n_req=131301 n_rd=354828 n_write=170376 bw_util=0.3877
n_activity=1787230 dram_eff=0.5877
bk0: 23432a 2482247i bk1: 23432a 2494350i bk2: 23228a 2490065i bk3: 23228a 2491466i bk4: 22344a 2502092i bk5: 22340a 2504340i bk6: 20860a 2516247i bk7: 20860a 2521292i bk8: 20820a 2513255i bk9: 20820a 2516077i bk10: 20772a 2516481i bk11: 20772a 2525635i bk12: 22780a 2492975i bk13: 22780a 2496982i bk14: 23180a 2485755i bk15: 23180a 2489159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10107
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151970 n_act=16307 n_pre=16291 n_req=131272 n_rd=354712 n_write=170376 bw_util=0.3876
n_activity=1785101 dram_eff=0.5883
bk0: 23432a 2483041i bk1: 23432a 2493258i bk2: 23228a 2490858i bk3: 23228a 2496261i bk4: 22280a 2501136i bk5: 22280a 2506795i bk6: 20860a 2512792i bk7: 20860a 2518953i bk8: 20820a 2513092i bk9: 20820a 2516485i bk10: 20772a 2513299i bk11: 20772a 2524997i bk12: 22408a 2494162i bk13: 22408a 2502982i bk14: 23556a 2479722i bk15: 23556a 2480166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10479
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151272 n_act=16410 n_pre=16394 n_req=131395 n_rd=354956 n_write=170624 bw_util=0.3879
n_activity=1783337 dram_eff=0.5894
bk0: 23428a 2482850i bk1: 23428a 2496054i bk2: 23232a 2488029i bk3: 23232a 2493549i bk4: 22272a 2501771i bk5: 22268a 2507665i bk6: 20864a 2513295i bk7: 20864a 2518855i bk8: 20572a 2512914i bk9: 20572a 2518052i bk10: 21148a 2509354i bk11: 21148a 2517145i bk12: 22408a 2495510i bk13: 22408a 2503191i bk14: 23556a 2480278i bk15: 23556a 2483850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08712
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2152032 n_act=16272 n_pre=16256 n_req=131274 n_rd=354720 n_write=170376 bw_util=0.3876
n_activity=1785327 dram_eff=0.5882
bk0: 23428a 2487210i bk1: 23428a 2494643i bk2: 23232a 2490383i bk3: 23232a 2498043i bk4: 22152a 2504603i bk5: 22152a 2507728i bk6: 20864a 2511981i bk7: 20864a 2516632i bk8: 20572a 2513865i bk9: 20572a 2520426i bk10: 21148a 2512591i bk11: 21148a 2518537i bk12: 22408a 2495080i bk13: 22408a 2503079i bk14: 23556a 2479415i bk15: 23556a 2479777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08281
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbaf44e4970 :  mf: uid=19923408, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8345943), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151990 n_act=16308 n_pre=16292 n_req=131267 n_rd=354690 n_write=170376 bw_util=0.3876
n_activity=1785099 dram_eff=0.5883
bk0: 23804a 2479172i bk1: 23804a 2488507i bk2: 23232a 2489039i bk3: 23230a 2495584i bk4: 22144a 2508522i bk5: 22140a 2511570i bk6: 20860a 2513287i bk7: 20860a 2519377i bk8: 20572a 2515567i bk9: 20572a 2519337i bk10: 21148a 2510789i bk11: 21148a 2514321i bk12: 22408a 2496475i bk13: 22408a 2501548i bk14: 23180a 2481563i bk15: 23180a 2489293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08655
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2709656 n_nop=2151416 n_act=16328 n_pre=16312 n_req=131400 n_rd=354976 n_write=170624 bw_util=0.3879
n_activity=1790149 dram_eff=0.5872
bk0: 23804a 2482025i bk1: 23804a 2491789i bk2: 23228a 2491612i bk3: 23228a 2494466i bk4: 22164a 2504517i bk5: 22164a 2509514i bk6: 20860a 2512670i bk7: 20860a 2519913i bk8: 20572a 2518356i bk9: 20572a 2522261i bk10: 20900a 2513034i bk11: 20900a 2520929i bk12: 22780a 2489700i bk13: 22780a 2496687i bk14: 23180a 2486576i bk15: 23180a 2487584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09486

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 44337, Miss_rate = 0.676, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 44336, Miss_rate = 0.677, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 44354, Miss_rate = 0.677, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 44353, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 44367, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 44367, Miss_rate = 0.677, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 44351, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 44350, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 44372, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[9]: Access = 65593, Miss = 44371, Miss_rate = 0.676, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 44354, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 44353, Miss_rate = 0.677, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 44339, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 44339, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 44370, Miss_rate = 0.676, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 44369, Miss_rate = 0.676, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 44340, Miss_rate = 0.676, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 44340, Miss_rate = 0.677, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 44337, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 44336, Miss_rate = 0.676, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 44372, Miss_rate = 0.676, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 44372, Miss_rate = 0.676, Pending_hits = 1492, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 975779
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19494
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 446679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 507041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56992
	minimum = 6
	maximum = 50
Network latency average = 8.44632
	minimum = 6
	maximum = 50
Slowest packet = 2792158
Flit latency average = 6.91933
	minimum = 6
	maximum = 46
Slowest flit = 7695774
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239662
	minimum = 0.0189652 (at node 0)
	maximum = 0.0284477 (at node 19)
Accepted packet rate average = 0.0239662
	minimum = 0.0189652 (at node 0)
	maximum = 0.0284477 (at node 19)
Injected flit rate average = 0.0660544
	minimum = 0.0437023 (at node 0)
	maximum = 0.0875593 (at node 42)
Accepted flit rate average= 0.0660544
	minimum = 0.0608122 (at node 0)
	maximum = 0.0912183 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.95334 (31 samples)
	minimum = 6 (31 samples)
	maximum = 96.1935 (31 samples)
Network latency average = 8.70207 (31 samples)
	minimum = 6 (31 samples)
	maximum = 91.2903 (31 samples)
Flit latency average = 7.2862 (31 samples)
	minimum = 6 (31 samples)
	maximum = 87.4839 (31 samples)
Fragmentation average = 0.0290249 (31 samples)
	minimum = 0 (31 samples)
	maximum = 43.7742 (31 samples)
Injected packet rate average = 0.0228625 (31 samples)
	minimum = 0.0180919 (31 samples)
	maximum = 0.0271373 (31 samples)
Accepted packet rate average = 0.0228625 (31 samples)
	minimum = 0.0180919 (31 samples)
	maximum = 0.0271373 (31 samples)
Injected flit rate average = 0.0630127 (31 samples)
	minimum = 0.0416886 (31 samples)
	maximum = 0.0835352 (31 samples)
Accepted flit rate average = 0.0630127 (31 samples)
	minimum = 0.0580138 (31 samples)
	maximum = 0.0870182 (31 samples)
Injected packet size average = 2.75616 (31 samples)
Accepted packet size average = 2.75616 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 1 sec (3901 sec)
gpgpu_simulation_rate = 229252 (inst/sec)
gpgpu_simulation_rate = 2139 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39082
gpu_sim_insn = 28848876
gpu_ipc =     738.1627
gpu_tot_sim_cycle = 8607176
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     107.2552
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 16648
partiton_reqs_in_parallel = 859804
partiton_reqs_in_parallel_total    = 32020888
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8201
partiton_reqs_in_parallel_util = 859804
partiton_reqs_in_parallel_util_total    = 32020888
gpu_sim_cycle_parition_util = 39082
gpu_tot_sim_cycle_parition_util    = 1458160
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9608
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.7843 GB/Sec
L2_BW_total  =      16.3931 GB/Sec
gpu_total_sim_rate=229986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18532114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154472, 148458, 148704, 154103, 154500, 148489, 148727, 154139, 43527, 41749, 41918, 28909, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 168501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:962315	W0_Idle:3397346	W0_Scoreboard:47263208	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 609 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 8607175 
mrq_lat_table:665949 	103665 	72231 	159654 	195215 	151513 	87731 	40494 	10981 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	945805 	526115 	1505 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	1327355 	59752 	312 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	844192 	157660 	2464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2329 	197 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.100538  7.970848  8.500000  8.581418  7.500000  7.486726  8.098327  8.149474  8.072227  7.927073  7.643756  7.477273  8.864285  8.774748  7.637131  7.702127 
dram[1]:  8.642720  8.642720  7.663462  7.493162  7.105090  6.868254  8.839041  8.622495  8.729373  8.634385  7.406367  7.310536  8.188501  7.919781  8.212341  7.720990 
dram[2]:  8.408759  8.287769  8.644970  8.679208  7.235786  7.272269  8.582040  8.323656  8.451544  7.928072  7.965760  7.547710  8.714143  8.679320  7.226829  7.077229 
dram[3]:  8.525439  8.549165  7.883093  7.730159  6.990307  6.878378  9.215476  8.432462  7.991944  7.818719  7.417138  7.459280  8.345821  8.096925  7.838624  7.191748 
dram[4]:  8.613084  8.302703  8.461390  8.207865  7.273973  7.067388  8.512876  8.386892  8.292581  8.073245  8.608743  7.996954  8.442177  8.156808  7.491154  7.188359 
dram[5]:  8.300828  8.013322  7.956328  7.844464  7.308950  7.148148  9.226745  9.120689  7.578796  7.787046  7.893787  7.545977  8.609514  8.442177  7.765939  7.235150 
dram[6]:  8.488241  8.099641  8.534417  8.501904  7.045719  7.063334  8.495717  8.064024  8.578379  8.361433  8.088296  8.071721  7.976526  7.632524  7.471217  7.204599 
dram[7]:  8.416045  8.239269  7.804196  7.527824  7.760073  7.367826  8.916854  8.916854  7.168962  6.964318  7.928291  7.851167  8.659531  8.904613  7.596154  7.176146 
dram[8]:  8.471361  8.135257  8.343925  8.438563  6.838212  6.974295  8.570194  8.389007  8.192025  7.862034  8.054891  8.071000  8.369458  8.191899  7.712224  7.131083 
dram[9]:  7.930293  8.020018  8.000000  8.175824  7.963068  7.713761  8.513948  8.681620  7.400948  7.015274  8.038845  7.820736  8.895288  8.520561  7.416180  7.360927 
dram[10]:  8.860577  8.438644  8.086051  8.100726  6.908046  6.851791  8.758278  8.606291  7.926904  7.617561  7.741715  7.696705  8.234123  7.962420  7.862069  7.685393 
average row locality = 1491123/187617 = 7.947697
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6048      6047      6015      6015      5756      5756      5278      5278      5375      5375      5368      5368      5871      5871      6058      6058 
dram[1]:      6047      6047      5919      5919      5854      5854      5279      5279      5375      5375      5382      5382      5872      5872      6058      6057 
dram[2]:      6144      6144      5918      5918      5854      5854      5277      5277      5376      5376      5382      5382      5872      5872      5977      5977 
dram[3]:      6144      6144      5918      5918      5854      5853      5277      5277      5376      5376      5365      5365      5872      5872      5977      5977 
dram[4]:      6144      6144      5918      5918      5776      5775      5374      5374      5376      5376      5365      5365      5871      5871      5980      5980 
dram[5]:      6047      6047      5999      5999      5773      5772      5375      5375      5375      5375      5366      5366      5871      5871      5980      5980 
dram[6]:      6047      6047      5999      5999      5756      5756      5375      5375      5375      5375      5366      5366      5775      5775      6077      6077 
dram[7]:      6046      6046      6000      6000      5754      5753      5376      5376      5311      5311      5463      5463      5775      5775      6077      6077 
dram[8]:      6046      6046      6000      6000      5723      5723      5376      5376      5311      5311      5463      5463      5775      5775      6077      6077 
dram[9]:      6143      6143      6000      6000      5721      5720      5375      5375      5312      5312      5463      5463      5775      5775      5980      5980 
dram[10]:      6143      6143      5999      5999      5726      5726      5375      5375      5312      5312      5399      5399      5871      5871      5980      5980 
total reads: 1007283
bank skew: 6144/5277 = 1.16
chip skew: 91610/91537 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:        603       568       633       556       625       508       559       527       615       550       816       637       745       616       608       579
dram[1]:        601       567       631       551       625       509       558       529       615       548       808       635       745       617       607       579
dram[2]:        607       573       629       551       624       508       562       529       615       549       807       636       738       616       604       574
dram[3]:        606       573       635       554       624       508       559       531       616       549       812       642       740       617       602       574
dram[4]:        605       572       632       554       621       508       560       528       616       549       812       643       739       616       604       573
dram[5]:        604       568       633       553       621       510       560       527       616       550       815       643       739       616       602       574
dram[6]:        602       568       632       551       620       507       560       529       616       549       814       644       735       619       606       577
dram[7]:        603       569       632       551       619       508       565       529       611       543       811       639       734       620       606       577
dram[8]:        600       569       642       555       622       506       566       530       609       543       811       640       732       616       605       577
dram[9]:        605       573       642       555       620       507       563       529       610       542       810       639       730       618       603       572
dram[10]:        605       572       639       556       622       506       564       529       609       542       830       642       734       615       602       573
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2206396 n_act=16912 n_pre=16896 n_req=135505 n_rd=366148 n_write=175872 bw_util=0.3896
n_activity=1845430 dram_eff=0.5874
bk0: 24192a 2550453i bk1: 24188a 2562701i bk2: 24060a 2555907i bk3: 24060a 2561898i bk4: 23024a 2571136i bk5: 23024a 2577374i bk6: 21112a 2585029i bk7: 21112a 2591976i bk8: 21500a 2581800i bk9: 21500a 2581158i bk10: 21472a 2579940i bk11: 21472a 2588753i bk12: 23484a 2560401i bk13: 23484a 2567029i bk14: 24232a 2541635i bk15: 24232a 2548668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11549
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2205956 n_act=17064 n_pre=17048 n_req=135539 n_rd=366284 n_write=175872 bw_util=0.3897
n_activity=1847338 dram_eff=0.587
bk0: 24188a 2552845i bk1: 24188a 2563571i bk2: 23676a 2557219i bk3: 23676a 2564310i bk4: 23416a 2563384i bk5: 23416a 2566265i bk6: 21116a 2584606i bk7: 21116a 2590689i bk8: 21500a 2580706i bk9: 21500a 2588080i bk10: 21528a 2583957i bk11: 21528a 2589858i bk12: 23488a 2559977i bk13: 23488a 2563983i bk14: 24232a 2546520i bk15: 24228a 2548267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2206010 n_act=16915 n_pre=16899 n_req=135600 n_rd=366400 n_write=176000 bw_util=0.3899
n_activity=1846576 dram_eff=0.5875
bk0: 24576a 2544072i bk1: 24576a 2556684i bk2: 23672a 2556370i bk3: 23672a 2568314i bk4: 23416a 2565737i bk5: 23416a 2570221i bk6: 21108a 2585703i bk7: 21108a 2590581i bk8: 21504a 2581304i bk9: 21504a 2582861i bk10: 21528a 2579678i bk11: 21528a 2590035i bk12: 23488a 2558843i bk13: 23488a 2567443i bk14: 23908a 2545459i bk15: 23908a 2548508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2205570 n_act=17269 n_pre=17253 n_req=135533 n_rd=366260 n_write=175872 bw_util=0.3897
n_activity=1845827 dram_eff=0.5874
bk0: 24576a 2544104i bk1: 24576a 2555258i bk2: 23672a 2557594i bk3: 23672a 2563267i bk4: 23416a 2562151i bk5: 23412a 2568533i bk6: 21108a 2583773i bk7: 21108a 2585487i bk8: 21504a 2576842i bk9: 21504a 2582852i bk10: 21460a 2583616i bk11: 21460a 2588493i bk12: 23488a 2556290i bk13: 23488a 2560776i bk14: 23908a 2547518i bk15: 23908a 2551942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbaf4a39390 :  mf: uid=20566052, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8607175), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2206032 n_act=16890 n_pre=16874 n_req=135607 n_rd=366428 n_write=176000 bw_util=0.3899
n_activity=1845184 dram_eff=0.5879
bk0: 24576a 2547186i bk1: 24576a 2556266i bk2: 23672a 2558358i bk3: 23672a 2564298i bk4: 23104a 2567648i bk5: 23100a 2573570i bk6: 21496a 2579570i bk7: 21496a 2586728i bk8: 21504a 2579180i bk9: 21504a 2582316i bk10: 21460a 2581830i bk11: 21460a 2591579i bk12: 23484a 2556321i bk13: 23484a 2565403i bk14: 23920a 2546079i bk15: 23920a 2552321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2205938 n_act=17073 n_pre=17057 n_req=135539 n_rd=366284 n_write=175872 bw_util=0.3897
n_activity=1846437 dram_eff=0.5872
bk0: 24188a 2547217i bk1: 24188a 2559524i bk2: 23996a 2555307i bk3: 23996a 2557268i bk4: 23092a 2567405i bk5: 23088a 2569989i bk6: 21500a 2582238i bk7: 21500a 2588039i bk8: 21500a 2579540i bk9: 21500a 2582480i bk10: 21464a 2582808i bk11: 21464a 2592400i bk12: 23484a 2559042i bk13: 23484a 2563194i bk14: 23920a 2550864i bk15: 23920a 2554421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2206062 n_act=17073 n_pre=17057 n_req=135508 n_rd=366160 n_write=175872 bw_util=0.3896
n_activity=1843542 dram_eff=0.588
bk0: 24188a 2548127i bk1: 24188a 2558740i bk2: 23996a 2555978i bk3: 23996a 2561567i bk4: 23024a 2566110i bk5: 23024a 2572278i bk6: 21500a 2579179i bk7: 21500a 2585188i bk8: 21500a 2579166i bk9: 21500a 2582888i bk10: 21464a 2579552i bk11: 21464a 2591570i bk12: 23100a 2560195i bk13: 23100a 2569001i bk14: 24308a 2545131i bk15: 24308a 2545251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11703
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2205356 n_act=17172 n_pre=17156 n_req=135635 n_rd=366412 n_write=176128 bw_util=0.39
n_activity=1841896 dram_eff=0.5891
bk0: 24184a 2548093i bk1: 24184a 2561060i bk2: 24000a 2552833i bk3: 24000a 2558548i bk4: 23016a 2567110i bk5: 23012a 2573310i bk6: 21504a 2579628i bk7: 21504a 2585385i bk8: 21244a 2578907i bk9: 21244a 2584557i bk10: 21852a 2575677i bk11: 21852a 2583670i bk12: 23100a 2561489i bk13: 23100a 2569600i bk14: 24308a 2545355i bk15: 24308a 2549011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09649
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbaf4ccbf60 :  mf: uid=20566051, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8607171), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2206076 n_act=17062 n_pre=17046 n_req=135510 n_rd=366168 n_write=175872 bw_util=0.3896
n_activity=1843945 dram_eff=0.5879
bk0: 24184a 2552488i bk1: 24184a 2559976i bk2: 24000a 2555734i bk3: 24000a 2563337i bk4: 22892a 2569918i bk5: 22892a 2573630i bk6: 21504a 2578353i bk7: 21504a 2582879i bk8: 21244a 2580038i bk9: 21244a 2587077i bk10: 21852a 2578799i bk11: 21852a 2584511i bk12: 23100a 2561079i bk13: 23100a 2569512i bk14: 24308a 2544563i bk15: 24308a 2544949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09324
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2206072 n_act=17074 n_pre=17058 n_req=135505 n_rd=366148 n_write=175872 bw_util=0.3896
n_activity=1843732 dram_eff=0.588
bk0: 24572a 2543923i bk1: 24572a 2553310i bk2: 24000a 2554070i bk3: 24000a 2560642i bk4: 22884a 2573562i bk5: 22880a 2577257i bk6: 21500a 2579326i bk7: 21500a 2586209i bk8: 21248a 2581960i bk9: 21248a 2585934i bk10: 21852a 2577156i bk11: 21852a 2580671i bk12: 23100a 2562617i bk13: 23100a 2567758i bk14: 23920a 2546678i bk15: 23920a 2554517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09623
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbaf4bf18d0 :  mf: uid=20566050, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8607175), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2782224 n_nop=2205446 n_act=17114 n_pre=17098 n_req=135642 n_rd=366438 n_write=176128 bw_util=0.39
n_activity=1849163 dram_eff=0.5868
bk0: 24572a 2546947i bk1: 24572a 2557192i bk2: 23996a 2556643i bk3: 23996a 2559728i bk4: 22904a 2569865i bk5: 22902a 2575146i bk6: 21500a 2579072i bk7: 21500a 2586506i bk8: 21248a 2584555i bk9: 21248a 2588742i bk10: 21596a 2579238i bk11: 21596a 2587263i bk12: 23484a 2555592i bk13: 23484a 2562940i bk14: 23920a 2551741i bk15: 23920a 2553304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10571

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45769, Miss_rate = 0.676, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45768, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45786, Miss_rate = 0.677, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45785, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45800, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45800, Miss_rate = 0.677, Pending_hits = 1515, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45783, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45782, Miss_rate = 0.677, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45804, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[9]: Access = 67708, Miss = 45803, Miss_rate = 0.676, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45786, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45785, Miss_rate = 0.677, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45770, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45770, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45802, Miss_rate = 0.676, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45801, Miss_rate = 0.676, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45771, Miss_rate = 0.676, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45771, Miss_rate = 0.677, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45769, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45768, Miss_rate = 0.676, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45805, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45805, Miss_rate = 0.676, Pending_hits = 1501, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1007283
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19624
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 461549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51905
	minimum = 6
	maximum = 49
Network latency average = 8.39692
	minimum = 6
	maximum = 46
Slowest packet = 2936960
Flit latency average = 6.85642
	minimum = 6
	maximum = 42
Slowest flit = 8094905
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237988
	minimum = 0.0188327 (at node 5)
	maximum = 0.028249 (at node 0)
Accepted packet rate average = 0.0237988
	minimum = 0.0188327 (at node 5)
	maximum = 0.028249 (at node 0)
Injected flit rate average = 0.065593
	minimum = 0.043397 (at node 5)
	maximum = 0.0869476 (at node 42)
Accepted flit rate average= 0.065593
	minimum = 0.0603874 (at node 5)
	maximum = 0.0905811 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93977 (32 samples)
	minimum = 6 (32 samples)
	maximum = 94.7188 (32 samples)
Network latency average = 8.69253 (32 samples)
	minimum = 6 (32 samples)
	maximum = 89.875 (32 samples)
Flit latency average = 7.27277 (32 samples)
	minimum = 6 (32 samples)
	maximum = 86.0625 (32 samples)
Fragmentation average = 0.0281179 (32 samples)
	minimum = 0 (32 samples)
	maximum = 42.4062 (32 samples)
Injected packet rate average = 0.0228918 (32 samples)
	minimum = 0.018115 (32 samples)
	maximum = 0.027172 (32 samples)
Accepted packet rate average = 0.0228918 (32 samples)
	minimum = 0.018115 (32 samples)
	maximum = 0.027172 (32 samples)
Injected flit rate average = 0.0630933 (32 samples)
	minimum = 0.041742 (32 samples)
	maximum = 0.0836419 (32 samples)
Accepted flit rate average = 0.0630933 (32 samples)
	minimum = 0.058088 (32 samples)
	maximum = 0.0871295 (32 samples)
Injected packet size average = 2.75616 (32 samples)
Accepted packet size average = 2.75616 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 54 sec (4014 sec)
gpgpu_simulation_rate = 229986 (inst/sec)
gpgpu_simulation_rate = 2144 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38794
gpu_sim_insn = 28848876
gpu_ipc =     743.6427
gpu_tot_sim_cycle = 8868120
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     107.3523
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 17096
partiton_reqs_in_parallel = 853468
partiton_reqs_in_parallel_total    = 32880692
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8040
partiton_reqs_in_parallel_util = 853468
partiton_reqs_in_parallel_util_total    = 32880692
gpu_sim_cycle_parition_util = 38794
gpu_tot_sim_cycle_parition_util    = 1497242
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9618
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.6216 GB/Sec
L2_BW_total  =      16.4078 GB/Sec
gpu_total_sim_rate=230958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19111342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159299, 153104, 153351, 158919, 159327, 153134, 153374, 158952, 43527, 41749, 41918, 28909, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 168525
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1018
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:993018	W0_Idle:3412534	W0_Scoreboard:48387887	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 597 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 8868119 
mrq_lat_table:686817 	107658 	74714 	163985 	200859 	156393 	90850 	41717 	11064 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	978224 	540172 	1533 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	1371718 	61884 	321 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	870464 	162702 	2534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2404 	199 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.264653  8.133741  8.643258  8.724953  7.647059  7.633655  8.264736  8.316338  8.230382  8.083992  7.787560  7.619850  9.047379  8.957086  7.775187  7.840470 
dram[1]:  8.811553  8.811553  7.800518  7.629223  7.249796  7.010228  9.011274  8.793180  8.873102  8.777897  7.549074  7.452468  8.349768  8.079208  8.337500  7.846219 
dram[2]:  8.577618  8.455516  8.785993  8.820312  7.381938  7.418818  8.752464  8.492030  8.612632  8.084980  8.112438  7.691509  8.895937  8.860809  7.360353  7.209906 
dram[3]:  8.695333  8.719266  8.021315  7.867596  7.133707  7.020489  9.390129  8.601723  8.133201  7.959144  7.560522  7.602996  8.524217  8.272811  7.988676  7.325080 
dram[4]:  8.783733  8.470589  8.601905  8.347505  7.419847  7.211047  8.685048  8.557994  8.435052  8.214859  8.759439  8.144433  8.621518  8.333333  7.638635  7.321628 
dram[5]:  8.466788  8.176625  8.095951  7.983507  7.455243  7.292744  9.404133  9.297389  7.717925  7.927326  8.040594  7.690341  8.790401  8.604985  7.901809  7.368675 
dram[6]:  8.655814  8.263765  8.692817  8.660075  7.189456  7.207267  8.667725  8.232161  8.721748  8.504158  8.236308  8.219636  8.149489  7.787932  7.620325  7.351373 
dram[7]:  8.583026  8.404697  7.943005  7.665000  7.911151  7.515073  9.092120  9.092120  7.303993  7.085387  8.077670  8.000000  8.838872  9.067149  7.733499  7.311233 
dram[8]:  8.638811  8.299732  8.500924  8.580224  6.979049  7.116680  8.742796  8.560083  8.332298  7.985119  8.205129  8.221344  8.529640  8.351094  7.863255  7.277174 
dram[9]:  8.094548  8.185185  8.139823  8.316456  8.115276  7.863760  8.686109  8.855135  7.536517  7.135638  8.188976  7.969348  9.076526  8.681503  7.538208  7.495098 
dram[10]:  9.033270  8.607790  8.241039  8.241039  7.049634  6.992736  8.932388  8.779207  8.065130  7.754335  7.888247  7.842912  8.395697  8.122172  7.998256  7.820972 
average row locality = 1537747/189843 = 8.100099
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6237      6236      6199      6199      5929      5929      5451      5451      5541      5541      5530      5530      6063      6063      6250      6250 
dram[1]:      6236      6236      6100      6100      6030      6030      5452      5452      5541      5541      5545      5545      6064      6064      6250      6249 
dram[2]:      6336      6336      6099      6099      6030      6030      5450      5450      5542      5542      5545      5545      6064      6064      6166      6166 
dram[3]:      6336      6336      6099      6099      6030      6029      5450      5450      5542      5542      5528      5528      6064      6064      6166      6166 
dram[4]:      6336      6336      6099      6099      5950      5949      5550      5550      5542      5542      5528      5528      6063      6063      6169      6169 
dram[5]:      6236      6236      6182      6182      5947      5946      5551      5551      5541      5541      5529      5529      6063      6063      6169      6169 
dram[6]:      6236      6236      6182      6182      5930      5930      5551      5551      5541      5541      5529      5529      5964      5964      6269      6269 
dram[7]:      6235      6235      6183      6183      5928      5927      5552      5552      5475      5475      5629      5629      5964      5964      6269      6269 
dram[8]:      6235      6235      6183      6183      5896      5896      5552      5552      5475      5475      5629      5629      5964      5964      6269      6269 
dram[9]:      6335      6335      6183      6183      5894      5893      5551      5551      5475      5475      5629      5629      5964      5964      6169      6169 
dram[10]:      6335      6335      6182      6182      5899      5899      5551      5551      5475      5475      5563      5563      6063      6063      6169      6169 
total reads: 1038787
bank skew: 6336/5450 = 1.16
chip skew: 94474/94399 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:        591       557       621       546       614       500       549       517       603       540       798       624       728       604       596       567
dram[1]:        590       557       619       541       614       501       548       519       604       538       790       622       728       604       595       567
dram[2]:        595       562       618       542       613       500       551       520       603       539       790       623       721       603       592       563
dram[3]:        595       562       623       544       613       500       548       521       605       539       794       629       723       604       590       563
dram[4]:        594       561       621       545       609       500       549       518       604       539       794       630       722       604       592       562
dram[5]:        593       558       621       543       610       502       549       518       604       540       797       630       722       603       590       563
dram[6]:        591       558       620       542       609       499       549       519       604       539       796       631       718       606       594       566
dram[7]:        591       558       620       541       608       500       555       520       600       533       793       626       717       607       594       565
dram[8]:        588       558       630       545       611       498       555       520       598       533       793       627       716       603       594       566
dram[9]:        593       562       630       545       609       499       552       520       599       532       793       627       714       605       591       561
dram[10]:        593       561       626       546       611       497       553       520       597       532       811       629       718       602       590       563
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2261089 n_act=17110 n_pre=17094 n_req=139741 n_rd=377596 n_write=181368 bw_util=0.3917
n_activity=1901081 dram_eff=0.588
bk0: 24948a 2615657i bk1: 24944a 2628422i bk2: 24796a 2621662i bk3: 24796a 2627709i bk4: 23716a 2637493i bk5: 23716a 2643450i bk6: 21804a 2651442i bk7: 21804a 2658446i bk8: 22164a 2647919i bk9: 22164a 2647511i bk10: 22120a 2646585i bk11: 22120a 2655480i bk12: 24252a 2626037i bk13: 24252a 2632611i bk14: 25000a 2606617i bk15: 25000a 2614004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11765
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260617 n_act=17274 n_pre=17258 n_req=139777 n_rd=377740 n_write=181368 bw_util=0.3918
n_activity=1903433 dram_eff=0.5875
bk0: 24944a 2618215i bk1: 24944a 2629345i bk2: 24400a 2623138i bk3: 24400a 2630205i bk4: 24120a 2629479i bk5: 24120a 2632537i bk6: 21808a 2650716i bk7: 21808a 2657134i bk8: 22164a 2647060i bk9: 22164a 2654273i bk10: 22180a 2650646i bk11: 22180a 2656356i bk12: 24256a 2625400i bk13: 24256a 2629480i bk14: 25000a 2611834i bk15: 24996a 2613276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10625
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260695 n_act=17113 n_pre=17097 n_req=139838 n_rd=377856 n_write=181496 bw_util=0.3919
n_activity=1901900 dram_eff=0.5882
bk0: 25344a 2609075i bk1: 25344a 2622373i bk2: 24396a 2621905i bk3: 24396a 2634177i bk4: 24120a 2632114i bk5: 24120a 2636253i bk6: 21800a 2651648i bk7: 21800a 2656608i bk8: 22168a 2647704i bk9: 22168a 2649304i bk10: 22180a 2646064i bk11: 22180a 2656771i bk12: 24256a 2624264i bk13: 24256a 2633202i bk14: 24664a 2610455i bk15: 24664a 2613878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260251 n_act=17469 n_pre=17453 n_req=139771 n_rd=377716 n_write=181368 bw_util=0.3918
n_activity=1901123 dram_eff=0.5882
bk0: 25344a 2609328i bk1: 25344a 2620700i bk2: 24396a 2623195i bk3: 24396a 2629437i bk4: 24120a 2628268i bk5: 24116a 2634938i bk6: 21800a 2649993i bk7: 21800a 2651793i bk8: 22168a 2642443i bk9: 22168a 2649239i bk10: 22112a 2650123i bk11: 22112a 2654782i bk12: 24256a 2621556i bk13: 24256a 2626076i bk14: 24664a 2612701i bk15: 24664a 2617362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11278
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260697 n_act=17090 n_pre=17074 n_req=139849 n_rd=377892 n_write=181504 bw_util=0.392
n_activity=1900732 dram_eff=0.5886
bk0: 25344a 2612154i bk1: 25344a 2621699i bk2: 24396a 2623912i bk3: 24396a 2629995i bk4: 23800a 2634273i bk5: 23796a 2639935i bk6: 22200a 2645660i bk7: 22200a 2653086i bk8: 22168a 2645335i bk9: 22168a 2648818i bk10: 22112a 2648124i bk11: 22112a 2658419i bk12: 24252a 2621287i bk13: 24252a 2631173i bk14: 24676a 2611371i bk15: 24676a 2617731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10457
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260611 n_act=17277 n_pre=17261 n_req=139777 n_rd=377740 n_write=181368 bw_util=0.3918
n_activity=1902212 dram_eff=0.5879
bk0: 24944a 2612418i bk1: 24944a 2625055i bk2: 24728a 2621108i bk3: 24728a 2623091i bk4: 23788a 2633875i bk5: 23784a 2636358i bk6: 22204a 2648171i bk7: 22204a 2654764i bk8: 22164a 2646150i bk9: 22164a 2648838i bk10: 22116a 2649612i bk11: 22116a 2659197i bk12: 24252a 2624295i bk13: 24252a 2628530i bk14: 24676a 2616373i bk15: 24676a 2619822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10734
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260751 n_act=17269 n_pre=17253 n_req=139746 n_rd=377616 n_write=181368 bw_util=0.3917
n_activity=1899216 dram_eff=0.5886
bk0: 24944a 2613489i bk1: 24944a 2624585i bk2: 24728a 2621924i bk3: 24728a 2627256i bk4: 23720a 2632504i bk5: 23720a 2638415i bk6: 22204a 2645033i bk7: 22204a 2651724i bk8: 22164a 2645284i bk9: 22164a 2649314i bk10: 22116a 2645635i bk11: 22116a 2658422i bk12: 23856a 2625658i bk13: 23856a 2634596i bk14: 25076a 2610224i bk15: 25076a 2610837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11977
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260009 n_act=17378 n_pre=17362 n_req=139877 n_rd=377876 n_write=181632 bw_util=0.3921
n_activity=1897455 dram_eff=0.5897
bk0: 24940a 2613688i bk1: 24940a 2626683i bk2: 24732a 2618730i bk3: 24732a 2624318i bk4: 23712a 2633111i bk5: 23708a 2639651i bk6: 22208a 2645593i bk7: 22208a 2651608i bk8: 21900a 2644972i bk9: 21900a 2651025i bk10: 22516a 2642238i bk11: 22516a 2649690i bk12: 23856a 2626899i bk13: 23856a 2634998i bk14: 25076a 2610608i bk15: 25076a 2614450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09619
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260753 n_act=17264 n_pre=17248 n_req=139748 n_rd=377624 n_write=181368 bw_util=0.3917
n_activity=1899671 dram_eff=0.5885
bk0: 24940a 2617866i bk1: 24940a 2625984i bk2: 24732a 2621789i bk3: 24732a 2629361i bk4: 23584a 2636362i bk5: 23584a 2639794i bk6: 22208a 2644250i bk7: 22208a 2649439i bk8: 21900a 2646617i bk9: 21900a 2653585i bk10: 22516a 2644612i bk11: 22516a 2650869i bk12: 23856a 2626217i bk13: 23856a 2635052i bk14: 25076a 2609876i bk15: 25076a 2609988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09505
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbaf5336c90 :  mf: uid=21208696, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8868119), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260747 n_act=17282 n_pre=17266 n_req=139741 n_rd=377594 n_write=181368 bw_util=0.3917
n_activity=1899742 dram_eff=0.5885
bk0: 25340a 2609408i bk1: 25340a 2619070i bk2: 24732a 2619807i bk3: 24730a 2626560i bk4: 23576a 2639951i bk5: 23572a 2643421i bk6: 22204a 2645499i bk7: 22204a 2652272i bk8: 21900a 2648319i bk9: 21900a 2652500i bk10: 22516a 2643438i bk11: 22516a 2647353i bk12: 23856a 2627941i bk13: 23856a 2632905i bk14: 24676a 2611364i bk15: 24676a 2619974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09799
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2854257 n_nop=2260109 n_act=17318 n_pre=17302 n_req=139882 n_rd=377896 n_write=181632 bw_util=0.3921
n_activity=1905078 dram_eff=0.5874
bk0: 25340a 2612249i bk1: 25340a 2622978i bk2: 24728a 2622779i bk3: 24728a 2625588i bk4: 23596a 2636351i bk5: 23596a 2641455i bk6: 22204a 2645177i bk7: 22204a 2652862i bk8: 21900a 2650699i bk9: 21900a 2655363i bk10: 22252a 2645456i bk11: 22252a 2653613i bk12: 24252a 2620425i bk13: 24252a 2628309i bk14: 24676a 2617258i bk15: 24676a 2618024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 47200, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 47199, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 47218, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 47217, Miss_rate = 0.677, Pending_hits = 1492, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 47232, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 47232, Miss_rate = 0.677, Pending_hits = 1519, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 47215, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 47214, Miss_rate = 0.677, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 47237, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[9]: Access = 69823, Miss = 47236, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 47218, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 47217, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 47202, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 47202, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 47235, Miss_rate = 0.676, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 47234, Miss_rate = 0.676, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 47203, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 47203, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 47200, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 47199, Miss_rate = 0.676, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 47237, Miss_rate = 0.676, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 47237, Miss_rate = 0.676, Pending_hits = 1505, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1038787
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19695
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 539809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57785
	minimum = 6
	maximum = 56
Network latency average = 8.4536
	minimum = 6
	maximum = 56
Slowest packet = 2978165
Flit latency average = 6.92884
	minimum = 6
	maximum = 52
Slowest flit = 8208413
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239755
	minimum = 0.0189725 (at node 0)
	maximum = 0.0284587 (at node 7)
Accepted packet rate average = 0.0239755
	minimum = 0.0189725 (at node 0)
	maximum = 0.0284587 (at node 7)
Injected flit rate average = 0.06608
	minimum = 0.0437192 (at node 0)
	maximum = 0.0875931 (at node 42)
Accepted flit rate average= 0.06608
	minimum = 0.0608357 (at node 0)
	maximum = 0.0912536 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9288 (33 samples)
	minimum = 6 (33 samples)
	maximum = 93.5455 (33 samples)
Network latency average = 8.68529 (33 samples)
	minimum = 6 (33 samples)
	maximum = 88.8485 (33 samples)
Flit latency average = 7.26234 (33 samples)
	minimum = 6 (33 samples)
	maximum = 85.0303 (33 samples)
Fragmentation average = 0.0272658 (33 samples)
	minimum = 0 (33 samples)
	maximum = 41.1212 (33 samples)
Injected packet rate average = 0.0229246 (33 samples)
	minimum = 0.018141 (33 samples)
	maximum = 0.027211 (33 samples)
Accepted packet rate average = 0.0229246 (33 samples)
	minimum = 0.018141 (33 samples)
	maximum = 0.027211 (33 samples)
Injected flit rate average = 0.0631838 (33 samples)
	minimum = 0.0418019 (33 samples)
	maximum = 0.0837616 (33 samples)
Accepted flit rate average = 0.0631838 (33 samples)
	minimum = 0.0581713 (33 samples)
	maximum = 0.0872545 (33 samples)
Injected packet size average = 2.75616 (33 samples)
Accepted packet size average = 2.75616 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 42 sec (4122 sec)
gpgpu_simulation_rate = 230958 (inst/sec)
gpgpu_simulation_rate = 2151 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39228
gpu_sim_insn = 28848876
gpu_ipc =     735.4154
gpu_tot_sim_cycle = 9129498
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     107.4387
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 17635
partiton_reqs_in_parallel = 863016
partiton_reqs_in_parallel_total    = 33734160
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7896
partiton_reqs_in_parallel_util = 863016
partiton_reqs_in_parallel_util_total    = 33734160
gpu_sim_cycle_parition_util = 39228
gpu_tot_sim_cycle_parition_util    = 1536036
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9628
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.3645 GB/Sec
L2_BW_total  =      16.4209 GB/Sec
gpu_total_sim_rate=231827

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19690570
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164126, 157742, 157998, 163739, 164154, 157775, 158021, 163771, 43527, 41749, 41918, 28909, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 168559
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1052
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1023069	W0_Idle:3427789	W0_Scoreboard:49530314	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 586 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 9129497 
mrq_lat_table:705870 	110050 	76740 	169568 	207995 	162093 	94096 	43169 	11100 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1006576 	558304 	1553 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	1416190 	63902 	333 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	897218 	167259 	2607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2480 	201 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.139219  7.962625  8.499107  8.575676  7.484596  7.484596  8.104433  8.120435  8.138031  7.999051  7.697248  7.497766  8.816619  8.716714  7.625694  7.698959 
dram[1]:  8.715454  8.699637  7.647783  7.500000  7.089437  6.877337  8.932682  8.669126  8.727743  8.620654  7.392261  7.353456  8.155477  7.890598  8.149153  7.618859 
dram[2]:  8.470589  8.340715  8.672254  8.624074  7.245863  7.257301  8.541018  8.249749  8.432000  7.954717  8.004762  7.592593  8.742424  8.709434  7.254224  7.080210 
dram[3]:  8.597015  8.650177  7.866554  7.735880  7.003047  6.886891  9.272830  8.453238  7.969754  7.821892  7.426797  7.493286  8.377496  8.169911  7.870833  7.187976 
dram[4]:  8.634921  8.298306  8.482696  8.213404  7.285714  7.090338  8.489426  8.354807  8.315582  8.092131  8.593430  8.001912  8.500000  8.169026  7.492466  7.152157 
dram[5]:  8.329279  8.069865  7.984007  7.851821  7.318735  7.144101  9.214208  9.036442  7.568223  7.777675  7.904627  7.561879  8.627103  8.437842  7.788953  7.250959 
dram[6]:  8.567471  8.110829  8.529676  8.499104  7.046948  7.085759  8.490433  8.083413  8.568089  8.380715  8.087923  8.072324  7.960318  7.624156  7.517913  7.219895 
dram[7]:  8.423550  8.256676  7.788177  7.516640  7.742046  7.313566  8.960680  8.941675  7.213044  6.970588  7.992544  7.933395  8.713321  8.841332  7.588837  7.203732 
dram[8]:  8.505768  8.158298  8.365079  8.424512  6.837797  7.009412  8.612870  8.474372  8.212872  7.825472  8.037488  8.128910  8.312155  8.132432  7.722400  7.097794 
dram[9]:  7.947240  8.005724  7.998313  8.149485  7.942222  7.708369  8.576806  8.718718  7.433692  7.030509  8.098206  7.875115  8.937624  8.484022  7.398591  7.358255 
dram[10]:  8.900909  8.411512  8.093003  8.038136  6.924864  6.882217  8.773153  8.647180  7.931166  7.611009  7.736022  7.736022  8.227273  7.944062  7.853699  7.600965 
average row locality = 1584371/199149 = 7.955707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6426      6425      6391      6391      6116      6116      5608      5608      5711      5711      5704      5704      6239      6239      6437      6437 
dram[1]:      6425      6425      6289      6289      6220      6220      5609      5609      5711      5711      5719      5719      6240      6240      6437      6436 
dram[2]:      6528      6528      6288      6288      6220      6220      5607      5607      5712      5712      5719      5719      6240      6240      6351      6351 
dram[3]:      6528      6528      6288      6288      6220      6219      5607      5607      5712      5712      5701      5701      6240      6240      6351      6351 
dram[4]:      6528      6528      6288      6288      6137      6136      5710      5710      5712      5712      5701      5701      6239      6239      6354      6354 
dram[5]:      6425      6425      6374      6374      6134      6133      5711      5711      5711      5711      5702      5702      6239      6239      6354      6354 
dram[6]:      6425      6425      6374      6374      6116      6116      5711      5711      5711      5711      5702      5702      6137      6137      6457      6457 
dram[7]:      6424      6424      6375      6375      6114      6113      5712      5712      5643      5643      5805      5805      6137      6137      6457      6457 
dram[8]:      6424      6424      6375      6375      6081      6081      5712      5712      5643      5643      5805      5805      6137      6137      6457      6457 
dram[9]:      6527      6527      6375      6375      6079      6078      5711      5711      5644      5644      5805      5805      6137      6137      6354      6354 
dram[10]:      6527      6527      6374      6374      6084      6084      5711      5711      5644      5644      5737      5737      6239      6239      6354      6354 
total reads: 1070291
bank skew: 6528/5607 = 1.16
chip skew: 97340/97263 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:        580       547       609       536       602       491       540       509       592       531       781       612       714       593       586       558
dram[1]:        579       547       607       531       601       492       538       511       592       529       773       610       715       593       584       558
dram[2]:        585       552       606       532       600       491       542       511       592       530       773       611       708       593       582       553
dram[3]:        584       552       611       534       601       491       539       512       593       529       777       617       710       593       579       553
dram[4]:        583       551       608       535       597       491       540       510       593       530       777       618       709       593       582       553
dram[5]:        582       548       609       533       598       493       540       509       593       531       780       618       709       593       580       553
dram[6]:        580       548       608       532       597       490       540       510       593       530       779       619       705       596       583       556
dram[7]:        581       548       608       532       595       491       545       511       589       524       776       614       704       596       584       556
dram[8]:        577       549       618       535       599       489       546       512       587       524       776       615       703       593       583       556
dram[9]:        582       552       618       536       597       490       543       511       588       523       776       615       701       594       581       551
dram[10]:        582       551       614       536       598       489       544       511       586       523       794       617       704       592       579       553
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2315280 n_act=17958 n_pre=17942 n_req=143979 n_rd=389052 n_write=186864 bw_util=0.3935
n_activity=1960217 dram_eff=0.5876
bk0: 25704a 2681332i bk1: 25700a 2694159i bk2: 25564a 2687277i bk3: 25564a 2693417i bk4: 24464a 2702825i bk5: 24464a 2708991i bk6: 22432a 2717748i bk7: 22432a 2725005i bk8: 22844a 2714212i bk9: 22844a 2714158i bk10: 22816a 2713085i bk11: 22816a 2722283i bk12: 24956a 2691944i bk13: 24956a 2698700i bk14: 25748a 2671883i bk15: 25748a 2679643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12501
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314784 n_act=18134 n_pre=18118 n_req=144015 n_rd=389196 n_write=186864 bw_util=0.3936
n_activity=1963025 dram_eff=0.5869
bk0: 25700a 2683341i bk1: 25700a 2695004i bk2: 25156a 2688477i bk3: 25156a 2695969i bk4: 24880a 2695000i bk5: 24880a 2698475i bk6: 22436a 2717333i bk7: 22436a 2723982i bk8: 22844a 2713559i bk9: 22844a 2720945i bk10: 22876a 2717375i bk11: 22876a 2722908i bk12: 24960a 2691243i bk13: 24960a 2695588i bk14: 25748a 2677352i bk15: 25744a 2678293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314894 n_act=17949 n_pre=17933 n_req=144080 n_rd=389320 n_write=187000 bw_util=0.3938
n_activity=1960931 dram_eff=0.5878
bk0: 26112a 2674313i bk1: 26112a 2688475i bk2: 25152a 2687704i bk3: 25152a 2700163i bk4: 24880a 2697045i bk5: 24880a 2701698i bk6: 22428a 2717968i bk7: 22428a 2723074i bk8: 22848a 2714149i bk9: 22848a 2715482i bk10: 22876a 2712216i bk11: 22876a 2723366i bk12: 24960a 2690413i bk13: 24960a 2699608i bk14: 25404a 2675858i bk15: 25404a 2679577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314490 n_act=18293 n_pre=18277 n_req=144009 n_rd=389172 n_write=186864 bw_util=0.3936
n_activity=1960275 dram_eff=0.5877
bk0: 26112a 2674578i bk1: 26112a 2686327i bk2: 25152a 2688281i bk3: 25152a 2695175i bk4: 24880a 2694121i bk5: 24876a 2700668i bk6: 22428a 2716536i bk7: 22428a 2718761i bk8: 22848a 2708579i bk9: 22848a 2715587i bk10: 22804a 2716612i bk11: 22804a 2721426i bk12: 24960a 2687512i bk13: 24960a 2692714i bk14: 25404a 2678386i bk15: 25404a 2683063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11797
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbafcc8c610 :  mf: uid=21851339, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9129495), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314896 n_act=17934 n_pre=17918 n_req=144087 n_rd=389348 n_write=187000 bw_util=0.3938
n_activity=1960338 dram_eff=0.588
bk0: 26112a 2677585i bk1: 26112a 2687365i bk2: 25152a 2689857i bk3: 25152a 2695589i bk4: 24548a 2699698i bk5: 24544a 2705631i bk6: 22840a 2711962i bk7: 22840a 2719623i bk8: 22848a 2711788i bk9: 22848a 2715284i bk10: 22804a 2714575i bk11: 22804a 2725039i bk12: 24956a 2687788i bk13: 24956a 2697321i bk14: 25416a 2677006i bk15: 25416a 2683155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11145
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314806 n_act=18123 n_pre=18107 n_req=144015 n_rd=389196 n_write=186864 bw_util=0.3936
n_activity=1962054 dram_eff=0.5872
bk0: 25700a 2677984i bk1: 25700a 2690442i bk2: 25496a 2686591i bk3: 25496a 2688846i bk4: 24536a 2699553i bk5: 24532a 2702042i bk6: 22844a 2714584i bk7: 22844a 2721124i bk8: 22844a 2712308i bk9: 22844a 2715498i bk10: 22808a 2716030i bk11: 22808a 2726070i bk12: 24956a 2690296i bk13: 24956a 2694877i bk14: 25416a 2681885i bk15: 25416a 2685519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11568
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314954 n_act=18115 n_pre=18099 n_req=143982 n_rd=389064 n_write=186864 bw_util=0.3935
n_activity=1958394 dram_eff=0.5882
bk0: 25700a 2679211i bk1: 25700a 2690588i bk2: 25496a 2687427i bk3: 25496a 2692535i bk4: 24464a 2697830i bk5: 24464a 2704511i bk6: 22844a 2711518i bk7: 22844a 2718740i bk8: 22844a 2711479i bk9: 22844a 2716075i bk10: 22808a 2711955i bk11: 22808a 2725075i bk12: 24548a 2691659i bk13: 24548a 2700360i bk14: 25828a 2675567i bk15: 25828a 2676165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12903
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314204 n_act=18220 n_pre=18204 n_req=144117 n_rd=389332 n_write=187136 bw_util=0.3939
n_activity=1956966 dram_eff=0.5891
bk0: 25696a 2679263i bk1: 25696a 2692224i bk2: 25500a 2683730i bk3: 25500a 2689648i bk4: 24456a 2698832i bk5: 24452a 2705333i bk6: 22848a 2711804i bk7: 22848a 2718141i bk8: 22572a 2711156i bk9: 22572a 2717681i bk10: 23220a 2708727i bk11: 23220a 2716575i bk12: 24548a 2693477i bk13: 24548a 2701696i bk14: 25828a 2675759i bk15: 25828a 2679843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1044
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbaf59bfe70 :  mf: uid=21851340, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (9129497), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314945 n_act=18116 n_pre=18100 n_req=143984 n_rd=389071 n_write=186864 bw_util=0.3935
n_activity=1958816 dram_eff=0.588
bk0: 25696a 2683419i bk1: 25696a 2691513i bk2: 25500a 2687413i bk3: 25500a 2694738i bk4: 24324a 2701751i bk5: 24323a 2705867i bk6: 22848a 2710748i bk7: 22848a 2716492i bk8: 22572a 2713002i bk9: 22572a 2719995i bk10: 23220a 2710899i bk11: 23220a 2717304i bk12: 24548a 2692083i bk13: 24548a 2701416i bk14: 25828a 2675313i bk15: 25828a 2675330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10137
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314960 n_act=18118 n_pre=18102 n_req=143979 n_rd=389052 n_write=186864 bw_util=0.3935
n_activity=1959030 dram_eff=0.588
bk0: 26108a 2674713i bk1: 26108a 2684360i bk2: 25500a 2685025i bk3: 25500a 2692105i bk4: 24316a 2705601i bk5: 24312a 2709241i bk6: 22844a 2711905i bk7: 22844a 2718683i bk8: 22576a 2714586i bk9: 22576a 2719275i bk10: 23220a 2710147i bk11: 23220a 2713970i bk12: 24548a 2694289i bk13: 24548a 2699080i bk14: 25416a 2676541i bk15: 25416a 2685571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10936
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbaf59ec180 :  mf: uid=21851338, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9129492), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2927096 n_nop=2314236 n_act=18190 n_pre=18174 n_req=144124 n_rd=389360 n_write=187136 bw_util=0.3939
n_activity=1964420 dram_eff=0.5869
bk0: 26108a 2677483i bk1: 26108a 2688292i bk2: 25496a 2687778i bk3: 25496a 2690796i bk4: 24336a 2702082i bk5: 24336a 2707603i bk6: 22844a 2711694i bk7: 22844a 2719748i bk8: 22576a 2716992i bk9: 22576a 2721643i bk10: 22948a 2712082i bk11: 22948a 2720278i bk12: 24956a 2686262i bk13: 24956a 2694573i bk14: 25416a 2682942i bk15: 25416a 2683368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48632, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48631, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[2]: Access = 71870, Miss = 48650, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48649, Miss_rate = 0.677, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48665, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48665, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48647, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48646, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48669, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[9]: Access = 71938, Miss = 48668, Miss_rate = 0.677, Pending_hits = 1534, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48650, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48649, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48633, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48633, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48667, Miss_rate = 0.676, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48666, Miss_rate = 0.676, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48634, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48634, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48632, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48631, Miss_rate = 0.676, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48670, Miss_rate = 0.676, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48670, Miss_rate = 0.676, Pending_hits = 1513, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1070291
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19844
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 491329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 556193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49775
	minimum = 6
	maximum = 44
Network latency average = 8.37056
	minimum = 6
	maximum = 40
Slowest packet = 3071043
Flit latency average = 6.81579
	minimum = 6
	maximum = 36
Slowest flit = 8622057
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237102
	minimum = 0.0187626 (at node 0)
	maximum = 0.0281439 (at node 15)
Accepted packet rate average = 0.0237102
	minimum = 0.0187626 (at node 0)
	maximum = 0.0281439 (at node 15)
Injected flit rate average = 0.0653489
	minimum = 0.0432355 (at node 0)
	maximum = 0.086624 (at node 42)
Accepted flit rate average= 0.0653489
	minimum = 0.0601626 (at node 0)
	maximum = 0.090244 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91613 (34 samples)
	minimum = 6 (34 samples)
	maximum = 92.0882 (34 samples)
Network latency average = 8.67603 (34 samples)
	minimum = 6 (34 samples)
	maximum = 87.4118 (34 samples)
Flit latency average = 7.24921 (34 samples)
	minimum = 6 (34 samples)
	maximum = 83.5882 (34 samples)
Fragmentation average = 0.0264639 (34 samples)
	minimum = 0 (34 samples)
	maximum = 39.9118 (34 samples)
Injected packet rate average = 0.0229477 (34 samples)
	minimum = 0.0181593 (34 samples)
	maximum = 0.0272385 (34 samples)
Accepted packet rate average = 0.0229477 (34 samples)
	minimum = 0.0181593 (34 samples)
	maximum = 0.0272385 (34 samples)
Injected flit rate average = 0.0632475 (34 samples)
	minimum = 0.0418441 (34 samples)
	maximum = 0.0838458 (34 samples)
Accepted flit rate average = 0.0632475 (34 samples)
	minimum = 0.0582299 (34 samples)
	maximum = 0.0873424 (34 samples)
Injected packet size average = 2.75616 (34 samples)
Accepted packet size average = 2.75616 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 31 sec (4231 sec)
gpgpu_simulation_rate = 231827 (inst/sec)
gpgpu_simulation_rate = 2157 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38863
gpu_sim_insn = 28848876
gpu_ipc =     742.3224
gpu_tot_sim_cycle = 9390511
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     107.5246
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 18134
partiton_reqs_in_parallel = 854986
partiton_reqs_in_parallel_total    = 34597176
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7753
partiton_reqs_in_parallel_util = 854986
partiton_reqs_in_parallel_util_total    = 34597176
gpu_sim_cycle_parition_util = 38863
gpu_tot_sim_cycle_parition_util    = 1575264
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9637
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.4198 GB/Sec
L2_BW_total  =      16.4338 GB/Sec
gpu_total_sim_rate=232705

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20269798
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168954, 162380, 162645, 168556, 168983, 162411, 162672, 168597, 48366, 46389, 46580, 30107, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 168586
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1079
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1053452	W0_Idle:3443134	W0_Scoreboard:50654674	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 576 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 9390510 
mrq_lat_table:727134 	114102 	79294 	174040 	213452 	166671 	97046 	44371 	11195 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1039374 	571976 	1587 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	51 	1460419 	66162 	347 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	923317 	172421 	2730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2556 	202 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.294118  8.115954  8.634039  8.710855  7.622937  7.622937  8.261209  8.277344  8.287488  8.147418  7.833031  7.632184  8.988668  8.887955  7.755677  7.829249 
dram[1]:  8.875000  8.859066  7.776786  7.616057  7.225535  7.011127  9.095493  8.830209  8.863126  8.755802  7.526545  7.487446  8.307156  8.040541  8.267112  7.736719 
dram[2]:  8.630137  8.499157  8.805147  8.756856  7.383594  7.395149  8.701232  8.407738  8.583581  8.102708  8.143126  7.728329  8.913857  8.880597  7.380121  7.205185 
dram[3]:  8.757602  8.811189  7.996661  7.865353  7.138217  7.020802  9.437639  8.612804  8.087605  7.939616  7.561896  7.628875  8.545781  8.336252  8.012356  7.313534 
dram[4]:  8.795812  8.456376  8.615108  8.344948  7.423200  7.225857  8.651395  8.515686  8.449854  8.225593  8.735294  8.140832  8.669399  8.335377  7.631372  7.288390 
dram[5]:  8.485812  8.224167  8.115641  7.982815  7.456592  7.280220  9.381209  9.202331  7.699202  7.895360  8.042951  7.697945  8.797597  8.591155  7.929910  7.376801 
dram[6]:  8.725906  8.265494  8.678825  8.632744  7.182312  7.221529  8.652390  8.241936  8.703110  8.498530  8.227316  8.211630  8.108885  7.770451  7.658706  7.358253 
dram[7]:  8.580870  8.412618  7.918831  7.645768  7.884157  7.451691  9.126050  9.106918  7.327897  7.084647  8.133640  8.074108  8.882633  9.011617  7.730171  7.341950 
dram[8]:  8.663740  8.313396  8.513089  8.557895  6.970410  7.143857  8.775758  8.636183  8.328780  7.941395  8.178869  8.270853  8.462728  8.282028  7.864715  7.235080 
dram[9]:  8.102090  8.161134  8.130000  8.281834  8.085387  7.849573  8.739436  8.882413  7.548187  7.143933  8.239963  8.015441  9.108610  8.651487  7.525136  7.484615 
dram[10]:  9.063848  8.570579  8.239020  8.183724  7.058372  7.015267  8.937243  8.810345  8.061378  7.739800  7.873980  7.873980  8.379401  8.094388  7.981952  7.728356 
average row locality = 1630995/201379 = 8.099132
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6615      6614      6575      6575      6289      6289      5781      5781      5877      5877      5866      5866      6431      6431      6629      6629 
dram[1]:      6614      6614      6470      6470      6396      6396      5782      5782      5877      5877      5882      5882      6432      6432      6629      6628 
dram[2]:      6720      6720      6469      6469      6396      6396      5780      5780      5878      5878      5882      5882      6432      6432      6540      6540 
dram[3]:      6720      6720      6469      6469      6396      6395      5780      5780      5878      5878      5864      5864      6432      6432      6540      6540 
dram[4]:      6720      6720      6469      6469      6311      6310      5886      5886      5878      5878      5864      5864      6431      6431      6543      6543 
dram[5]:      6614      6614      6557      6557      6308      6307      5887      5887      5877      5877      5865      5865      6431      6431      6543      6543 
dram[6]:      6614      6614      6557      6557      6290      6290      5887      5887      5877      5877      5865      5865      6326      6326      6649      6649 
dram[7]:      6613      6613      6558      6558      6288      6287      5888      5888      5807      5807      5971      5971      6326      6326      6649      6649 
dram[8]:      6613      6613      6558      6558      6254      6254      5888      5888      5807      5807      5971      5971      6326      6326      6649      6649 
dram[9]:      6719      6719      6558      6558      6252      6251      5887      5887      5807      5807      5971      5971      6326      6326      6543      6543 
dram[10]:      6719      6719      6557      6557      6257      6257      5887      5887      5807      5807      5901      5901      6431      6431      6543      6543 
total reads: 1101795
bank skew: 6720/5780 = 1.16
chip skew: 100204/100125 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:        570       538       598       528       591       484       530       500       582       522       765       601       699       582       575       548
dram[1]:        569       538       597       523       591       484       529       502       582       520       758       599       700       582       574       548
dram[2]:        574       543       595       523       590       484       532       502       581       521       757       600       693       581       571       543
dram[3]:        574       542       600       526       590       484       530       504       583       521       761       605       695       582       569       543
dram[4]:        573       542       598       526       587       484       531       501       583       521       761       606       694       582       571       543
dram[5]:        572       538       598       525       588       486       531       501       582       522       764       606       694       582       569       544
dram[6]:        570       539       598       524       587       483       531       502       582       521       763       607       690       584       573       546
dram[7]:        570       539       597       523       586       484       536       503       578       515       761       603       689       585       573       546
dram[8]:        567       539       607       527       589       482       536       503       576       515       760       603       688       582       572       546
dram[9]:        572       542       607       527       587       483       533       503       577       514       760       603       686       583       570       541
dram[10]:        572       542       603       527       588       481       534       503       576       515       777       605       690       580       569       543
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2370102 n_act=18156 n_pre=18140 n_req=148215 n_rd=400500 n_write=192360 bw_util=0.3953
n_activity=2016133 dram_eff=0.5881
bk0: 26460a 2746519i bk1: 26456a 2760295i bk2: 26300a 2753008i bk3: 26300a 2759423i bk4: 25156a 2769499i bk5: 25156a 2775437i bk6: 23124a 2783965i bk7: 23124a 2792035i bk8: 23508a 2780787i bk9: 23508a 2780636i bk10: 23464a 2779442i bk11: 23464a 2789252i bk12: 25724a 2757588i bk13: 25724a 2764668i bk14: 26516a 2736840i bk15: 26516a 2744916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12474
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbaf5e0c5b0 :  mf: uid=22493984, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9390510), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369571 n_act=18346 n_pre=18330 n_req=148253 n_rd=400651 n_write=192360 bw_util=0.3954
n_activity=2019081 dram_eff=0.5874
bk0: 26456a 2748881i bk1: 26456a 2761193i bk2: 25880a 2754665i bk3: 25879a 2762162i bk4: 25584a 2761627i bk5: 25584a 2765080i bk6: 23128a 2783905i bk7: 23128a 2790617i bk8: 23508a 2780080i bk9: 23508a 2788130i bk10: 23528a 2784259i bk11: 23528a 2789782i bk12: 25728a 2757038i bk13: 25728a 2761356i bk14: 26516a 2742369i bk15: 26512a 2743765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11401
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369708 n_act=18147 n_pre=18131 n_req=148318 n_rd=400776 n_write=192496 bw_util=0.3956
n_activity=2016280 dram_eff=0.5885
bk0: 26880a 2739259i bk1: 26880a 2754299i bk2: 25876a 2753688i bk3: 25876a 2766182i bk4: 25584a 2763769i bk5: 25584a 2767612i bk6: 23120a 2784089i bk7: 23120a 2789640i bk8: 23512a 2780321i bk9: 23512a 2781600i bk10: 23528a 2778713i bk11: 23528a 2789996i bk12: 25728a 2755923i bk13: 25728a 2765222i bk14: 26160a 2741029i bk15: 26160a 2745030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369292 n_act=18497 n_pre=18481 n_req=148247 n_rd=400628 n_write=192360 bw_util=0.3954
n_activity=2015978 dram_eff=0.5883
bk0: 26880a 2739913i bk1: 26880a 2752214i bk2: 25876a 2753937i bk3: 25876a 2761284i bk4: 25584a 2760139i bk5: 25580a 2767284i bk6: 23120a 2782617i bk7: 23120a 2785336i bk8: 23512a 2774821i bk9: 23512a 2782163i bk10: 23456a 2783314i bk11: 23456a 2788551i bk12: 25728a 2753165i bk13: 25728a 2757891i bk14: 26160a 2743999i bk15: 26160a 2748614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369694 n_act=18132 n_pre=18116 n_req=148329 n_rd=400812 n_write=192504 bw_util=0.3956
n_activity=2016321 dram_eff=0.5885
bk0: 26880a 2743094i bk1: 26880a 2753192i bk2: 25876a 2755557i bk3: 25876a 2761866i bk4: 25244a 2766397i bk5: 25240a 2771932i bk6: 23544a 2778037i bk7: 23544a 2786565i bk8: 23512a 2778202i bk9: 23512a 2781754i bk10: 23456a 2781078i bk11: 23456a 2791944i bk12: 25724a 2753147i bk13: 25724a 2763282i bk14: 26172a 2742602i bk15: 26172a 2749068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369608 n_act=18327 n_pre=18311 n_req=148253 n_rd=400652 n_write=192360 bw_util=0.3954
n_activity=2017562 dram_eff=0.5879
bk0: 26456a 2743413i bk1: 26456a 2756797i bk2: 26228a 2752631i bk3: 26228a 2754829i bk4: 25232a 2765986i bk5: 25228a 2768682i bk6: 23548a 2781260i bk7: 23548a 2787457i bk8: 23508a 2778409i bk9: 23508a 2782331i bk10: 23460a 2782378i bk11: 23460a 2793000i bk12: 25724a 2755465i bk13: 25724a 2760482i bk14: 26172a 2747209i bk15: 26172a 2750978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11549
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369760 n_act=18317 n_pre=18301 n_req=148220 n_rd=400520 n_write=192360 bw_util=0.3954
n_activity=2014071 dram_eff=0.5887
bk0: 26456a 2744845i bk1: 26456a 2756448i bk2: 26228a 2753437i bk3: 26228a 2758921i bk4: 25160a 2764378i bk5: 25160a 2771146i bk6: 23548a 2777463i bk7: 23548a 2785455i bk8: 23508a 2777621i bk9: 23508a 2782659i bk10: 23460a 2778434i bk11: 23460a 2791695i bk12: 25304a 2757238i bk13: 25304a 2766363i bk14: 26596a 2740707i bk15: 26596a 2741576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12833
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2368994 n_act=18422 n_pre=18406 n_req=148359 n_rd=400796 n_write=192640 bw_util=0.3957
n_activity=2013039 dram_eff=0.5896
bk0: 26452a 2744706i bk1: 26452a 2758610i bk2: 26232a 2749895i bk3: 26232a 2756034i bk4: 25152a 2765139i bk5: 25148a 2771939i bk6: 23552a 2778300i bk7: 23552a 2784842i bk8: 23228a 2777640i bk9: 23228a 2784543i bk10: 23884a 2775368i bk11: 23884a 2783433i bk12: 25304a 2759373i bk13: 25304a 2767465i bk14: 26596a 2740772i bk15: 26596a 2745551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10199
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369746 n_act=18320 n_pre=18304 n_req=148222 n_rd=400528 n_write=192360 bw_util=0.3954
n_activity=2014766 dram_eff=0.5885
bk0: 26452a 2748878i bk1: 26452a 2757258i bk2: 26232a 2753131i bk3: 26232a 2760918i bk4: 25016a 2768533i bk5: 25016a 2772561i bk6: 23552a 2776826i bk7: 23552a 2782730i bk8: 23228a 2779372i bk9: 23228a 2786769i bk10: 23884a 2777554i bk11: 23884a 2783842i bk12: 25304a 2757255i bk13: 25304a 2767574i bk14: 26596a 2740660i bk15: 26596a 2741004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10265
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369766 n_act=18324 n_pre=18308 n_req=148215 n_rd=400500 n_write=192360 bw_util=0.3953
n_activity=2014734 dram_eff=0.5885
bk0: 26876a 2740171i bk1: 26876a 2750307i bk2: 26232a 2750971i bk3: 26232a 2758110i bk4: 25008a 2772276i bk5: 25004a 2775554i bk6: 23548a 2778370i bk7: 23548a 2785415i bk8: 23228a 2781154i bk9: 23228a 2785750i bk10: 23884a 2776482i bk11: 23884a 2780892i bk12: 25304a 2760034i bk13: 25304a 2764825i bk14: 26172a 2741675i bk15: 26172a 2751483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10756
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2999258 n_nop=2369034 n_act=18392 n_pre=18376 n_req=148364 n_rd=400816 n_write=192640 bw_util=0.3957
n_activity=2019980 dram_eff=0.5876
bk0: 26876a 2743247i bk1: 26876a 2754130i bk2: 26228a 2753473i bk3: 26228a 2757002i bk4: 25028a 2768678i bk5: 25028a 2774406i bk6: 23548a 2777894i bk7: 23548a 2785785i bk8: 23228a 2783167i bk9: 23228a 2788638i bk10: 23604a 2778793i bk11: 23604a 2787060i bk12: 25724a 2751469i bk13: 25724a 2760101i bk14: 26172a 2748536i bk15: 26172a 2749036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11185

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 50063, Miss_rate = 0.676, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 50062, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[2]: Access = 73983, Miss = 50082, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 50081, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 50097, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 50097, Miss_rate = 0.677, Pending_hits = 1531, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 50079, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 50078, Miss_rate = 0.677, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 50102, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[9]: Access = 74053, Miss = 50101, Miss_rate = 0.677, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 50082, Miss_rate = 0.677, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 50081, Miss_rate = 0.677, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 50065, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 50065, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 50100, Miss_rate = 0.676, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 50099, Miss_rate = 0.676, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 50066, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 50066, Miss_rate = 0.677, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 50063, Miss_rate = 0.677, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 50062, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 50102, Miss_rate = 0.676, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 50102, Miss_rate = 0.676, Pending_hits = 1516, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1101795
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19923
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 506250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60571
	minimum = 6
	maximum = 45
Network latency average = 8.47237
	minimum = 6
	maximum = 43
Slowest packet = 3163919
Flit latency average = 6.95961
	minimum = 6
	maximum = 39
Slowest flit = 8916063
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239329
	minimum = 0.0189388 (at node 1)
	maximum = 0.0284082 (at node 23)
Accepted packet rate average = 0.0239329
	minimum = 0.0189388 (at node 1)
	maximum = 0.0284082 (at node 23)
Injected flit rate average = 0.0659626
	minimum = 0.0436416 (at node 1)
	maximum = 0.0874376 (at node 42)
Accepted flit rate average= 0.0659626
	minimum = 0.0607277 (at node 1)
	maximum = 0.0910916 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.90726 (35 samples)
	minimum = 6 (35 samples)
	maximum = 90.7429 (35 samples)
Network latency average = 8.67021 (35 samples)
	minimum = 6 (35 samples)
	maximum = 86.1429 (35 samples)
Flit latency average = 7.24094 (35 samples)
	minimum = 6 (35 samples)
	maximum = 82.3143 (35 samples)
Fragmentation average = 0.0257078 (35 samples)
	minimum = 0 (35 samples)
	maximum = 38.7714 (35 samples)
Injected packet rate average = 0.0229758 (35 samples)
	minimum = 0.0181816 (35 samples)
	maximum = 0.0272719 (35 samples)
Accepted packet rate average = 0.0229758 (35 samples)
	minimum = 0.0181816 (35 samples)
	maximum = 0.0272719 (35 samples)
Injected flit rate average = 0.0633251 (35 samples)
	minimum = 0.0418954 (35 samples)
	maximum = 0.0839484 (35 samples)
Accepted flit rate average = 0.0633251 (35 samples)
	minimum = 0.0583012 (35 samples)
	maximum = 0.0874495 (35 samples)
Injected packet size average = 2.75616 (35 samples)
Accepted packet size average = 2.75616 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 19 sec (4339 sec)
gpgpu_simulation_rate = 232705 (inst/sec)
gpgpu_simulation_rate = 2164 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39001
gpu_sim_insn = 28848876
gpu_ipc =     739.6958
gpu_tot_sim_cycle = 9651662
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     107.6042
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 18479
partiton_reqs_in_parallel = 858022
partiton_reqs_in_parallel_total    = 35452162
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7621
partiton_reqs_in_parallel_util = 858022
partiton_reqs_in_parallel_util_total    = 35452162
gpu_sim_cycle_parition_util = 39001
gpu_tot_sim_cycle_parition_util    = 1614127
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9645
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     113.0185 GB/Sec
L2_BW_total  =      16.4459 GB/Sec
gpu_total_sim_rate=233489

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20849026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173781, 167012, 167292, 173368, 173810, 167056, 167319, 173412, 48366, 46389, 46580, 30107, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 168616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1083548	W0_Idle:3458629	W0_Scoreboard:51795607	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 566 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 9651661 
mrq_lat_table:745729 	116523 	81356 	179473 	220622 	172528 	100422 	46025 	11251 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1067689 	590134 	1618 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	1504697 	68372 	362 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	949644 	177420 	2788 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2632 	204 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.213593  7.992913  8.599830  8.658935  7.459248  7.424337  8.170732  8.155431  8.197429  8.078733  7.745423  7.528813  8.935101  8.822202  7.672946  7.742966 
dram[1]:  8.735801  8.720790  7.717527  7.563650  7.137830  6.885431  9.017598  8.763581  8.760550  8.641820  7.466443  7.392026  8.222035  7.980408  8.158654  7.609118 
dram[2]:  8.540362  8.401945  8.758437  8.696649  7.254844  7.244048  8.571851  8.262809  8.478633  8.007174  8.025248  7.646048  8.815148  8.705254  7.278748  7.102983 
dram[3]:  8.632806  8.683417  7.889600  7.777603  7.044863  6.914062  9.324411  8.521526  7.992838  7.866079  7.485642  7.549404  8.464069  8.208228  7.874803  7.194964 
dram[4]:  8.697987  8.347826  8.560764  8.287395  7.262918  7.089763  8.549809  8.404897  8.336135  8.094288  8.513929  8.006324  8.567046  8.193629  7.516153  7.191948 
dram[5]:  8.368507  8.107827  8.060193  7.907874  7.361325  7.151197  9.298959  9.146517  7.623399  7.837577  7.928443  7.615120  8.751119  8.522232  7.773116  7.212689 
dram[6]:  8.653879  8.186291  8.583760  8.569113  7.079436  7.084695  8.501904  8.159964  8.591915  8.397930  8.058182  8.058182  8.026029  7.677912  7.582344  7.274733 
dram[7]:  8.444260  8.312859  7.859155  7.574661  7.763844  7.321813  9.054767  9.018182  7.276719  7.032026  8.064832  8.022085  8.826408  8.967167  7.604911  7.218220 
dram[8]:  8.550969  8.205336  8.412061  8.454545  6.907299  7.040923  8.684825  8.568138  8.262465  7.863026  8.079182  8.137096  8.319408  8.149190  7.766717  7.157563 
dram[9]:  7.999228  8.030210  8.035200  8.192496  7.937080  7.691057  8.700780  8.786417  7.501281  7.101051  8.151706  7.910279  9.060663  8.573094  7.404885  7.355882 
dram[10]:  8.921687  8.442183  8.125404  8.073152  6.980826  6.939883  8.856151  8.751961  7.963735  7.631625  7.812063  7.812063  8.290924  8.005733  7.895817  7.619193 
average row locality = 1677619/209725 = 7.999137
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6804      6803      6767      6767      6476      6476      5938      5938      6047      6047      6040      6040      6607      6607      6816      6816 
dram[1]:      6803      6803      6659      6659      6586      6586      5939      5939      6047      6047      6056      6056      6608      6608      6816      6815 
dram[2]:      6912      6912      6658      6658      6586      6586      5937      5937      6048      6048      6056      6056      6608      6608      6725      6725 
dram[3]:      6912      6912      6658      6658      6586      6585      5937      5937      6048      6048      6037      6037      6608      6608      6725      6725 
dram[4]:      6912      6912      6658      6658      6498      6497      6046      6046      6048      6048      6037      6037      6607      6607      6728      6728 
dram[5]:      6803      6803      6749      6749      6495      6494      6047      6047      6047      6047      6038      6038      6607      6607      6728      6728 
dram[6]:      6803      6803      6749      6749      6476      6476      6047      6047      6047      6047      6038      6038      6499      6499      6837      6837 
dram[7]:      6802      6802      6750      6750      6474      6473      6048      6048      5975      5975      6147      6147      6499      6499      6837      6837 
dram[8]:      6802      6802      6750      6750      6439      6439      6048      6048      5975      5975      6147      6147      6499      6499      6837      6837 
dram[9]:      6911      6911      6750      6750      6437      6436      6047      6047      5976      5976      6147      6147      6499      6499      6728      6728 
dram[10]:      6911      6911      6749      6749      6442      6442      6047      6047      5976      5976      6075      6075      6607      6607      6728      6728 
total reads: 1133299
bank skew: 6912/5937 = 1.16
chip skew: 103070/102989 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:        561       529       588       519       580       476       522       493       572       513       750       590       687       573       565       539
dram[1]:        560       529       586       514       580       476       521       494       572       511       743       589       688       573       564       539
dram[2]:        565       534       585       515       579       476       524       495       571       513       742       590       681       572       562       534
dram[3]:        564       534       589       517       579       476       521       496       573       512       746       594       683       573       560       535
dram[4]:        563       533       587       518       576       476       522       494       573       513       746       596       682       573       562       534
dram[5]:        562       530       587       516       577       478       523       493       572       513       749       595       682       573       560       535
dram[6]:        560       530       587       515       576       475       523       494       572       512       748       597       678       575       563       538
dram[7]:        561       530       587       514       575       476       527       495       568       506       746       592       677       576       564       537
dram[8]:        558       531       596       518       578       474       528       495       566       507       745       593       676       573       563       537
dram[9]:        562       534       596       518       576       475       525       495       567       506       745       593       674       574       561       532
dram[10]:        563       533       593       518       578       474       526       495       566       506       762       594       678       571       560       534
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2424080 n_act=18900 n_pre=18884 n_req=152453 n_rd=411956 n_write=197856 bw_util=0.3971
n_activity=2075115 dram_eff=0.5877
bk0: 27216a 2811378i bk1: 27212a 2825482i bk2: 27068a 2818112i bk3: 27068a 2824833i bk4: 25904a 2834779i bk5: 25904a 2840574i bk6: 23752a 2849810i bk7: 23752a 2858558i bk8: 24188a 2846986i bk9: 24188a 2846850i bk10: 24160a 2845450i bk11: 24160a 2855434i bk12: 26428a 2823521i bk13: 26428a 2831092i bk14: 27264a 2801904i bk15: 27264a 2810016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2423540 n_act=19094 n_pre=19078 n_req=152491 n_rd=412108 n_write=197856 bw_util=0.3972
n_activity=2077573 dram_eff=0.5872
bk0: 27212a 2813733i bk1: 27212a 2826328i bk2: 26636a 2819795i bk3: 26636a 2827603i bk4: 26344a 2826563i bk5: 26344a 2829948i bk6: 23756a 2850079i bk7: 23756a 2856931i bk8: 24188a 2846201i bk9: 24188a 2854656i bk10: 24224a 2850499i bk11: 24224a 2856056i bk12: 26432a 2822896i bk13: 26432a 2827248i bk14: 27264a 2807463i bk15: 27260a 2808321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12416
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2423614 n_act=18919 n_pre=18903 n_req=152560 n_rd=412240 n_write=198000 bw_util=0.3973
n_activity=2075328 dram_eff=0.5881
bk0: 27648a 2803882i bk1: 27648a 2819324i bk2: 26632a 2818568i bk3: 26632a 2831677i bk4: 26344a 2828705i bk5: 26344a 2832923i bk6: 23748a 2849956i bk7: 23748a 2855952i bk8: 24192a 2846383i bk9: 24192a 2848022i bk10: 24224a 2844522i bk11: 24224a 2856156i bk12: 26432a 2821879i bk13: 26432a 2831050i bk14: 26900a 2806002i bk15: 26900a 2810334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2423202 n_act=19275 n_pre=19259 n_req=152485 n_rd=412084 n_write=197856 bw_util=0.3971
n_activity=2074744 dram_eff=0.588
bk0: 27648a 2804970i bk1: 27648a 2817538i bk2: 26632a 2818692i bk3: 26632a 2826266i bk4: 26344a 2825232i bk5: 26340a 2832328i bk6: 23748a 2848586i bk7: 23748a 2851871i bk8: 24192a 2840808i bk9: 24192a 2848685i bk10: 24148a 2849138i bk11: 24148a 2854463i bk12: 26432a 2818812i bk13: 26432a 2823476i bk14: 26900a 2808929i bk15: 26900a 2813444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbaf6885e50 :  mf: uid=23136628, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9651661), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2423578 n_act=18924 n_pre=18908 n_req=152567 n_rd=412266 n_write=198000 bw_util=0.3974
n_activity=2075116 dram_eff=0.5882
bk0: 27648a 2807928i bk1: 27648a 2817984i bk2: 26632a 2820868i bk3: 26632a 2827356i bk4: 25992a 2831576i bk5: 25986a 2836979i bk6: 24184a 2843786i bk7: 24184a 2852741i bk8: 24192a 2844020i bk9: 24192a 2847460i bk10: 24148a 2846783i bk11: 24148a 2858064i bk12: 26428a 2818834i bk13: 26428a 2828991i bk14: 26912a 2807908i bk15: 26912a 2814280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2423566 n_act=19081 n_pre=19065 n_req=152491 n_rd=412108 n_write=197856 bw_util=0.3972
n_activity=2076579 dram_eff=0.5875
bk0: 27212a 2808176i bk1: 27212a 2821950i bk2: 26996a 2817480i bk3: 26996a 2819725i bk4: 25980a 2831334i bk5: 25976a 2833812i bk6: 24188a 2846855i bk7: 24188a 2853909i bk8: 24188a 2844428i bk9: 24188a 2848843i bk10: 24152a 2848485i bk11: 24152a 2859549i bk12: 26428a 2821430i bk13: 26428a 2826513i bk14: 26912a 2812491i bk15: 26912a 2816063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12502
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fbaf68cb9d0 :  mf: uid=23136626, sid03:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (9651656), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2423702 n_act=19083 n_pre=19067 n_req=152456 n_rd=411968 n_write=197856 bw_util=0.3971
n_activity=2072336 dram_eff=0.5885
bk0: 27212a 2809823i bk1: 27212a 2821557i bk2: 26996a 2818301i bk3: 26996a 2824604i bk4: 25904a 2829544i bk5: 25904a 2835852i bk6: 24188a 2843369i bk7: 24188a 2851737i bk8: 24188a 2843772i bk9: 24188a 2848865i bk10: 24152a 2844173i bk11: 24152a 2857724i bk12: 25996a 2822918i bk13: 25996a 2832163i bk14: 27348a 2805415i bk15: 27348a 2805947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14031
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2422984 n_act=19156 n_pre=19140 n_req=152599 n_rd=412252 n_write=198144 bw_util=0.3974
n_activity=2071537 dram_eff=0.5893
bk0: 27208a 2809483i bk1: 27208a 2823978i bk2: 27000a 2814545i bk3: 27000a 2820984i bk4: 25896a 2830232i bk5: 25892a 2837091i bk6: 24192a 2844548i bk7: 24192a 2851386i bk8: 23900a 2843829i bk9: 23900a 2850947i bk10: 24588a 2841229i bk11: 24588a 2849555i bk12: 25996a 2825719i bk13: 25996a 2833949i bk14: 27348a 2805678i bk15: 27348a 2810591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1129
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2423708 n_act=19076 n_pre=19060 n_req=152458 n_rd=411976 n_write=197856 bw_util=0.3971
n_activity=2073842 dram_eff=0.5881
bk0: 27208a 2813835i bk1: 27208a 2822355i bk2: 27000a 2818164i bk3: 27000a 2826271i bk4: 25756a 2833838i bk5: 25756a 2837863i bk6: 24192a 2842570i bk7: 24192a 2849030i bk8: 23900a 2845571i bk9: 23900a 2853185i bk10: 24588a 2843500i bk11: 24588a 2849777i bk12: 25996a 2823110i bk13: 25996a 2833674i bk14: 27348a 2805796i bk15: 27348a 2806170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11351
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2423724 n_act=19078 n_pre=19062 n_req=152453 n_rd=411956 n_write=197856 bw_util=0.3971
n_activity=2073280 dram_eff=0.5883
bk0: 27644a 2804477i bk1: 27644a 2815013i bk2: 27000a 2815487i bk3: 27000a 2823241i bk4: 25748a 2837353i bk5: 25744a 2840887i bk6: 24188a 2844866i bk7: 24188a 2852065i bk8: 23904a 2847452i bk9: 23904a 2852267i bk10: 24588a 2842465i bk11: 24588a 2846994i bk12: 25996a 2825869i bk13: 25996a 2831090i bk14: 26912a 2806633i bk15: 26912a 2816471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3071676 n_nop=2422988 n_act=19140 n_pre=19124 n_req=152606 n_rd=412280 n_write=198144 bw_util=0.3975
n_activity=2078545 dram_eff=0.5874
bk0: 27644a 2807806i bk1: 27644a 2819138i bk2: 26996a 2818269i bk3: 26996a 2822157i bk4: 25768a 2833618i bk5: 25768a 2840201i bk6: 24188a 2843878i bk7: 24188a 2852304i bk8: 23904a 2849371i bk9: 23904a 2854614i bk10: 24300a 2844785i bk11: 24300a 2853388i bk12: 26428a 2816905i bk13: 26428a 2825866i bk14: 26912a 2813475i bk15: 26912a 2813757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51495, Miss_rate = 0.676, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51494, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[2]: Access = 76096, Miss = 51514, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51513, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51530, Miss_rate = 0.677, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51530, Miss_rate = 0.677, Pending_hits = 1541, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51511, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51510, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51534, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[9]: Access = 76168, Miss = 51533, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51514, Miss_rate = 0.677, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51513, Miss_rate = 0.677, Pending_hits = 1531, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51496, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51496, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51532, Miss_rate = 0.676, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51531, Miss_rate = 0.676, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51497, Miss_rate = 0.677, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51497, Miss_rate = 0.677, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51495, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51494, Miss_rate = 0.677, Pending_hits = 1511, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51535, Miss_rate = 0.676, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51535, Miss_rate = 0.676, Pending_hits = 1523, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1133299
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 20072
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 521101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 588961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5589
	minimum = 6
	maximum = 44
Network latency average = 8.42979
	minimum = 6
	maximum = 43
Slowest packet = 3280075
Flit latency average = 6.90256
	minimum = 6
	maximum = 39
Slowest flit = 9040849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238482
	minimum = 0.0188718 (at node 0)
	maximum = 0.0283077 (at node 3)
Accepted packet rate average = 0.0238482
	minimum = 0.0188718 (at node 0)
	maximum = 0.0283077 (at node 3)
Injected flit rate average = 0.0657292
	minimum = 0.0434872 (at node 0)
	maximum = 0.0871282 (at node 42)
Accepted flit rate average= 0.0657292
	minimum = 0.0605128 (at node 0)
	maximum = 0.0907692 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89758 (36 samples)
	minimum = 6 (36 samples)
	maximum = 89.4444 (36 samples)
Network latency average = 8.66354 (36 samples)
	minimum = 6 (36 samples)
	maximum = 84.9444 (36 samples)
Flit latency average = 7.23154 (36 samples)
	minimum = 6 (36 samples)
	maximum = 81.1111 (36 samples)
Fragmentation average = 0.0249937 (36 samples)
	minimum = 0 (36 samples)
	maximum = 37.6944 (36 samples)
Injected packet rate average = 0.0230001 (36 samples)
	minimum = 0.0182008 (36 samples)
	maximum = 0.0273007 (36 samples)
Accepted packet rate average = 0.0230001 (36 samples)
	minimum = 0.0182008 (36 samples)
	maximum = 0.0273007 (36 samples)
Injected flit rate average = 0.0633919 (36 samples)
	minimum = 0.0419397 (36 samples)
	maximum = 0.0840367 (36 samples)
Accepted flit rate average = 0.0633919 (36 samples)
	minimum = 0.0583627 (36 samples)
	maximum = 0.0875417 (36 samples)
Injected packet size average = 2.75616 (36 samples)
Accepted packet size average = 2.75616 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 8 sec (4448 sec)
gpgpu_simulation_rate = 233489 (inst/sec)
gpgpu_simulation_rate = 2169 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38822
gpu_sim_insn = 28848876
gpu_ipc =     743.1064
gpu_tot_sim_cycle = 9912634
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     107.6816
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 19184
partiton_reqs_in_parallel = 854084
partiton_reqs_in_parallel_total    = 36310184
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7492
partiton_reqs_in_parallel_util = 854084
partiton_reqs_in_parallel_util_total    = 36310184
gpu_sim_cycle_parition_util = 38822
gpu_tot_sim_cycle_parition_util    = 1653128
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9653
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.5396 GB/Sec
L2_BW_total  =      16.4576 GB/Sec
gpu_total_sim_rate=234286

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178608, 171649, 171939, 178187, 178637, 171699, 171966, 178222, 48366, 46389, 46580, 30107, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 168648
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1114048	W0_Idle:3473646	W0_Scoreboard:52920823	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 557 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 9912633 
mrq_lat_table:767135 	120584 	83889 	183973 	226072 	176927 	103371 	47260 	11342 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1100593 	603703 	1649 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55 	1549012 	70540 	380 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	975755 	182579 	2902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2707 	206 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.360577  8.138065  8.727656  8.786927  7.589744  7.554524  8.319406  8.303986  8.339091  8.219534  7.874029  7.656040  9.098554  8.984821  7.795979  7.866266 
dram[1]:  8.886712  8.871598  7.839783  7.685129  7.266909  7.011930  9.171955  8.916418  8.888566  8.769598  7.593854  7.518915  8.365752  8.122680  8.270143  7.720501 
dram[2]:  8.691680  8.552167  8.884211  8.822300  7.385070  7.374170  8.723467  8.412207  8.622180  8.147425  8.156111  7.774660  8.977698  8.866961  7.397842  7.221208 
dram[3]:  8.784831  8.835821  8.012658  7.900156  7.173008  7.040874  9.480423  8.672797  8.104240  7.977391  7.613712  7.677909  8.623822  8.365752  7.996112  7.313656 
dram[4]:  8.850498  8.497607  8.686107  8.411961  7.392615  7.217807  8.703318  8.557316  8.463099  8.220430  8.647674  8.137623  8.727667  8.351037  7.647583  7.310590 
dram[5]:  8.516735  8.253956  8.184920  8.031932  7.491979  7.279881  9.457260  9.303951  7.734401  7.948874  8.059292  7.744048  8.913198  8.682485  7.894091  7.331433 
dram[6]:  8.804219  8.333067  8.725042  8.695616  7.207658  7.212970  8.655043  8.310408  8.719582  8.509276  8.189748  8.189748  8.166805  7.816521  7.715859  7.395496 
dram[7]:  8.593081  8.460665  7.982972  7.697015  7.898305  7.452399  9.211635  9.174825  7.385434  7.140032  8.198594  8.155595  8.987215  9.128942  7.727206  7.338687 
dram[8]:  8.700583  8.352282  8.552238  8.580699  7.033309  7.168266  8.839269  8.721747  8.371985  7.986726  8.213028  8.271276  8.461737  8.290648  7.901504  7.277701 
dram[9]:  8.146025  8.177283  8.159810  8.317742  8.072319  7.824335  8.855352  8.941577  7.609612  7.208467  8.285968  8.043103  9.223055  8.732032  7.513514  7.475291 
dram[10]:  9.075809  8.592742  8.263621  8.197933  7.107535  7.066182  9.011776  8.906886  8.072451  7.740137  7.942906  7.942906  8.435038  8.148178  8.017147  7.739654 
average row locality = 1724243/211973 = 8.134257
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6993      6992      6951      6951      6649      6649      6111      6111      6213      6213      6202      6202      6799      6799      7008      7008 
dram[1]:      6992      6992      6840      6840      6762      6762      6112      6112      6213      6213      6219      6219      6800      6800      7008      7007 
dram[2]:      7104      7104      6839      6839      6762      6762      6110      6110      6214      6214      6219      6219      6800      6800      6914      6914 
dram[3]:      7104      7104      6839      6839      6762      6761      6110      6110      6214      6214      6200      6200      6800      6800      6914      6914 
dram[4]:      7104      7104      6839      6839      6672      6671      6222      6222      6214      6214      6200      6200      6799      6799      6917      6917 
dram[5]:      6992      6992      6932      6932      6669      6668      6223      6223      6213      6213      6201      6201      6799      6799      6917      6917 
dram[6]:      6992      6992      6932      6932      6650      6650      6223      6223      6213      6213      6201      6201      6688      6688      7029      7029 
dram[7]:      6991      6991      6933      6933      6648      6647      6224      6224      6139      6139      6313      6313      6688      6688      7029      7029 
dram[8]:      6991      6991      6933      6933      6612      6612      6224      6224      6139      6139      6313      6313      6688      6688      7029      7029 
dram[9]:      7103      7103      6933      6933      6610      6609      6223      6223      6139      6139      6313      6313      6688      6688      6917      6917 
dram[10]:      7103      7103      6932      6932      6615      6615      6223      6223      6139      6139      6239      6239      6799      6799      6917      6917 
total reads: 1164803
bank skew: 7104/6110 = 1.16
chip skew: 105934/105851 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:        552       521       578       511       571       470       514       485       562       505       736       580       674       562       556       530
dram[1]:        551       521       577       506       571       470       512       487       563       504       729       579       674       562       555       530
dram[2]:        556       525       575       507       570       469       516       487       562       505       728       580       668       562       552       526
dram[3]:        555       525       580       509       570       469       513       488       564       504       732       584       669       563       550       526
dram[4]:        554       525       578       510       567       470       514       486       563       505       732       585       669       563       552       525
dram[5]:        553       521       578       508       568       471       514       486       563       506       735       585       669       562       550       526
dram[6]:        551       522       578       507       567       469       514       487       563       505       734       586       665       564       554       529
dram[7]:        552       522       577       507       566       469       519       487       559       499       732       582       664       565       554       528
dram[8]:        549       522       586       510       569       468       519       488       557       499       731       583       663       562       553       529
dram[9]:        553       525       586       510       567       468       516       487       558       498       731       583       661       564       552       524
dram[10]:        553       524       583       511       569       467       517       487       557       499       748       584       665       561       550       526
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2478825 n_act=19098 n_pre=19082 n_req=156689 n_rd=423404 n_write=203352 bw_util=0.3987
n_activity=2130925 dram_eff=0.5882
bk0: 27972a 2876657i bk1: 27968a 2891677i bk2: 27804a 2883910i bk3: 27804a 2891064i bk4: 26596a 2901327i bk5: 26596a 2907136i bk6: 24444a 2915773i bk7: 24444a 2925424i bk8: 24852a 2913547i bk9: 24852a 2913420i bk10: 24808a 2911809i bk11: 24808a 2922099i bk12: 27196a 2888909i bk13: 27196a 2896619i bk14: 28032a 2867179i bk15: 28032a 2875774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13648
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbaf70d5560 :  mf: uid=23779272, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9912633), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2478255 n_act=19304 n_pre=19288 n_req=156729 n_rd=423562 n_write=203352 bw_util=0.3988
n_activity=2133782 dram_eff=0.5876
bk0: 27968a 2879375i bk1: 27968a 2892512i bk2: 27360a 2885758i bk3: 27358a 2893753i bk4: 27048a 2892917i bk5: 27048a 2895950i bk6: 24448a 2916605i bk7: 24448a 2923875i bk8: 24852a 2912419i bk9: 24852a 2921112i bk10: 24876a 2917072i bk11: 24876a 2922807i bk12: 27200a 2888595i bk13: 27200a 2892660i bk14: 28032a 2872777i bk15: 28028a 2873724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2478351 n_act=19117 n_pre=19101 n_req=156798 n_rd=423696 n_write=203496 bw_util=0.399
n_activity=2131184 dram_eff=0.5886
bk0: 28416a 2869229i bk1: 28416a 2885034i bk2: 27356a 2884280i bk3: 27356a 2897851i bk4: 27048a 2895019i bk5: 27048a 2899187i bk6: 24440a 2915899i bk7: 24440a 2922477i bk8: 24856a 2912578i bk9: 24856a 2914666i bk10: 24876a 2910951i bk11: 24876a 2923114i bk12: 27200a 2887404i bk13: 27200a 2896834i bk14: 27656a 2871172i bk15: 27656a 2875961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2477923 n_act=19481 n_pre=19465 n_req=156723 n_rd=423540 n_write=203352 bw_util=0.3988
n_activity=2130812 dram_eff=0.5884
bk0: 28416a 2870275i bk1: 28416a 2883468i bk2: 27356a 2884644i bk3: 27356a 2892498i bk4: 27048a 2891623i bk5: 27044a 2898766i bk6: 24440a 2915171i bk7: 24440a 2918586i bk8: 24856a 2906999i bk9: 24856a 2915108i bk10: 24800a 2915399i bk11: 24800a 2921517i bk12: 27200a 2884020i bk13: 27200a 2888608i bk14: 27656a 2874413i bk15: 27656a 2878880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2478293 n_act=19124 n_pre=19108 n_req=156809 n_rd=423732 n_write=203504 bw_util=0.399
n_activity=2131228 dram_eff=0.5886
bk0: 28416a 2873563i bk1: 28416a 2883921i bk2: 27356a 2886595i bk3: 27356a 2893433i bk4: 26688a 2898137i bk5: 26684a 2903278i bk6: 24888a 2909735i bk7: 24888a 2918973i bk8: 24856a 2910140i bk9: 24856a 2913912i bk10: 24800a 2913002i bk11: 24800a 2924818i bk12: 27196a 2884086i bk13: 27196a 2894712i bk14: 27668a 2873181i bk15: 27668a 2879726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11771
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2478287 n_act=19287 n_pre=19271 n_req=156729 n_rd=423564 n_write=203352 bw_util=0.3988
n_activity=2132451 dram_eff=0.588
bk0: 27968a 2873743i bk1: 27968a 2887780i bk2: 27728a 2883406i bk3: 27728a 2885663i bk4: 26676a 2897600i bk5: 26672a 2900350i bk6: 24892a 2913375i bk7: 24892a 2920616i bk8: 24852a 2910906i bk9: 24852a 2915268i bk10: 24804a 2914852i bk11: 24804a 2926035i bk12: 27196a 2886833i bk13: 27196a 2891777i bk14: 27668a 2877809i bk15: 27668a 2881849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1251
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2478427 n_act=19287 n_pre=19271 n_req=156694 n_rd=423424 n_write=203352 bw_util=0.3987
n_activity=2127863 dram_eff=0.5891
bk0: 27968a 2875287i bk1: 27968a 2887746i bk2: 27728a 2883706i bk3: 27728a 2890273i bk4: 26600a 2895970i bk5: 26600a 2902348i bk6: 24892a 2909635i bk7: 24892a 2918566i bk8: 24852a 2910187i bk9: 24852a 2915392i bk10: 24804a 2910411i bk11: 24804a 2924764i bk12: 26752a 2888076i bk13: 26752a 2897724i bk14: 28116a 2871108i bk15: 28116a 2870944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13925
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbaf70e4e00 :  mf: uid=23779271, sid11:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9912629), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2477689 n_act=19362 n_pre=19346 n_req=156841 n_rd=423716 n_write=203648 bw_util=0.3991
n_activity=2127513 dram_eff=0.5898
bk0: 27964a 2875136i bk1: 27964a 2889932i bk2: 27732a 2880477i bk3: 27732a 2887007i bk4: 26592a 2896790i bk5: 26588a 2903818i bk6: 24896a 2910764i bk7: 24896a 2917957i bk8: 24556a 2910007i bk9: 24556a 2917395i bk10: 25252a 2907371i bk11: 25252a 2915514i bk12: 26752a 2891038i bk13: 26752a 2899776i bk14: 28116a 2871078i bk15: 28116a 2876310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11309
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2478433 n_act=19280 n_pre=19264 n_req=156696 n_rd=423432 n_write=203352 bw_util=0.3987
n_activity=2129752 dram_eff=0.5886
bk0: 27964a 2879634i bk1: 27964a 2888385i bk2: 27732a 2883961i bk3: 27732a 2892394i bk4: 26448a 2899978i bk5: 26448a 2904367i bk6: 24896a 2908616i bk7: 24896a 2915565i bk8: 24556a 2911959i bk9: 24556a 2919643i bk10: 25252a 2909762i bk11: 25252a 2916345i bk12: 26752a 2888331i bk13: 26752a 2899159i bk14: 28116a 2870923i bk15: 28116a 2871308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11329
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2478449 n_act=19286 n_pre=19270 n_req=156689 n_rd=423404 n_write=203352 bw_util=0.3987
n_activity=2129195 dram_eff=0.5887
bk0: 28412a 2870126i bk1: 28412a 2880964i bk2: 27732a 2881484i bk3: 27732a 2889617i bk4: 26440a 2904120i bk5: 26436a 2907765i bk6: 24892a 2911000i bk7: 24892a 2918871i bk8: 24556a 2913831i bk9: 24556a 2918824i bk10: 25252a 2908436i bk11: 25252a 2913530i bk12: 26752a 2891465i bk13: 26752a 2896980i bk14: 27668a 2871926i bk15: 27668a 2882138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11357
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3143761 n_nop=2477697 n_act=19348 n_pre=19332 n_req=156846 n_rd=423736 n_write=203648 bw_util=0.3991
n_activity=2134318 dram_eff=0.5879
bk0: 28412a 2873191i bk1: 28412a 2885142i bk2: 27728a 2884326i bk3: 27728a 2888031i bk4: 26460a 2900397i bk5: 26460a 2906623i bk6: 24892a 2910196i bk7: 24892a 2918402i bk8: 24556a 2915486i bk9: 24556a 2921072i bk10: 24956a 2911439i bk11: 24956a 2920027i bk12: 27196a 2882290i bk13: 27196a 2891190i bk14: 27668a 2878656i bk15: 27668a 2879469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12419

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52926, Miss_rate = 0.676, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52925, Miss_rate = 0.677, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[2]: Access = 78209, Miss = 52946, Miss_rate = 0.677, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52945, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52962, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52962, Miss_rate = 0.677, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52943, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52942, Miss_rate = 0.677, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 52967, Miss_rate = 0.677, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[9]: Access = 78283, Miss = 52966, Miss_rate = 0.677, Pending_hits = 1545, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52946, Miss_rate = 0.677, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52945, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52928, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52928, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 52965, Miss_rate = 0.676, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52964, Miss_rate = 0.676, Pending_hits = 1542, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52929, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52929, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52926, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52925, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52967, Miss_rate = 0.676, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52967, Miss_rate = 0.676, Pending_hits = 1526, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1164803
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20131
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 605345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60387
	minimum = 6
	maximum = 54
Network latency average = 8.47389
	minimum = 6
	maximum = 48
Slowest packet = 3350170
Flit latency average = 6.95969
	minimum = 6
	maximum = 44
Slowest flit = 9233650
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239582
	minimum = 0.0189588 (at node 0)
	maximum = 0.0284382 (at node 11)
Accepted packet rate average = 0.0239582
	minimum = 0.0189588 (at node 0)
	maximum = 0.0284382 (at node 11)
Injected flit rate average = 0.0660323
	minimum = 0.0436877 (at node 0)
	maximum = 0.0875299 (at node 42)
Accepted flit rate average= 0.0660323
	minimum = 0.0607918 (at node 0)
	maximum = 0.0911878 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88964 (37 samples)
	minimum = 6 (37 samples)
	maximum = 88.4865 (37 samples)
Network latency average = 8.65841 (37 samples)
	minimum = 6 (37 samples)
	maximum = 83.9459 (37 samples)
Flit latency average = 7.22419 (37 samples)
	minimum = 6 (37 samples)
	maximum = 80.1081 (37 samples)
Fragmentation average = 0.0243182 (37 samples)
	minimum = 0 (37 samples)
	maximum = 36.6757 (37 samples)
Injected packet rate average = 0.023026 (37 samples)
	minimum = 0.0182212 (37 samples)
	maximum = 0.0273314 (37 samples)
Accepted packet rate average = 0.023026 (37 samples)
	minimum = 0.0182212 (37 samples)
	maximum = 0.0273314 (37 samples)
Injected flit rate average = 0.0634632 (37 samples)
	minimum = 0.0419869 (37 samples)
	maximum = 0.0841312 (37 samples)
Accepted flit rate average = 0.0634632 (37 samples)
	minimum = 0.0584283 (37 samples)
	maximum = 0.0876403 (37 samples)
Injected packet size average = 2.75616 (37 samples)
Accepted packet size average = 2.75616 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 56 sec (4556 sec)
gpgpu_simulation_rate = 234286 (inst/sec)
gpgpu_simulation_rate = 2175 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39336
gpu_sim_insn = 28848876
gpu_ipc =     733.3963
gpu_tot_sim_cycle = 10174120
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     107.7496
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 19690
partiton_reqs_in_parallel = 865392
partiton_reqs_in_parallel_total    = 37164268
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7379
partiton_reqs_in_parallel_util = 865392
partiton_reqs_in_parallel_util_total    = 37164268
gpu_sim_cycle_parition_util = 39336
gpu_tot_sim_cycle_parition_util    = 1691950
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9661
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.0560 GB/Sec
L2_BW_total  =      16.4678 GB/Sec
gpu_total_sim_rate=234996

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22007482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183435, 176289, 176586, 183010, 183464, 176348, 176613, 183031, 48366, 46389, 46580, 30107, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 168685
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1143933	W0_Idle:3488936	W0_Scoreboard:54061557	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 548 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 10174119 
mrq_lat_table:786527 	123089 	85967 	189661 	233089 	182448 	106414 	48616 	11366 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1129362 	621427 	1660 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55 	1593335 	72714 	387 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1002338 	187316 	2966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2783 	208 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.230414  7.972470  8.621556  8.677814  7.458797  7.436714  8.157942  8.129089  8.222513  8.109294  7.763245  7.544650  8.965247  8.827203  7.682631  7.715722 
dram[1]:  8.811678  8.782787  7.689069  7.566133  7.131853  6.883456  9.076999  8.799043  8.773743  8.660846  7.486056  7.403467  8.256000  8.000000  8.130106  7.589689 
dram[2]:  8.563380  8.418462  8.822034  8.733221  7.304193  7.273178  8.567568  8.304426  8.490090  8.013605  8.043664  7.656887  8.881239  8.745763  7.280690  7.066265 
dram[3]:  8.706444  8.755200  7.934451  7.827068  7.043866  6.919865  9.332994  8.535748  8.013605  7.866444  7.514859  7.551251  8.528926  8.256000  7.878358  7.220930 
dram[4]:  8.755200  8.392638  8.603306  8.301435  7.305576  7.109232  8.557674  8.390027  8.339823  8.082333  8.552102  8.065517  8.599167  8.242013  7.505331  7.178790 
dram[5]:  8.417125  8.105144  8.043247  7.899404  7.345958  7.167733  9.338949  9.193171  7.623786  7.852500  7.963404  7.638367  8.819658  8.556385  7.793358  7.247769 
dram[6]:  8.732681  8.242308  8.618699  8.576860  7.139007  7.113781  8.512196  8.186794  8.597628  8.368562  8.115352  8.129453  7.983386  7.656297  7.555322  7.236083 
dram[7]:  8.462875  8.324786  7.830133  7.572857  7.723714  7.297317  9.140640  9.105314  7.265674  7.066311  8.144435  8.048698  8.898589  8.969778  7.662642  7.270216 
dram[8]:  8.550678  8.197398  8.468051  8.495193  6.912803  7.029557  8.717854  8.622141  8.248220  7.870119  8.075821  8.089452  8.312191  8.151050  7.784271  7.183089 
dram[9]:  7.999269  8.040411  8.019668  8.130368  7.919905  7.663853  8.749304  8.814780  7.489499  7.121352  8.228326  7.942005  9.156987  8.566214  7.389783  7.353760 
dram[10]:  8.954991  8.482945  8.167180  8.104740  6.982530  6.924463  8.881244  8.781919  7.993104  7.662810  7.842062  7.816073  8.281701  7.986842  7.910112  7.591660 
average row locality = 1770867/220933 = 8.015403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7182      7181      7143      7143      6836      6836      6268      6268      6383      6383      6376      6376      6975      6975      7195      7195 
dram[1]:      7181      7181      7029      7029      6952      6952      6269      6269      6383      6383      6393      6393      6976      6976      7195      7194 
dram[2]:      7296      7296      7028      7028      6952      6952      6267      6267      6384      6384      6393      6393      6976      6976      7099      7099 
dram[3]:      7296      7296      7028      7028      6952      6951      6267      6267      6384      6384      6373      6373      6976      6976      7099      7099 
dram[4]:      7296      7296      7028      7028      6859      6858      6382      6382      6384      6384      6373      6373      6975      6975      7102      7102 
dram[5]:      7181      7181      7124      7124      6856      6855      6383      6383      6383      6383      6374      6374      6975      6975      7102      7102 
dram[6]:      7181      7181      7124      7124      6836      6836      6383      6383      6383      6383      6374      6374      6861      6861      7217      7217 
dram[7]:      7180      7180      7125      7125      6834      6833      6384      6384      6307      6307      6489      6489      6861      6861      7217      7217 
dram[8]:      7180      7180      7125      7125      6797      6797      6384      6384      6307      6307      6489      6489      6861      6861      7217      7217 
dram[9]:      7295      7295      7125      7125      6795      6794      6383      6383      6308      6308      6489      6489      6861      6861      7102      7102 
dram[10]:      7295      7295      7124      7124      6800      6800      6383      6383      6308      6308      6413      6413      6975      6975      7102      7102 
total reads: 1196307
bank skew: 7296/6267 = 1.16
chip skew: 108800/108715 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:        543       513       568       503       562       462       506       478       553       498       722       570       663       554       547       522
dram[1]:        542       513       567       499       561       463       505       480       554       496       715       569       663       554       546       522
dram[2]:        547       517       566       499       560       462       508       480       553       497       715       570       657       554       544       518
dram[3]:        546       517       570       501       561       462       505       482       555       497       719       574       659       554       542       518
dram[4]:        545       517       568       502       557       463       507       479       554       497       719       576       658       554       544       517
dram[5]:        545       513       568       500       558       464       507       479       554       498       721       575       658       554       542       518
dram[6]:        543       514       568       500       557       462       507       480       554       497       721       577       655       556       545       521
dram[7]:        543       514       568       499       556       462       511       481       550       491       718       572       653       557       545       520
dram[8]:        540       514       577       503       559       461       512       481       548       492       718       573       653       554       545       521
dram[9]:        545       517       577       502       557       461       509       480       549       491       718       573       650       556       543       516
dram[10]:        545       516       573       503       559       460       510       481       548       491       734       575       654       553       542       518
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2533241 n_act=19934 n_pre=19918 n_req=160927 n_rd=434860 n_write=208848 bw_util=0.4002
n_activity=2190600 dram_eff=0.5877
bk0: 28728a 2942276i bk1: 28724a 2957687i bk2: 28572a 2949528i bk3: 28572a 2957022i bk4: 27344a 2967125i bk5: 27344a 2973442i bk6: 25072a 2982435i bk7: 25072a 2992204i bk8: 25532a 2980232i bk9: 25532a 2980248i bk10: 25504a 2978304i bk11: 25504a 2989171i bk12: 27900a 2955606i bk13: 27900a 2963048i bk14: 28780a 2932811i bk15: 28780a 2941235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532705 n_act=20122 n_pre=20106 n_req=160967 n_rd=435020 n_write=208848 bw_util=0.4003
n_activity=2193525 dram_eff=0.5871
bk0: 28724a 2944754i bk1: 28724a 2958529i bk2: 28116a 2951079i bk3: 28116a 2959434i bk4: 27808a 2958396i bk5: 27808a 2961787i bk6: 25076a 2983427i bk7: 25076a 2991041i bk8: 25532a 2978952i bk9: 25532a 2987644i bk10: 25572a 2983831i bk11: 25572a 2989684i bk12: 27904a 2954895i bk13: 27904a 2959442i bk14: 28780a 2938487i bk15: 28776a 2939366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532823 n_act=19917 n_pre=19901 n_req=161040 n_rd=435160 n_write=209000 bw_util=0.4005
n_activity=2190238 dram_eff=0.5882
bk0: 29184a 2934834i bk1: 29184a 2951118i bk2: 28112a 2950428i bk3: 28112a 2963954i bk4: 27808a 2960456i bk5: 27808a 2965129i bk6: 25068a 2983066i bk7: 25068a 2989460i bk8: 25536a 2979356i bk9: 25536a 2981466i bk10: 25572a 2977155i bk11: 25572a 2989977i bk12: 27904a 2953787i bk13: 27904a 2963282i bk14: 28396a 2936817i bk15: 28396a 2941316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532423 n_act=20275 n_pre=20259 n_req=160961 n_rd=434996 n_write=208848 bw_util=0.4003
n_activity=2190109 dram_eff=0.588
bk0: 29184a 2936003i bk1: 29184a 2949674i bk2: 28112a 2950572i bk3: 28112a 2958662i bk4: 27808a 2957516i bk5: 27804a 2964743i bk6: 25068a 2982068i bk7: 25068a 2985624i bk8: 25536a 2973795i bk9: 25536a 2981786i bk10: 25492a 2982201i bk11: 25492a 2988380i bk12: 27904a 2950430i bk13: 27904a 2955166i bk14: 28396a 2940014i bk15: 28396a 2944533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13201
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbaf76e02e0 :  mf: uid=24421916, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10174119), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532787 n_act=19922 n_pre=19906 n_req=161047 n_rd=435186 n_write=209000 bw_util=0.4005
n_activity=2190027 dram_eff=0.5883
bk0: 29184a 2939246i bk1: 29184a 2949894i bk2: 28112a 2952524i bk3: 28112a 2959291i bk4: 27436a 2963913i bk5: 27430a 2968961i bk6: 25528a 2976412i bk7: 25528a 2985551i bk8: 25536a 2976948i bk9: 25536a 2980531i bk10: 25492a 2979767i bk11: 25492a 2991972i bk12: 27900a 2950313i bk13: 27900a 2961203i bk14: 28408a 2938812i bk15: 28408a 2945301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12272
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532763 n_act=20093 n_pre=20077 n_req=160967 n_rd=435020 n_write=208848 bw_util=0.4003
n_activity=2191839 dram_eff=0.5875
bk0: 28724a 2939069i bk1: 28724a 2953367i bk2: 28496a 2948853i bk3: 28496a 2951140i bk4: 27424a 2963126i bk5: 27420a 2966295i bk6: 25532a 2980273i bk7: 25532a 2987649i bk8: 25532a 2977750i bk9: 25532a 2982113i bk10: 25496a 2982144i bk11: 25496a 2992730i bk12: 27900a 2953417i bk13: 27900a 2958139i bk14: 28408a 2943891i bk15: 28408a 2947293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532891 n_act=20103 n_pre=20087 n_req=160930 n_rd=434872 n_write=208848 bw_util=0.4002
n_activity=2186751 dram_eff=0.5887
bk0: 28724a 2941035i bk1: 28724a 2953846i bk2: 28496a 2949025i bk3: 28496a 2956032i bk4: 27344a 2961560i bk5: 27344a 2968403i bk6: 25532a 2976202i bk7: 25532a 2985590i bk8: 25532a 2977111i bk9: 25532a 2981920i bk10: 25496a 2977376i bk11: 25496a 2991835i bk12: 27444a 2954366i bk13: 27444a 2964390i bk14: 28868a 2936337i bk15: 28868a 2936515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14338
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532169 n_act=20162 n_pre=20146 n_req=161081 n_rd=435172 n_write=209152 bw_util=0.4006
n_activity=2186838 dram_eff=0.5893
bk0: 28720a 2940732i bk1: 28720a 2955789i bk2: 28500a 2945739i bk3: 28500a 2952309i bk4: 27336a 2962334i bk5: 27332a 2969397i bk6: 25536a 2977393i bk7: 25536a 2984765i bk8: 25228a 2976559i bk9: 25228a 2984530i bk10: 25956a 2974099i bk11: 25956a 2982262i bk12: 27444a 2958063i bk13: 27444a 2966877i bk14: 28868a 2937027i bk15: 28868a 2941669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11757
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532861 n_act=20114 n_pre=20098 n_req=160932 n_rd=434880 n_write=208848 bw_util=0.4002
n_activity=2188939 dram_eff=0.5882
bk0: 28720a 2945587i bk1: 28720a 2954343i bk2: 28500a 2949472i bk3: 28500a 2957831i bk4: 27188a 2965451i bk5: 27188a 2970576i bk6: 25536a 2975255i bk7: 25536a 2982257i bk8: 25228a 2978550i bk9: 25228a 2986267i bk10: 25956a 2976307i bk11: 25956a 2982945i bk12: 27444a 2955007i bk13: 27444a 2965990i bk14: 28868a 2936675i bk15: 28868a 2937073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11733
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532865 n_act=20122 n_pre=20106 n_req=160927 n_rd=434860 n_write=208848 bw_util=0.4002
n_activity=2188236 dram_eff=0.5883
bk0: 29180a 2935589i bk1: 29180a 2946645i bk2: 28500a 2946754i bk3: 28500a 2954971i bk4: 27180a 2970162i bk5: 27176a 2973784i bk6: 25532a 2977871i bk7: 25532a 2985539i bk8: 25232a 2980338i bk9: 25232a 2985589i bk10: 25956a 2975263i bk11: 25956a 2980520i bk12: 27444a 2958293i bk13: 27444a 2963383i bk14: 28408a 2937550i bk15: 28408a 2947959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11698
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3216801 n_nop=2532125 n_act=20170 n_pre=20154 n_req=161088 n_rd=435200 n_write=209152 bw_util=0.4006
n_activity=2193543 dram_eff=0.5875
bk0: 29180a 2938771i bk1: 29180a 2951118i bk2: 28496a 2950030i bk3: 28496a 2953828i bk4: 27200a 2966166i bk5: 27200a 2972390i bk6: 25532a 2977133i bk7: 25532a 2985468i bk8: 25232a 2982168i bk9: 25232a 2988083i bk10: 25652a 2977939i bk11: 25652a 2986928i bk12: 27900a 2948495i bk13: 27900a 2957534i bk14: 28408a 2944294i bk15: 28408a 2945073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 54358, Miss_rate = 0.677, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 54357, Miss_rate = 0.677, Pending_hits = 1515, Reservation_fails = 0
L2_cache_bank[2]: Access = 80322, Miss = 54378, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 54377, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 54395, Miss_rate = 0.677, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54395, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 54375, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 54374, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 54399, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[9]: Access = 80398, Miss = 54398, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 54378, Miss_rate = 0.677, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 54377, Miss_rate = 0.677, Pending_hits = 1545, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 54359, Miss_rate = 0.677, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 54359, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 54397, Miss_rate = 0.676, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54396, Miss_rate = 0.676, Pending_hits = 1553, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 54360, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 54360, Miss_rate = 0.677, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 54358, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 54357, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 54400, Miss_rate = 0.676, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 54400, Miss_rate = 0.676, Pending_hits = 1536, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1196307
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20291
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 550882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 621729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52886
	minimum = 6
	maximum = 50
Network latency average = 8.40227
	minimum = 6
	maximum = 38
Slowest packet = 3443161
Flit latency average = 6.8673
	minimum = 6
	maximum = 34
Slowest flit = 9687933
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236451
	minimum = 0.0187111 (at node 0)
	maximum = 0.0280666 (at node 19)
Accepted packet rate average = 0.0236451
	minimum = 0.0187111 (at node 0)
	maximum = 0.0280666 (at node 19)
Injected flit rate average = 0.0651694
	minimum = 0.0431168 (at node 0)
	maximum = 0.0863862 (at node 42)
Accepted flit rate average= 0.0651694
	minimum = 0.0599975 (at node 0)
	maximum = 0.0899962 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88015 (38 samples)
	minimum = 6 (38 samples)
	maximum = 87.4737 (38 samples)
Network latency average = 8.65167 (38 samples)
	minimum = 6 (38 samples)
	maximum = 82.7368 (38 samples)
Flit latency average = 7.2148 (38 samples)
	minimum = 6 (38 samples)
	maximum = 78.8947 (38 samples)
Fragmentation average = 0.0236782 (38 samples)
	minimum = 0 (38 samples)
	maximum = 35.7105 (38 samples)
Injected packet rate average = 0.0230423 (38 samples)
	minimum = 0.0182341 (38 samples)
	maximum = 0.0273508 (38 samples)
Accepted packet rate average = 0.0230423 (38 samples)
	minimum = 0.0182341 (38 samples)
	maximum = 0.0273508 (38 samples)
Injected flit rate average = 0.0635081 (38 samples)
	minimum = 0.0420166 (38 samples)
	maximum = 0.0841905 (38 samples)
Accepted flit rate average = 0.0635081 (38 samples)
	minimum = 0.0584696 (38 samples)
	maximum = 0.0877023 (38 samples)
Injected packet size average = 2.75616 (38 samples)
Accepted packet size average = 2.75616 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 45 sec (4665 sec)
gpgpu_simulation_rate = 234996 (inst/sec)
gpgpu_simulation_rate = 2180 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38914
gpu_sim_insn = 28848876
gpu_ipc =     741.3495
gpu_tot_sim_cycle = 10435184
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     107.8185
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 20079
partiton_reqs_in_parallel = 856108
partiton_reqs_in_parallel_total    = 38029660
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7264
partiton_reqs_in_parallel_util = 856108
partiton_reqs_in_parallel_util_total    = 38029660
gpu_sim_cycle_parition_util = 38914
gpu_tot_sim_cycle_parition_util    = 1731286
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9669
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.2712 GB/Sec
L2_BW_total  =      16.4782 GB/Sec
gpu_total_sim_rate=235673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22586710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188262, 180925, 181233, 187820, 188301, 180986, 181263, 187854, 53204, 51034, 51233, 34934, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 168723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1216
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1174520	W0_Idle:3504046	W0_Scoreboard:55186599	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 540 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 10435183 
mrq_lat_table:807694 	127051 	88549 	194066 	238634 	187196 	109380 	49770 	11461 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1161948 	635311 	1694 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1637592 	74953 	394 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1028459 	192509 	3036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2858 	210 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.369863  8.109882  8.742788  8.799193  7.582474  7.560205  8.298770  8.255245  8.356957  8.242967  7.885246  7.665339  9.120378  8.981372  7.799294  7.832505 
dram[1]:  8.955212  8.926136  7.804824  7.681295  7.254132  7.003325  9.223633  8.944129  8.895124  8.782017  7.606946  7.523809  8.392406  8.134970  8.248132  7.695258 
dram[2]:  8.706977  8.560976  8.941374  8.852405  7.428068  7.396770  8.711255  8.446333  8.626226  8.146588  8.167796  7.778854  9.035775  8.899329  7.393588  7.187666 
dram[3]:  8.851064  8.900159  8.039157  7.943452  7.165306  7.040107  9.480924  8.679228  8.119227  7.971971  7.636436  7.673061  8.666667  8.392406  7.993363  7.333559 
dram[4]:  8.900159  8.534954  8.722222  8.419559  7.428879  7.230769  8.703238  8.534391  8.460193  8.201866  8.679024  8.190273  8.751650  8.391614  7.629838  7.291190 
dram[5]:  8.557977  8.243629  8.149176  8.016962  7.469653  7.289845  9.489216  9.342664  7.729017  7.958025  8.087616  7.760711  8.958615  8.694263  7.908096  7.360489 
dram[6]:  8.875707  8.381860  8.752818  8.710737  7.261084  7.235624  8.657424  8.329604  8.718665  8.489025  8.240343  8.254514  8.116589  7.787538  7.681692  7.350365 
dram[7]:  8.604069  8.464973  7.947369  7.688826  7.850837  7.420863  9.289827  9.254302  7.368706  7.168802  8.271657  8.175395  9.035714  9.107112  7.778792  7.384666 
dram[8]:  8.692491  8.336618  8.601266  8.628572  7.032280  7.150140  8.864469  8.768116  8.366755  7.987406  8.202669  8.216374  8.447068  8.285144  7.912143  7.297101 
dram[9]:  8.138406  8.179898  8.137725  8.248862  8.047956  7.789954  8.896140  8.962037  7.592179  7.223235  8.355989  8.068089  9.294803  8.702181  7.492743  7.466942 
dram[10]:  9.101296  8.625960  8.285823  8.223146  7.102635  7.044016  9.028918  8.928967  8.109975  7.778414  7.966255  7.940115  8.418254  8.121746  8.025167  7.705757 
average row locality = 1817491/223189 = 8.143282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7371      7370      7327      7327      7009      7009      6441      6441      6549      6549      6538      6538      7167      7167      7387      7387 
dram[1]:      7370      7370      7210      7210      7128      7128      6442      6442      6549      6549      6556      6556      7168      7168      7387      7386 
dram[2]:      7488      7488      7209      7209      7128      7128      6440      6440      6550      6550      6556      6556      7168      7168      7288      7288 
dram[3]:      7488      7488      7209      7209      7128      7127      6440      6440      6550      6550      6536      6536      7168      7168      7288      7288 
dram[4]:      7488      7488      7209      7209      7033      7032      6558      6558      6550      6550      6536      6536      7167      7167      7291      7291 
dram[5]:      7370      7370      7307      7307      7030      7029      6559      6559      6549      6549      6537      6537      7167      7167      7291      7291 
dram[6]:      7370      7370      7307      7307      7010      7010      6559      6559      6549      6549      6537      6537      7050      7050      7409      7409 
dram[7]:      7369      7369      7308      7308      7008      7007      6560      6560      6471      6471      6655      6655      7050      7050      7409      7409 
dram[8]:      7369      7369      7308      7308      6970      6970      6560      6560      6471      6471      6655      6655      7050      7050      7409      7409 
dram[9]:      7487      7487      7308      7308      6968      6967      6559      6559      6471      6471      6655      6655      7050      7050      7291      7291 
dram[10]:      7487      7487      7307      7307      6973      6973      6559      6559      6471      6471      6577      6577      7167      7167      7291      7291 
total reads: 1227811
bank skew: 7488/6440 = 1.16
chip skew: 111664/111577 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:        535       505       560       496       553       457       499       471       545       491       710       562       651       545       539       514
dram[1]:        534       505       559       492       553       457       498       473       545       489       703       560       651       545       538       514
dram[2]:        539       510       557       493       552       456       501       473       544       490       702       561       645       544       535       510
dram[3]:        538       510       562       494       553       456       498       475       546       490       706       565       647       545       533       510
dram[4]:        537       509       560       495       549       457       499       472       546       490       706       566       646       545       535       510
dram[5]:        536       506       560       494       550       458       499       472       545       491       709       566       646       545       534       510
dram[6]:        534       506       560       493       549       456       499       473       545       490       708       567       643       547       537       513
dram[7]:        535       506       559       492       548       456       504       474       542       484       705       563       642       548       537       512
dram[8]:        532       507       568       496       551       455       504       474       540       485       705       564       641       545       536       513
dram[9]:        536       509       568       496       549       455       501       474       541       484       705       564       639       546       535       508
dram[10]:        536       509       565       496       551       454       502       474       540       484       721       565       642       544       534       510
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2588153 n_act=20134 n_pre=20118 n_req=165163 n_rd=446308 n_write=214344 bw_util=0.4017
n_activity=2245940 dram_eff=0.5883
bk0: 29484a 3007633i bk1: 29480a 3024047i bk2: 29308a 3015379i bk3: 29308a 3023183i bk4: 28036a 3033450i bk5: 28036a 3040291i bk6: 25764a 3048879i bk7: 25764a 3058961i bk8: 26196a 3046936i bk9: 26196a 3046848i bk10: 26152a 3044871i bk11: 26152a 3056003i bk12: 28668a 3020710i bk13: 28668a 3028544i bk14: 29548a 2997560i bk15: 29548a 3006867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbaf7e54c60 :  mf: uid=25064560, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10435183), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587595 n_act=20330 n_pre=20314 n_req=165205 n_rd=446474 n_write=214344 bw_util=0.4018
n_activity=2249154 dram_eff=0.5876
bk0: 29480a 3010694i bk1: 29480a 3024613i bk2: 28840a 3017068i bk3: 28838a 3025684i bk4: 28512a 3024525i bk5: 28512a 3028510i bk6: 25768a 3049913i bk7: 25768a 3057770i bk8: 26196a 3045451i bk9: 26196a 3054448i bk10: 26224a 3050608i bk11: 26224a 3056324i bk12: 28672a 3020482i bk13: 28672a 3024755i bk14: 29548a 3003446i bk15: 29544a 3004875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587735 n_act=20113 n_pre=20097 n_req=165278 n_rd=446616 n_write=214496 bw_util=0.402
n_activity=2245607 dram_eff=0.5888
bk0: 29952a 3000169i bk1: 29952a 3016996i bk2: 28836a 3016323i bk3: 28836a 3030228i bk4: 28512a 3026800i bk5: 28512a 3031339i bk6: 25760a 3049310i bk7: 25760a 3056053i bk8: 26200a 3046044i bk9: 26200a 3047952i bk10: 26224a 3043609i bk11: 26224a 3056870i bk12: 28672a 3019006i bk13: 28672a 3029145i bk14: 29152a 3001982i bk15: 29152a 3007208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12091
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587303 n_act=20487 n_pre=20471 n_req=165199 n_rd=446452 n_write=214344 bw_util=0.4018
n_activity=2245763 dram_eff=0.5885
bk0: 29952a 3001395i bk1: 29952a 3015803i bk2: 28836a 3016743i bk3: 28836a 3025330i bk4: 28512a 3024075i bk5: 28508a 3031547i bk6: 25760a 3048482i bk7: 25760a 3052003i bk8: 26200a 3040287i bk9: 26200a 3048480i bk10: 26144a 3048984i bk11: 26144a 3055713i bk12: 28672a 3015715i bk13: 28672a 3020179i bk14: 29152a 3005824i bk15: 29152a 3010241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13094
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587673 n_act=20122 n_pre=20106 n_req=165289 n_rd=446652 n_write=214504 bw_util=0.402
n_activity=2245469 dram_eff=0.5889
bk0: 29952a 3004567i bk1: 29952a 3015549i bk2: 28836a 3018327i bk3: 28836a 3025916i bk4: 28132a 3030377i bk5: 28128a 3035746i bk6: 26232a 3042599i bk7: 26232a 3051914i bk8: 26200a 3043143i bk9: 26200a 3047277i bk10: 26144a 3046480i bk11: 26144a 3058914i bk12: 28668a 3015653i bk13: 28668a 3027165i bk14: 29164a 3004029i bk15: 29164a 3011171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12247
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587643 n_act=20305 n_pre=20289 n_req=165205 n_rd=446476 n_write=214344 bw_util=0.4018
n_activity=2247640 dram_eff=0.588
bk0: 29480a 3004191i bk1: 29480a 3019834i bk2: 29228a 3014923i bk3: 29228a 3017330i bk4: 28120a 3029715i bk5: 28116a 3032986i bk6: 26236a 3046528i bk7: 26236a 3054256i bk8: 26196a 3044098i bk9: 26196a 3048662i bk10: 26148a 3049184i bk11: 26148a 3059670i bk12: 28668a 3018636i bk13: 28668a 3023733i bk14: 29164a 3009666i bk15: 29164a 3012984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12814
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587795 n_act=20303 n_pre=20287 n_req=165168 n_rd=446328 n_write=214344 bw_util=0.4017
n_activity=2242083 dram_eff=0.5893
bk0: 29480a 3006646i bk1: 29480a 3019722i bk2: 29228a 3014740i bk3: 29228a 3022052i bk4: 28040a 3027985i bk5: 28040a 3035451i bk6: 26236a 3042182i bk7: 26236a 3052206i bk8: 26196a 3043693i bk9: 26196a 3048216i bk10: 26148a 3043625i bk11: 26148a 3058416i bk12: 28200a 3019813i bk13: 28200a 3030311i bk14: 29636a 3001921i bk15: 29636a 3001885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14247
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587037 n_act=20372 n_pre=20356 n_req=165323 n_rd=446636 n_write=214656 bw_util=0.4021
n_activity=2241891 dram_eff=0.5899
bk0: 29476a 3006221i bk1: 29476a 3021992i bk2: 29232a 3011515i bk3: 29232a 3018339i bk4: 28032a 3029021i bk5: 28028a 3036327i bk6: 26240a 3043679i bk7: 26240a 3051570i bk8: 25884a 3042974i bk9: 25884a 3051009i bk10: 26620a 3040449i bk11: 26620a 3048577i bk12: 28200a 3023484i bk13: 28200a 3032388i bk14: 29636a 3002116i bk15: 29636a 3007014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11606
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587765 n_act=20314 n_pre=20298 n_req=165170 n_rd=446336 n_write=214344 bw_util=0.4017
n_activity=2244437 dram_eff=0.5887
bk0: 29476a 3011412i bk1: 29476a 3020440i bk2: 29232a 3015465i bk3: 29232a 3023822i bk4: 27880a 3032055i bk5: 27880a 3037573i bk6: 26240a 3041389i bk7: 26240a 3048715i bk8: 25884a 3045117i bk9: 25884a 3052985i bk10: 26620a 3042289i bk11: 26620a 3049786i bk12: 28200a 3020218i bk13: 28200a 3031871i bk14: 29636a 3001897i bk15: 29636a 3002422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11727
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587753 n_act=20334 n_pre=20318 n_req=165163 n_rd=446308 n_write=214344 bw_util=0.4017
n_activity=2243696 dram_eff=0.5889
bk0: 29948a 3000701i bk1: 29948a 3012661i bk2: 29232a 3012376i bk3: 29232a 3020982i bk4: 27872a 3037129i bk5: 27868a 3040423i bk6: 26236a 3044446i bk7: 26236a 3052194i bk8: 25884a 3046810i bk9: 25884a 3052296i bk10: 26620a 3041860i bk11: 26620a 3047087i bk12: 28200a 3023564i bk13: 28200a 3028814i bk14: 29164a 3002732i bk15: 29164a 3013371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11603
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3289057 n_nop=2587009 n_act=20376 n_pre=20360 n_req=165328 n_rd=446656 n_write=214656 bw_util=0.4021
n_activity=2249386 dram_eff=0.588
bk0: 29948a 3004362i bk1: 29948a 3017211i bk2: 29228a 3016241i bk3: 29228a 3019991i bk4: 27892a 3032860i bk5: 27892a 3039094i bk6: 26236a 3043744i bk7: 26236a 3052153i bk8: 25884a 3048915i bk9: 25884a 3054970i bk10: 26308a 3044536i bk11: 26308a 3053864i bk12: 28668a 3013524i bk13: 28668a 3022832i bk14: 29164a 3009793i bk15: 29164a 3010502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55789, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55788, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[2]: Access = 82435, Miss = 55810, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55809, Miss_rate = 0.677, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55827, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55827, Miss_rate = 0.677, Pending_hits = 1559, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55807, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55806, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55832, Miss_rate = 0.677, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[9]: Access = 82513, Miss = 55831, Miss_rate = 0.677, Pending_hits = 1558, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55810, Miss_rate = 0.677, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55809, Miss_rate = 0.677, Pending_hits = 1548, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55791, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55791, Miss_rate = 0.677, Pending_hits = 1531, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55830, Miss_rate = 0.676, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55829, Miss_rate = 0.676, Pending_hits = 1558, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55792, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55792, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55789, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55788, Miss_rate = 0.677, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55832, Miss_rate = 0.676, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55832, Miss_rate = 0.676, Pending_hits = 1540, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1227811
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20362
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 565811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 638113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59567
	minimum = 6
	maximum = 51
Network latency average = 8.46537
	minimum = 6
	maximum = 47
Slowest packet = 3618701
Flit latency average = 6.94423
	minimum = 6
	maximum = 43
Slowest flit = 9973800
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239015
	minimum = 0.018914 (at node 5)
	maximum = 0.028371 (at node 0)
Accepted packet rate average = 0.0239015
	minimum = 0.018914 (at node 5)
	maximum = 0.028371 (at node 0)
Injected flit rate average = 0.0658762
	minimum = 0.0435844 (at node 5)
	maximum = 0.087323 (at node 42)
Accepted flit rate average= 0.0658762
	minimum = 0.0606481 (at node 5)
	maximum = 0.0909722 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.87285 (39 samples)
	minimum = 6 (39 samples)
	maximum = 86.5385 (39 samples)
Network latency average = 8.64689 (39 samples)
	minimum = 6 (39 samples)
	maximum = 81.8205 (39 samples)
Flit latency average = 7.20786 (39 samples)
	minimum = 6 (39 samples)
	maximum = 77.9744 (39 samples)
Fragmentation average = 0.0230711 (39 samples)
	minimum = 0 (39 samples)
	maximum = 34.7949 (39 samples)
Injected packet rate average = 0.0230643 (39 samples)
	minimum = 0.0182516 (39 samples)
	maximum = 0.0273769 (39 samples)
Accepted packet rate average = 0.0230643 (39 samples)
	minimum = 0.0182516 (39 samples)
	maximum = 0.0273769 (39 samples)
Injected flit rate average = 0.0635688 (39 samples)
	minimum = 0.0420568 (39 samples)
	maximum = 0.0842708 (39 samples)
Accepted flit rate average = 0.0635688 (39 samples)
	minimum = 0.0585255 (39 samples)
	maximum = 0.0877861 (39 samples)
Injected packet size average = 2.75616 (39 samples)
Accepted packet size average = 2.75616 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 34 sec (4774 sec)
gpgpu_simulation_rate = 235673 (inst/sec)
gpgpu_simulation_rate = 2185 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39510
gpu_sim_insn = 28848876
gpu_ipc =     730.1664
gpu_tot_sim_cycle = 10696844
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     107.8781
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 83580
gpu_stall_icnt2sh    = 20561
partiton_reqs_in_parallel = 869220
partiton_reqs_in_parallel_total    = 38885768
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7165
partiton_reqs_in_parallel_util = 869220
partiton_reqs_in_parallel_util_total    = 38885768
gpu_sim_cycle_parition_util = 39510
gpu_tot_sim_cycle_parition_util    = 1770200
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9676
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     111.5625 GB/Sec
L2_BW_total  =      16.4872 GB/Sec
gpu_total_sim_rate=236320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23165938
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193089, 185561, 185880, 192637, 193128, 185616, 185910, 192667, 53204, 51034, 51233, 34934, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 168756
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 166063
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1204683	W0_Idle:3519728	W0_Scoreboard:56329859	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2035 
maxdqlatency = 0 
maxmflatency = 86766 
averagemflatency = 532 
max_icnt2mem_latency = 86493 
max_icnt2sh_latency = 10696843 
mrq_lat_table:826371 	129458 	90590 	199558 	245654 	193185 	112844 	51282 	11483 	3608 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1190062 	653686 	1709 	23 	256 	1098 	1534 	4288 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	59 	1681909 	77133 	398 	0 	86422 	5 	0 	16 	14 	336 	1419 	1147 	4274 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1054922 	197348 	3118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1008 	14112 	30240 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2935 	212 	1 	2 	3 	6 	9 	13 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     61723     61853     62690     63070     62981     63377     62324     62655     63161     63362     61372     61286     60991     61447     61972     62384 
dram[1]:     61709     61713     62650     63070     62972     63406     62319     62618     63237     63575     61445     61360     61040     61525     61878     62285 
dram[2]:     61765     62138     62692     62883     63024     63428     62332     62693     63122     63391     61421     61318     60991     61473     61913     62359 
dram[3]:     61707     62088     62715     62813     63033     63387     62317     62591     63287     63528     61450     61368     61133     61496     61920     62320 
dram[4]:     61723     62149     62701     62700     63017     63409     62326     62682     63102     63408     61483     61505     61051     61481     62050     62466 
dram[5]:     61678     62155     62632     63044     63008     63430     62326     62679     63167     63445     61481     61770     61017     61457     61981     62359 
dram[6]:     61937     62355     62739     63184     63075     63446     62316     62676     63166     63431     61510     62064     60994     61008     61815     62246 
dram[7]:     61817     62248     62681     63091     63006     63172     62344     62668     63139     63424     61524     61431     61089     61025     61920     62294 
dram[8]:     61891     62286     62721     63114     63053     63492     62341     62708     63232     63466     61536     61562     61090     61009     61775     62181 
dram[9]:     61706     62118     62724     63043     63028     63373     62312     62697     63118     63426     61454     61377     61014     60910     62021     62218 
dram[10]:     61839     62258     62717     63170     63032     63462     62316     62648     63158     63430     61494     61527     61050     61538     61749     61885 
average row accesses per activate:
dram[0]:  8.257687  7.965395  8.614615  8.654559  7.490085  7.479491  8.187818  8.105528  8.204301  8.097143  7.803953  7.605547  9.037437  8.860522  7.722867  7.754626 
dram[1]:  8.853218  8.797972  7.695927  7.589335  7.135884  6.881680  9.165720  8.815119  8.801242  8.708516  7.538110  7.447289  8.274181  8.029564  8.151297  7.592618 
dram[2]:  8.609865  8.433382  8.880065  8.766400  7.349185  7.329268  8.563717  8.270940  8.471392  8.006456  8.034119  7.690513  8.941564  8.796762  7.311184  7.087372 
dram[3]:  8.747152  8.820827  7.940580  7.849570  7.052151  6.925096  9.376938  8.594138  8.032389  7.916999  7.506860  7.518321  8.520784  8.286804  7.903983  7.253916 
dram[4]:  8.793893  8.396502  8.641955  8.301516  7.334254  7.136425  8.564767  8.390863  8.343145  8.071603  8.586748  8.106173  8.642005  8.298701  7.505739  7.176243 
dram[5]:  8.461366  8.137807  8.039625  7.914185  7.372917  7.182679  9.392992  9.270094  7.624135  7.878475  7.943548  7.612056  8.853301  8.573796  7.811666  7.260614 
dram[6]:  8.832419  8.281204  8.663820  8.623648  7.164300  7.140162  8.536144  8.238372  8.602776  8.342304  8.127063  8.167496  7.957304  7.658976  7.591578  7.238369 
dram[7]:  8.505279  8.347891  7.837079  7.591837  7.732847  7.335873  9.236499  9.168207  7.288275  7.097455  8.164240  8.059904  8.994920  9.017827  7.694445  7.308237 
dram[8]:  8.602593  8.226112  8.519084  8.532110  6.908673  7.028743  8.747795  8.686515  8.305532  7.914842  8.111736  8.151050  8.318716  8.177829  7.800138  7.197085 
dram[9]:  8.055244  8.038381  8.028777  8.098694  7.928356  7.650655  8.809058  8.840464  7.490407  7.139722  8.257774  7.958202  9.229365  8.587712  7.395875  7.371353 
dram[10]:  8.971184  8.494838  8.181085  8.145255  6.993351  6.919737  8.952166  8.824733  8.006563  7.678993  7.906847  7.856804  8.298701  8.016974  7.934333  7.608487 
average row locality = 1864115/231883 = 8.039033
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7560      7559      7519      7519      7196      7196      6598      6598      6719      6719      6712      6712      7343      7343      7574      7574 
dram[1]:      7559      7559      7399      7399      7318      7318      6599      6599      6719      6719      6730      6730      7344      7344      7574      7573 
dram[2]:      7680      7680      7398      7398      7318      7318      6597      6597      6720      6720      6730      6730      7344      7344      7473      7473 
dram[3]:      7680      7680      7398      7398      7318      7317      6597      6597      6720      6720      6709      6709      7344      7344      7473      7473 
dram[4]:      7680      7680      7398      7398      7220      7219      6718      6718      6720      6720      6709      6709      7343      7343      7476      7476 
dram[5]:      7559      7559      7499      7499      7217      7216      6719      6719      6719      6719      6710      6710      7343      7343      7476      7476 
dram[6]:      7559      7559      7499      7499      7196      7196      6719      6719      6719      6719      6710      6710      7223      7223      7597      7597 
dram[7]:      7558      7558      7500      7500      7194      7193      6720      6720      6639      6639      6831      6831      7223      7223      7597      7597 
dram[8]:      7558      7558      7500      7500      7155      7155      6720      6720      6639      6639      6831      6831      7223      7223      7597      7597 
dram[9]:      7679      7679      7500      7500      7153      7152      6719      6719      6640      6640      6831      6831      7223      7223      7476      7476 
dram[10]:      7679      7679      7499      7499      7158      7158      6719      6719      6640      6640      6751      6751      7343      7343      7476      7476 
total reads: 1259315
bank skew: 7680/6597 = 1.16
chip skew: 114530/114441 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:        527       498       551       489       545       450       492       465       537       484       697       553       641       538       531       507
dram[1]:        526       498       550       485       544       451       491       467       537       482       691       552       641       538       530       507
dram[2]:        531       503       548       486       543       450       494       467       536       483       690       552       636       537       528       503
dram[3]:        530       502       553       487       544       450       491       469       538       483       694       557       637       538       526       503
dram[4]:        529       502       551       488       541       450       492       466       538       483       694       558       636       538       528       503
dram[5]:        529       499       551       486       542       452       492       466       537       484       696       558       636       538       526       503
dram[6]:        527       499       551       486       540       449       492       467       537       483       696       559       633       540       529       506
dram[7]:        528       499       551       485       539       450       497       467       534       478       693       555       632       540       529       505
dram[8]:        524       500       559       489       542       448       497       468       532       478       693       555       632       538       529       506
dram[9]:        529       502       559       488       540       449       494       467       533       477       693       555       629       539       527       501
dram[10]:        529       502       556       489       542       448       496       467       532       478       708       557       633       537       526       503
maximum mf latency per bank:
dram[0]:      61194     60738     60940     60527     60138     59946     59708     59461     59941     59673     86765     61877     86523     62008     61589     61301
dram[1]:      61234     60905     61017     60600     60025     59790     59360     59006     59514     59129     86730     61837     86537     61930     61512     61251
dram[2]:      61719     61123     60587     60153     60305     59792     59645     59290     59913     59676     86736     61974     86528     61943     61560     61141
dram[3]:      61440     61066     61135     60568     60305     59890     59433     58948     59382     58918     86745     61917     86531     61852     61456     61070
dram[4]:      61586     61144     60591     60064     60449     60233     59426     59236     59421     59020     86733     61873     86527     61848     61360     61033
dram[5]:      61552     61276     61049     60612     59986     59503     59609     59265     59377     58916     86748     61747     86535     61757     61503     61263
dram[6]:      61555     61033     61261     60880     60388     60338     59346     59005     59708     59241     86738     61862     86528     85148     61316     61072
dram[7]:      61443     61081     60951     60592     59882     59427     59760     59438     60023     59660     86744     61890     86541     85980     61625     61297
dram[8]:      61134     60678     61035     60713     60369     60139     59383     59103     59507     58984     86733     61897     86527     61765     61332     61046
dram[9]:      61074     61014     60786     60416     60193     59817     59560     59633     59856     59531     86766     61974     86523     61627     61543     61248
dram[10]:      61407     60918     61009     60684     60478     60102     59398     58957     59222     58935     86732     61813     86531     61998     61483     61110
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642976 n_act=20928 n_pre=20912 n_req=169401 n_rd=457764 n_write=219840 bw_util=0.403
n_activity=2305248 dram_eff=0.5879
bk0: 30240a 3073701i bk1: 30236a 3090079i bk2: 30076a 3081151i bk3: 30076a 3089160i bk4: 28784a 3099709i bk5: 28784a 3107117i bk6: 26392a 3116520i bk7: 26392a 3126037i bk8: 26876a 3113492i bk9: 26876a 3113557i bk10: 26848a 3111559i bk11: 26848a 3123059i bk12: 29372a 3087253i bk13: 29372a 3095368i bk14: 30296a 3063368i bk15: 30296a 3072675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642432 n_act=21116 n_pre=21100 n_req=169443 n_rd=457932 n_write=219840 bw_util=0.4031
n_activity=2308080 dram_eff=0.5873
bk0: 30236a 3076502i bk1: 30236a 3090799i bk2: 29596a 3083000i bk3: 29596a 3091635i bk4: 29272a 3090241i bk5: 29272a 3094280i bk6: 26396a 3117028i bk7: 26396a 3124914i bk8: 26876a 3112162i bk9: 26876a 3121859i bk10: 26920a 3117419i bk11: 26920a 3123342i bk12: 29376a 3086842i bk13: 29376a 3091746i bk14: 30296a 3069405i bk15: 30292a 3071022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13397
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642554 n_act=20901 n_pre=20885 n_req=169520 n_rd=458080 n_write=220000 bw_util=0.4033
n_activity=2304101 dram_eff=0.5886
bk0: 30720a 3065746i bk1: 30720a 3083356i bk2: 29592a 3082675i bk3: 29592a 3096372i bk4: 29272a 3092463i bk5: 29272a 3097360i bk6: 26388a 3116475i bk7: 26388a 3123108i bk8: 26880a 3113043i bk9: 26880a 3115087i bk10: 26920a 3110247i bk11: 26920a 3124035i bk12: 29376a 3085675i bk13: 29376a 3095990i bk14: 29892a 3067605i bk15: 29892a 3073183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642114 n_act=21287 n_pre=21271 n_req=169437 n_rd=457908 n_write=219840 bw_util=0.4031
n_activity=2304303 dram_eff=0.5882
bk0: 30720a 3067172i bk1: 30720a 3082047i bk2: 29592a 3082253i bk3: 29592a 3091343i bk4: 29272a 3089896i bk5: 29268a 3096960i bk6: 26388a 3115513i bk7: 26388a 3119622i bk8: 26880a 3106953i bk9: 26880a 3115960i bk10: 26836a 3115842i bk11: 26836a 3122686i bk12: 29376a 3081823i bk13: 29376a 3087053i bk14: 29892a 3071751i bk15: 29892a 3076307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbaec583390 :  mf: uid=25707204, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10696843), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642486 n_act=20922 n_pre=20906 n_req=169527 n_rd=458106 n_write=220000 bw_util=0.4033
n_activity=2304232 dram_eff=0.5886
bk0: 30720a 3070056i bk1: 30720a 3081284i bk2: 29592a 3084490i bk3: 29592a 3091809i bk4: 28880a 3096001i bk5: 28874a 3101716i bk6: 26872a 3109624i bk7: 26872a 3118814i bk8: 26880a 3110052i bk9: 26880a 3114283i bk10: 26836a 3113626i bk11: 26836a 3126230i bk12: 29372a 3081771i bk13: 29372a 3093811i bk14: 29904a 3069785i bk15: 29904a 3076868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13168
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642458 n_act=21103 n_pre=21087 n_req=169443 n_rd=457932 n_write=219840 bw_util=0.4031
n_activity=2306549 dram_eff=0.5877
bk0: 30236a 3070138i bk1: 30236a 3085868i bk2: 29996a 3080428i bk3: 29996a 3083593i bk4: 28868a 3095658i bk5: 28864a 3099176i bk6: 26876a 3113405i bk7: 26876a 3121651i bk8: 26876a 3110907i bk9: 26876a 3115633i bk10: 26840a 3115935i bk11: 26840a 3126894i bk12: 29372a 3085302i bk13: 29372a 3090524i bk14: 29904a 3075954i bk15: 29904a 3079382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13558
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642626 n_act=21097 n_pre=21081 n_req=169404 n_rd=457776 n_write=219840 bw_util=0.4031
n_activity=2300762 dram_eff=0.589
bk0: 30236a 3072676i bk1: 30236a 3086050i bk2: 29996a 3080521i bk3: 29996a 3088013i bk4: 28784a 3094027i bk5: 28784a 3101383i bk6: 26876a 3109133i bk7: 26876a 3119122i bk8: 26876a 3110526i bk9: 26876a 3115200i bk10: 26840a 3110376i bk11: 26840a 3125710i bk12: 28892a 3086593i bk13: 28892a 3097046i bk14: 30388a 3067718i bk15: 30388a 3067481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14844
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2641920 n_act=21132 n_pre=21116 n_req=169563 n_rd=458092 n_write=220160 bw_util=0.4034
n_activity=2300330 dram_eff=0.5897
bk0: 30232a 3072221i bk1: 30232a 3087868i bk2: 30000a 3077002i bk3: 30000a 3084381i bk4: 28776a 3095096i bk5: 28772a 3102718i bk6: 26880a 3110726i bk7: 26880a 3118697i bk8: 26556a 3109384i bk9: 26556a 3117934i bk10: 27324a 3107408i bk11: 27324a 3115731i bk12: 28892a 3090385i bk13: 28892a 3099459i bk14: 30388a 3068375i bk15: 30388a 3072812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12451
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbaec50ee80 :  mf: uid=25707202, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10696838), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642624 n_act=21094 n_pre=21078 n_req=169406 n_rd=457784 n_write=219840 bw_util=0.4031
n_activity=2303153 dram_eff=0.5884
bk0: 30232a 3077254i bk1: 30232a 3086642i bk2: 30000a 3081424i bk3: 30000a 3089839i bk4: 28620a 3098027i bk5: 28620a 3103903i bk6: 26880a 3108080i bk7: 26880a 3115909i bk8: 26556a 3112120i bk9: 26556a 3119953i bk10: 27324a 3109195i bk11: 27324a 3116481i bk12: 28892a 3086717i bk13: 28892a 3098478i bk14: 30388a 3067646i bk15: 30388a 3068340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2642556 n_act=21138 n_pre=21122 n_req=169401 n_rd=457764 n_write=219840 bw_util=0.403
n_activity=2302856 dram_eff=0.5885
bk0: 30716a 3066794i bk1: 30716a 3078524i bk2: 30000a 3078263i bk3: 30000a 3086695i bk4: 28612a 3103287i bk5: 28608a 3106699i bk6: 26876a 3111382i bk7: 26876a 3119291i bk8: 26560a 3113414i bk9: 26560a 3119318i bk10: 27324a 3108681i bk11: 27324a 3114310i bk12: 28892a 3090516i bk13: 28892a 3095879i bk14: 29904a 3069084i bk15: 29904a 3079508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbaec58f440 :  mf: uid=25707203, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10696842), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3362420 n_nop=2641824 n_act=21166 n_pre=21150 n_req=169570 n_rd=458120 n_write=220160 bw_util=0.4034
n_activity=2307631 dram_eff=0.5879
bk0: 30716a 3069789i bk1: 30716a 3082801i bk2: 29996a 3081928i bk3: 29996a 3085754i bk4: 28632a 3098781i bk5: 28632a 3105643i bk6: 26876a 3110612i bk7: 26876a 3119064i bk8: 26560a 3115791i bk9: 26560a 3122005i bk10: 27004a 3111326i bk11: 27004a 3121046i bk12: 29372a 3079758i bk13: 29372a 3089418i bk14: 29904a 3075816i bk15: 29904a 3076626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 57221, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 57220, Miss_rate = 0.677, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[2]: Access = 84548, Miss = 57242, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 57241, Miss_rate = 0.677, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 57260, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 57260, Miss_rate = 0.677, Pending_hits = 1569, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 57239, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 57238, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 57264, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[9]: Access = 84628, Miss = 57263, Miss_rate = 0.677, Pending_hits = 1569, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 57242, Miss_rate = 0.677, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 57241, Miss_rate = 0.677, Pending_hits = 1558, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 57222, Miss_rate = 0.677, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 57222, Miss_rate = 0.677, Pending_hits = 1538, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 57262, Miss_rate = 0.676, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 57261, Miss_rate = 0.676, Pending_hits = 1567, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 57223, Miss_rate = 0.677, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 57223, Miss_rate = 0.677, Pending_hits = 1556, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 57221, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 57220, Miss_rate = 0.677, Pending_hits = 1534, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 57265, Miss_rate = 0.676, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 57265, Miss_rate = 0.676, Pending_hits = 1550, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1259315
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20537
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 580636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5521
	minimum = 6
	maximum = 44
Network latency average = 8.42333
	minimum = 6
	maximum = 42
Slowest packet = 3629046
Flit latency average = 6.88759
	minimum = 6
	maximum = 38
Slowest flit = 10074772
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023541
	minimum = 0.0186287 (at node 0)
	maximum = 0.027943 (at node 7)
Accepted packet rate average = 0.023541
	minimum = 0.0186287 (at node 0)
	maximum = 0.027943 (at node 7)
Injected flit rate average = 0.0648824
	minimum = 0.0429269 (at node 0)
	maximum = 0.0860057 (at node 42)
Accepted flit rate average= 0.0648824
	minimum = 0.0597332 (at node 0)
	maximum = 0.0895998 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.86483 (40 samples)
	minimum = 6 (40 samples)
	maximum = 85.475 (40 samples)
Network latency average = 8.6413 (40 samples)
	minimum = 6 (40 samples)
	maximum = 80.825 (40 samples)
Flit latency average = 7.19985 (40 samples)
	minimum = 6 (40 samples)
	maximum = 76.975 (40 samples)
Fragmentation average = 0.0224943 (40 samples)
	minimum = 0 (40 samples)
	maximum = 33.925 (40 samples)
Injected packet rate average = 0.0230762 (40 samples)
	minimum = 0.018261 (40 samples)
	maximum = 0.0273911 (40 samples)
Accepted packet rate average = 0.0230762 (40 samples)
	minimum = 0.018261 (40 samples)
	maximum = 0.0273911 (40 samples)
Injected flit rate average = 0.0636017 (40 samples)
	minimum = 0.0420786 (40 samples)
	maximum = 0.0843142 (40 samples)
Accepted flit rate average = 0.0636017 (40 samples)
	minimum = 0.0585557 (40 samples)
	maximum = 0.0878315 (40 samples)
Injected packet size average = 2.75616 (40 samples)
Accepted packet size average = 2.75616 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 23 sec (4883 sec)
gpgpu_simulation_rate = 236320 (inst/sec)
gpgpu_simulation_rate = 2190 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62726 Tlb_miss: 3500 Tlb_hit_rate: 0.947151
Shader1: Tlb_access: 66812 Tlb_hit: 63080 Tlb_miss: 3732 Tlb_hit_rate: 0.944142
Shader2: Tlb_access: 66812 Tlb_hit: 63027 Tlb_miss: 3785 Tlb_hit_rate: 0.943349
Shader3: Tlb_access: 66812 Tlb_hit: 63184 Tlb_miss: 3628 Tlb_hit_rate: 0.945698
Shader4: Tlb_access: 66812 Tlb_hit: 63184 Tlb_miss: 3628 Tlb_hit_rate: 0.945698
Shader5: Tlb_access: 66812 Tlb_hit: 63154 Tlb_miss: 3658 Tlb_hit_rate: 0.945249
Shader6: Tlb_access: 66812 Tlb_hit: 63097 Tlb_miss: 3715 Tlb_hit_rate: 0.944396
Shader7: Tlb_access: 66812 Tlb_hit: 63175 Tlb_miss: 3637 Tlb_hit_rate: 0.945564
Shader8: Tlb_access: 66812 Tlb_hit: 63190 Tlb_miss: 3622 Tlb_hit_rate: 0.945788
Shader9: Tlb_access: 66812 Tlb_hit: 63141 Tlb_miss: 3671 Tlb_hit_rate: 0.945055
Shader10: Tlb_access: 66812 Tlb_hit: 63093 Tlb_miss: 3719 Tlb_hit_rate: 0.944336
Shader11: Tlb_access: 66812 Tlb_hit: 63288 Tlb_miss: 3524 Tlb_hit_rate: 0.947255
Shader12: Tlb_access: 66812 Tlb_hit: 63307 Tlb_miss: 3505 Tlb_hit_rate: 0.947539
Shader13: Tlb_access: 66226 Tlb_hit: 62672 Tlb_miss: 3554 Tlb_hit_rate: 0.946335
Shader14: Tlb_access: 66226 Tlb_hit: 62637 Tlb_miss: 3589 Tlb_hit_rate: 0.945807
Shader15: Tlb_access: 66076 Tlb_hit: 62517 Tlb_miss: 3559 Tlb_hit_rate: 0.946138
Shader16: Tlb_access: 66076 Tlb_hit: 62533 Tlb_miss: 3543 Tlb_hit_rate: 0.946380
Shader17: Tlb_access: 66076 Tlb_hit: 62403 Tlb_miss: 3673 Tlb_hit_rate: 0.944412
Shader18: Tlb_access: 66076 Tlb_hit: 62358 Tlb_miss: 3718 Tlb_hit_rate: 0.943731
Shader19: Tlb_access: 66226 Tlb_hit: 62703 Tlb_miss: 3523 Tlb_hit_rate: 0.946803
Shader20: Tlb_access: 66226 Tlb_hit: 62702 Tlb_miss: 3524 Tlb_hit_rate: 0.946788
Shader21: Tlb_access: 66226 Tlb_hit: 62669 Tlb_miss: 3557 Tlb_hit_rate: 0.946290
Shader22: Tlb_access: 66226 Tlb_hit: 62601 Tlb_miss: 3625 Tlb_hit_rate: 0.945263
Shader23: Tlb_access: 66076 Tlb_hit: 62522 Tlb_miss: 3554 Tlb_hit_rate: 0.946213
Shader24: Tlb_access: 66076 Tlb_hit: 62558 Tlb_miss: 3518 Tlb_hit_rate: 0.946758
Shader25: Tlb_access: 66076 Tlb_hit: 62407 Tlb_miss: 3669 Tlb_hit_rate: 0.944473
Shader26: Tlb_access: 66076 Tlb_hit: 62363 Tlb_miss: 3713 Tlb_hit_rate: 0.943807
Shader27: Tlb_access: 66226 Tlb_hit: 62704 Tlb_miss: 3522 Tlb_hit_rate: 0.946818
Tlb_tot_access: 1860160 Tlb_tot_hit: 1758995, Tlb_tot_miss: 101165, Tlb_tot_hit_rate: 0.945615
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3500 Page_hit: 3035 Page_miss: 465 Page_hit_rate: 0.867143 Page_fault: 1 Page_pending: 463
Shader1: Page_table_access:3732 Page_hit: 3064 Page_miss: 668 Page_hit_rate: 0.821007 Page_fault: 1 Page_pending: 667
Shader2: Page_table_access:3785 Page_hit: 3117 Page_miss: 668 Page_hit_rate: 0.823514 Page_fault: 2 Page_pending: 663
Shader3: Page_table_access:3628 Page_hit: 2912 Page_miss: 716 Page_hit_rate: 0.802646 Page_fault: 2 Page_pending: 714
Shader4: Page_table_access:3628 Page_hit: 2912 Page_miss: 716 Page_hit_rate: 0.802646 Page_fault: 1 Page_pending: 714
Shader5: Page_table_access:3658 Page_hit: 2962 Page_miss: 696 Page_hit_rate: 0.809732 Page_fault: 0 Page_pending: 696
Shader6: Page_table_access:3715 Page_hit: 3019 Page_miss: 696 Page_hit_rate: 0.812651 Page_fault: 0 Page_pending: 696
Shader7: Page_table_access:3637 Page_hit: 2989 Page_miss: 648 Page_hit_rate: 0.821831 Page_fault: 0 Page_pending: 648
Shader8: Page_table_access:3622 Page_hit: 2974 Page_miss: 648 Page_hit_rate: 0.821093 Page_fault: 0 Page_pending: 648
Shader9: Page_table_access:3671 Page_hit: 3207 Page_miss: 464 Page_hit_rate: 0.873604 Page_fault: 0 Page_pending: 464
Shader10: Page_table_access:3719 Page_hit: 3255 Page_miss: 464 Page_hit_rate: 0.875235 Page_fault: 0 Page_pending: 464
Shader11: Page_table_access:3524 Page_hit: 3060 Page_miss: 464 Page_hit_rate: 0.868331 Page_fault: 0 Page_pending: 464
Shader12: Page_table_access:3505 Page_hit: 3041 Page_miss: 464 Page_hit_rate: 0.867618 Page_fault: 0 Page_pending: 464
Shader13: Page_table_access:3554 Page_hit: 3090 Page_miss: 464 Page_hit_rate: 0.869443 Page_fault: 0 Page_pending: 464
Shader14: Page_table_access:3589 Page_hit: 3125 Page_miss: 464 Page_hit_rate: 0.870716 Page_fault: 0 Page_pending: 464
Shader15: Page_table_access:3559 Page_hit: 3095 Page_miss: 464 Page_hit_rate: 0.869626 Page_fault: 1 Page_pending: 464
Shader16: Page_table_access:3543 Page_hit: 3079 Page_miss: 464 Page_hit_rate: 0.869038 Page_fault: 0 Page_pending: 464
Shader17: Page_table_access:3673 Page_hit: 3209 Page_miss: 464 Page_hit_rate: 0.873673 Page_fault: 0 Page_pending: 464
Shader18: Page_table_access:3718 Page_hit: 3254 Page_miss: 464 Page_hit_rate: 0.875202 Page_fault: 0 Page_pending: 464
Shader19: Page_table_access:3523 Page_hit: 3059 Page_miss: 464 Page_hit_rate: 0.868294 Page_fault: 1 Page_pending: 464
Shader20: Page_table_access:3524 Page_hit: 3060 Page_miss: 464 Page_hit_rate: 0.868331 Page_fault: 0 Page_pending: 464
Shader21: Page_table_access:3557 Page_hit: 3093 Page_miss: 464 Page_hit_rate: 0.869553 Page_fault: 1 Page_pending: 464
Shader22: Page_table_access:3625 Page_hit: 3161 Page_miss: 464 Page_hit_rate: 0.872000 Page_fault: 0 Page_pending: 464
Shader23: Page_table_access:3554 Page_hit: 3090 Page_miss: 464 Page_hit_rate: 0.869443 Page_fault: 0 Page_pending: 464
Shader24: Page_table_access:3518 Page_hit: 3054 Page_miss: 464 Page_hit_rate: 0.868107 Page_fault: 1 Page_pending: 464
Shader25: Page_table_access:3669 Page_hit: 3205 Page_miss: 464 Page_hit_rate: 0.873535 Page_fault: 0 Page_pending: 464
Shader26: Page_table_access:3713 Page_hit: 3249 Page_miss: 464 Page_hit_rate: 0.875034 Page_fault: 0 Page_pending: 464
Shader27: Page_table_access:3522 Page_hit: 3057 Page_miss: 465 Page_hit_rate: 0.867973 Page_fault: 1 Page_pending: 465
Page_talbe_tot_access: 101165 Page_tot_hit: 86427, Page_tot_miss 14738, Page_tot_hit_rate: 0.854317 Page_tot_fault: 12 Page_tot_pending: 14726
Total_memory_access_page_fault: 12, Average_latency 284555.375000
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.695588
[0-25]: 0.050012, [26-50]: 0.000000, [51-75]: 0.949988, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   493806 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(183.427414)
F:   223546----T:   225866 	 St: c0000000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(1.566509)
F:   225866----T:   228623 	 St: c0007000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(1.861580)
F:   228623----T:   230943 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(1.566509)
F:   230943----T:   233700 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(1.861580)
F:   233700----T:   235002 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   235002----T:   242849 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(5.298447)
F:   242849----T:   244151 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   244151----T:   248271 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   248271----T:   249573 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   249573----T:   253693 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   253693----T:   254995 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   254995----T:   270356 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(10.372046)
F:   270356----T:   271658 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   271658----T:   279505 	 St: c0231000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(5.298447)
F:   279505----T:   280807 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   280807----T:   296168 	 St: c0251000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(10.372046)
F:   296168----T:   297470 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   297470----T:   327888 	 St: c0081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(20.538826)
F:   329633----T:   330935 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   330935----T:   361353 	 St: c0291000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(20.538826)
F:   361353----T:   362655 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   362655----T:   423199 	 St: c0101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(40.880486)
F:   424956----T:   429307 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(2.937880)
F:   429307----T:   430609 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   430609----T:   487387 	 St: c0311000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(38.337608)
F:   715956----T:   757609 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.124916)
F:   979759----T:  1021391 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(28.110737)
F:  1243541----T:  1285103 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.063471)
F:  1507253----T:  1548722 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.000675)
F:  1770872----T:  1812461 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.081701)
F:  2034611----T:  2076065 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(27.990547)
F:  2298215----T:  2337652 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.628630)
F:  2559802----T:  2598796 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.329508)
F:  2820946----T:  2860274 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.555031)
F:  3082424----T:  3121385 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.307224)
F:  3343535----T:  3382999 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.646860)
F:  3605149----T:  3644107 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.305199)
F:  3866257----T:  3905672 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.613775)
F:  4127822----T:  4166733 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.273464)
F:  4388883----T:  4428179 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.533422)
F:  4650329----T:  4689268 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.292370)
F:  4911418----T:  4950543 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.417961)
F:  5172693----T:  5211642 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.299122)
F:  5433792----T:  5472869 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.385550)
F:  5695019----T:  5733937 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.278191)
F:  5956087----T:  5995355 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.514517)
F:  6217505----T:  6256544 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.359892)
F:  6478694----T:  6518046 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.571236)
F:  6740196----T:  6779182 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.324106)
F:  7001332----T:  7040562 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.488859)
F:  7262712----T:  7301483 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.178934)
F:  7523633----T:  7562620 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.324781)
F:  7784770----T:  7823628 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.237677)
F:  8045778----T:  8084985 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.473330)
F:  8307135----T:  8345944 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.204592)
F:  8568094----T:  8607176 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.388926)
F:  8829326----T:  8868120 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.194464)
F:  9090270----T:  9129498 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.487509)
F:  9351648----T:  9390511 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.241053)
F:  9612661----T:  9651662 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.334234)
F:  9873812----T:  9912634 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.213369)
F: 10134784----T: 10174120 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.560432)
F: 10396270----T: 10435184 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.275490)
F: 10657334----T: 10696844 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.677919)
F: 10696844----T: 10698146 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10696844----T: 10700964 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F: 10702266----T: 10703568 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10702266----T: 10706386 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F: 10707688----T: 10708990 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10707688----T: 10715535 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(5.298447)
F: 10716837----T: 10718139 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10716837----T: 10732198 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(10.372046)
F: 10733500----T: 10734802 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10733500----T: 10763918 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(20.538826)
F: 10765220----T: 10766522 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10765220----T: 10825764 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(40.880486)
F: 10827066----T: 10828368 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10827066----T: 10831186 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F: 10832488----T: 10833790 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10832488----T: 10836608 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F: 10837910----T: 10839212 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10837910----T: 10845757 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(5.298447)
F: 10847059----T: 10848361 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10847059----T: 10862420 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(10.372046)
F: 10863722----T: 10865024 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10863722----T: 10894140 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(20.538826)
F: 10895442----T: 10896744 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F: 10895442----T: 10940922 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(30.708981)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1810844(cycle), 1222.717041(us)
Tot_kernel_exec_time_and_fault_time: 2610584(cycle), 1762.717041(us)
Tot_memcpy_h2d_time: 260339(cycle), 175.785950(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 260339(cycle), 175.785950(us)
Tot_devicesync_time: 245380(cycle), 165.685349(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 245380(cycle), 165.685349(us)
GPGPU-Sim: *** exit detected ***
