{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670188421557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670188421564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 15:13:41 2022 " "Processing started: Sun Dec  4 15:13:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670188421564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670188421564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockGenerator -c clockGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockGenerator -c clockGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670188421564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670188422079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670188422079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockGenerator " "Found entity 1: clockGenerator" {  } { { "clockGenerator.bdf" "" { Schematic "U:/CPRE281/FinalProject/clockStuff/clockGenerator/clockGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670188428167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670188428167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockGenerator " "Elaborating entity \"clockGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670188428302 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst11 " "Primitive \"AND2\" of instance \"inst11\" not used" {  } { { "clockGenerator.bdf" "" { Schematic "U:/CPRE281/FinalProject/clockStuff/clockGenerator/clockGenerator.bdf" { { 272 1040 1104 320 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670188428324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_5.v 1 1 " "Using design file divide_by_5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_5 " "Found entity 1: divide_by_5" {  } { { "divide_by_5.v" "" { Text "U:/CPRE281/FinalProject/clockStuff/clockGenerator/divide_by_5.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670188428536 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670188428536 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_5 " "Found the following files while searching for definition of entity \"divide_by_5\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_5.bdf " "File: divide_by_5.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1670188428537 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1670188428537 "|clockGenerator|divide_by_5:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_5 divide_by_5:inst6 " "Elaborating entity \"divide_by_5\" for hierarchy \"divide_by_5:inst6\"" {  } { { "clockGenerator.bdf" "inst6" { Schematic "U:/CPRE281/FinalProject/clockStuff/clockGenerator/clockGenerator.bdf" { { 424 968 1128 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670188428539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_10.v 1 1 " "Using design file divide_by_10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_10 " "Found entity 1: divide_by_10" {  } { { "divide_by_10.v" "" { Text "U:/CPRE281/FinalProject/clockStuff/clockGenerator/divide_by_10.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670188428689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670188428689 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_10 " "Found the following files while searching for definition of entity \"divide_by_10\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_10.bdf " "File: divide_by_10.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1670188428689 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1670188428689 "|clockGenerator|divide_by_10:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 divide_by_10:inst7 " "Elaborating entity \"divide_by_10\" for hierarchy \"divide_by_10:inst7\"" {  } { { "clockGenerator.bdf" "inst7" { Schematic "U:/CPRE281/FinalProject/clockStuff/clockGenerator/clockGenerator.bdf" { { 544 488 656 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670188428690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_2.v 1 1 " "Using design file divide_by_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_2 " "Found entity 1: divide_by_2" {  } { { "divide_by_2.v" "" { Text "U:/CPRE281/FinalProject/clockStuff/clockGenerator/divide_by_2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670188428826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670188428826 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_2 " "Found the following files while searching for definition of entity \"divide_by_2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_2.bdf " "File: divide_by_2.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1670188428826 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1670188428826 "|clockGenerator|divide_by_10:inst7|divide_by_2:b2v_div2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_2 divide_by_10:inst7\|divide_by_2:b2v_div2 " "Elaborating entity \"divide_by_2\" for hierarchy \"divide_by_10:inst7\|divide_by_2:b2v_div2\"" {  } { { "divide_by_10.v" "b2v_div2" { Text "U:/CPRE281/FinalProject/clockStuff/clockGenerator/divide_by_10.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670188428829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670188429520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670188430347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670188430347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670188430626 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670188430626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670188430626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670188430626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670188430734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 15:13:50 2022 " "Processing ended: Sun Dec  4 15:13:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670188430734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670188430734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670188430734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670188430734 ""}
