
F303_Encoder_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ec4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000154c  08005054  08005054  00015054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065a0  080065a0  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080065a0  080065a0  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080065a0  080065a0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065a0  080065a0  000165a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065a4  080065a4  000165a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080065a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  20000084  0800662c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005b4  0800662c  000205b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e74  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026d1  00000000  00000000  00034f28  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cf8  00000000  00000000  00037600  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bf0  00000000  00000000  000382f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001904d  00000000  00000000  00038ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c1e7  00000000  00000000  00051f35  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00084e02  00000000  00000000  0005e11c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e2f1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c2c  00000000  00000000  000e2f9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800503c 	.word	0x0800503c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	0800503c 	.word	0x0800503c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b8c:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <HAL_Init+0x28>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a07      	ldr	r2, [pc, #28]	; (8000bb0 <HAL_Init+0x28>)
 8000b92:	f043 0310 	orr.w	r3, r3, #16
 8000b96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f000 f949 	bl	8000e30 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f000 f808 	bl	8000bb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ba4:	f003 f948 	bl	8003e38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40022000 	.word	0x40022000

08000bb4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bbc:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <HAL_InitTick+0x54>)
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <HAL_InitTick+0x58>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f000 f961 	bl	8000e9a <HAL_SYSTICK_Config>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bde:	2301      	movs	r3, #1
 8000be0:	e00e      	b.n	8000c00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2b0f      	cmp	r3, #15
 8000be6:	d80a      	bhi.n	8000bfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be8:	2200      	movs	r2, #0
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	f000 f929 	bl	8000e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf4:	4a06      	ldr	r2, [pc, #24]	; (8000c10 <HAL_InitTick+0x5c>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	e000      	b.n	8000c00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000018 	.word	0x20000018
 8000c0c:	20000004 	.word	0x20000004
 8000c10:	20000000 	.word	0x20000000

08000c14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <HAL_IncTick+0x20>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	4b06      	ldr	r3, [pc, #24]	; (8000c38 <HAL_IncTick+0x24>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4413      	add	r3, r2
 8000c24:	4a04      	ldr	r2, [pc, #16]	; (8000c38 <HAL_IncTick+0x24>)
 8000c26:	6013      	str	r3, [r2, #0]
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	20000004 	.word	0x20000004
 8000c38:	200004d0 	.word	0x200004d0

08000c3c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <HAL_GetTick+0x14>)
 8000c42:	681b      	ldr	r3, [r3, #0]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	200004d0 	.word	0x200004d0

08000c54 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c5c:	f7ff ffee 	bl	8000c3c <HAL_GetTick>
 8000c60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c6c:	d005      	beq.n	8000c7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c6e:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <HAL_Delay+0x40>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	461a      	mov	r2, r3
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	4413      	add	r3, r2
 8000c78:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c7a:	bf00      	nop
 8000c7c:	f7ff ffde 	bl	8000c3c <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	68fa      	ldr	r2, [r7, #12]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d8f7      	bhi.n	8000c7c <HAL_Delay+0x28>
  {
  }
}
 8000c8c:	bf00      	nop
 8000c8e:	3710      	adds	r7, #16
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20000004 	.word	0x20000004

08000c98 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	f003 0307 	and.w	r3, r3, #7
 8000ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca8:	4b0c      	ldr	r3, [pc, #48]	; (8000cdc <NVIC_SetPriorityGrouping+0x44>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cae:	68ba      	ldr	r2, [r7, #8]
 8000cb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cca:	4a04      	ldr	r2, [pc, #16]	; (8000cdc <NVIC_SetPriorityGrouping+0x44>)
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	60d3      	str	r3, [r2, #12]
}
 8000cd0:	bf00      	nop
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce4:	4b04      	ldr	r3, [pc, #16]	; (8000cf8 <NVIC_GetPriorityGrouping+0x18>)
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	0a1b      	lsrs	r3, r3, #8
 8000cea:	f003 0307 	and.w	r3, r3, #7
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f003 021f 	and.w	r2, r3, #31
 8000d0c:	4907      	ldr	r1, [pc, #28]	; (8000d2c <NVIC_EnableIRQ+0x30>)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	2001      	movs	r0, #1
 8000d16:	fa00 f202 	lsl.w	r2, r0, r2
 8000d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000e100 	.word	0xe000e100

08000d30 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	da0b      	bge.n	8000d5c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	490c      	ldr	r1, [pc, #48]	; (8000d7c <NVIC_SetPriority+0x4c>)
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	f003 030f 	and.w	r3, r3, #15
 8000d50:	3b04      	subs	r3, #4
 8000d52:	0112      	lsls	r2, r2, #4
 8000d54:	b2d2      	uxtb	r2, r2
 8000d56:	440b      	add	r3, r1
 8000d58:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d5a:	e009      	b.n	8000d70 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b2da      	uxtb	r2, r3
 8000d60:	4907      	ldr	r1, [pc, #28]	; (8000d80 <NVIC_SetPriority+0x50>)
 8000d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d66:	0112      	lsls	r2, r2, #4
 8000d68:	b2d2      	uxtb	r2, r2
 8000d6a:	440b      	add	r3, r1
 8000d6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000ed00 	.word	0xe000ed00
 8000d80:	e000e100 	.word	0xe000e100

08000d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b089      	sub	sp, #36	; 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	f1c3 0307 	rsb	r3, r3, #7
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	bf28      	it	cs
 8000da2:	2304      	movcs	r3, #4
 8000da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3304      	adds	r3, #4
 8000daa:	2b06      	cmp	r3, #6
 8000dac:	d902      	bls.n	8000db4 <NVIC_EncodePriority+0x30>
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	3b03      	subs	r3, #3
 8000db2:	e000      	b.n	8000db6 <NVIC_EncodePriority+0x32>
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd6:	43d9      	mvns	r1, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ddc:	4313      	orrs	r3, r2
         );
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3724      	adds	r7, #36	; 0x24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
	...

08000dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dfc:	d301      	bcc.n	8000e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e00f      	b.n	8000e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e02:	4a0a      	ldr	r2, [pc, #40]	; (8000e2c <SysTick_Config+0x40>)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3b01      	subs	r3, #1
 8000e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e0a:	210f      	movs	r1, #15
 8000e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e10:	f7ff ff8e 	bl	8000d30 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <SysTick_Config+0x40>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1a:	4b04      	ldr	r3, [pc, #16]	; (8000e2c <SysTick_Config+0x40>)
 8000e1c:	2207      	movs	r2, #7
 8000e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	e000e010 	.word	0xe000e010

08000e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff ff2d 	bl	8000c98 <NVIC_SetPriorityGrouping>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b086      	sub	sp, #24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
 8000e52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e58:	f7ff ff42 	bl	8000ce0 <NVIC_GetPriorityGrouping>
 8000e5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	68b9      	ldr	r1, [r7, #8]
 8000e62:	6978      	ldr	r0, [r7, #20]
 8000e64:	f7ff ff8e 	bl	8000d84 <NVIC_EncodePriority>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e6e:	4611      	mov	r1, r2
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff ff5d 	bl	8000d30 <NVIC_SetPriority>
}
 8000e76:	bf00      	nop
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	4603      	mov	r3, r0
 8000e86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff ff35 	bl	8000cfc <NVIC_EnableIRQ>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b082      	sub	sp, #8
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ffa2 	bl	8000dec <SysTick_Config>
 8000ea8:	4603      	mov	r3, r0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b087      	sub	sp, #28
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000eca:	e14e      	b.n	800116a <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f000 8140 	beq.w	8001164 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d003      	beq.n	8000ef4 <HAL_GPIO_Init+0x40>
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	2b12      	cmp	r3, #18
 8000ef2:	d123      	bne.n	8000f3c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	08da      	lsrs	r2, r3, #3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3208      	adds	r2, #8
 8000efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f00:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	f003 0307 	and.w	r3, r3, #7
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	220f      	movs	r2, #15
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	691a      	ldr	r2, [r3, #16]
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	08da      	lsrs	r2, r3, #3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	3208      	adds	r2, #8
 8000f36:	6939      	ldr	r1, [r7, #16]
 8000f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	2203      	movs	r2, #3
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	4013      	ands	r3, r2
 8000f52:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 0203 	and.w	r2, r3, #3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d00b      	beq.n	8000f90 <HAL_GPIO_Init+0xdc>
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d007      	beq.n	8000f90 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f84:	2b11      	cmp	r3, #17
 8000f86:	d003      	beq.n	8000f90 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	2b12      	cmp	r3, #18
 8000f8e:	d130      	bne.n	8000ff2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	2203      	movs	r2, #3
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	68da      	ldr	r2, [r3, #12]
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	091b      	lsrs	r3, r3, #4
 8000fdc:	f003 0201 	and.w	r2, r3, #1
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	68db      	ldr	r3, [r3, #12]
 8000ff6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	689a      	ldr	r2, [r3, #8]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800102a:	2b00      	cmp	r3, #0
 800102c:	f000 809a 	beq.w	8001164 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001030:	4b55      	ldr	r3, [pc, #340]	; (8001188 <HAL_GPIO_Init+0x2d4>)
 8001032:	699b      	ldr	r3, [r3, #24]
 8001034:	4a54      	ldr	r2, [pc, #336]	; (8001188 <HAL_GPIO_Init+0x2d4>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	6193      	str	r3, [r2, #24]
 800103c:	4b52      	ldr	r3, [pc, #328]	; (8001188 <HAL_GPIO_Init+0x2d4>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001048:	4a50      	ldr	r2, [pc, #320]	; (800118c <HAL_GPIO_Init+0x2d8>)
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	089b      	lsrs	r3, r3, #2
 800104e:	3302      	adds	r3, #2
 8001050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001054:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	f003 0303 	and.w	r3, r3, #3
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	220f      	movs	r2, #15
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	43db      	mvns	r3, r3
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	4013      	ands	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001072:	d013      	beq.n	800109c <HAL_GPIO_Init+0x1e8>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a46      	ldr	r2, [pc, #280]	; (8001190 <HAL_GPIO_Init+0x2dc>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d00d      	beq.n	8001098 <HAL_GPIO_Init+0x1e4>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a45      	ldr	r2, [pc, #276]	; (8001194 <HAL_GPIO_Init+0x2e0>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d007      	beq.n	8001094 <HAL_GPIO_Init+0x1e0>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a44      	ldr	r2, [pc, #272]	; (8001198 <HAL_GPIO_Init+0x2e4>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d101      	bne.n	8001090 <HAL_GPIO_Init+0x1dc>
 800108c:	2303      	movs	r3, #3
 800108e:	e006      	b.n	800109e <HAL_GPIO_Init+0x1ea>
 8001090:	2305      	movs	r3, #5
 8001092:	e004      	b.n	800109e <HAL_GPIO_Init+0x1ea>
 8001094:	2302      	movs	r3, #2
 8001096:	e002      	b.n	800109e <HAL_GPIO_Init+0x1ea>
 8001098:	2301      	movs	r3, #1
 800109a:	e000      	b.n	800109e <HAL_GPIO_Init+0x1ea>
 800109c:	2300      	movs	r3, #0
 800109e:	697a      	ldr	r2, [r7, #20]
 80010a0:	f002 0203 	and.w	r2, r2, #3
 80010a4:	0092      	lsls	r2, r2, #2
 80010a6:	4093      	lsls	r3, r2
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80010ae:	4937      	ldr	r1, [pc, #220]	; (800118c <HAL_GPIO_Init+0x2d8>)
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	089b      	lsrs	r3, r3, #2
 80010b4:	3302      	adds	r3, #2
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010bc:	4b37      	ldr	r3, [pc, #220]	; (800119c <HAL_GPIO_Init+0x2e8>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	43db      	mvns	r3, r3
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	4013      	ands	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d003      	beq.n	80010e0 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010e0:	4a2e      	ldr	r2, [pc, #184]	; (800119c <HAL_GPIO_Init+0x2e8>)
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80010e6:	4b2d      	ldr	r3, [pc, #180]	; (800119c <HAL_GPIO_Init+0x2e8>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	43db      	mvns	r3, r3
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	4013      	ands	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d003      	beq.n	800110a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4313      	orrs	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800110a:	4a24      	ldr	r2, [pc, #144]	; (800119c <HAL_GPIO_Init+0x2e8>)
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001110:	4b22      	ldr	r3, [pc, #136]	; (800119c <HAL_GPIO_Init+0x2e8>)
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	43db      	mvns	r3, r3
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001134:	4a19      	ldr	r2, [pc, #100]	; (800119c <HAL_GPIO_Init+0x2e8>)
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <HAL_GPIO_Init+0x2e8>)
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	43db      	mvns	r3, r3
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	4013      	ands	r3, r2
 8001148:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4313      	orrs	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800115e:	4a0f      	ldr	r2, [pc, #60]	; (800119c <HAL_GPIO_Init+0x2e8>)
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	3301      	adds	r3, #1
 8001168:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	fa22 f303 	lsr.w	r3, r2, r3
 8001174:	2b00      	cmp	r3, #0
 8001176:	f47f aea9 	bne.w	8000ecc <HAL_GPIO_Init+0x18>
  }
}
 800117a:	bf00      	nop
 800117c:	371c      	adds	r7, #28
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40021000 	.word	0x40021000
 800118c:	40010000 	.word	0x40010000
 8001190:	48000400 	.word	0x48000400
 8001194:	48000800 	.word	0x48000800
 8001198:	48000c00 	.word	0x48000c00
 800119c:	40010400 	.word	0x40010400

080011a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	807b      	strh	r3, [r7, #2]
 80011ac:	4613      	mov	r3, r2
 80011ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011b0:	787b      	ldrb	r3, [r7, #1]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011b6:	887a      	ldrh	r2, [r7, #2]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011bc:	e002      	b.n	80011c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011be:	887a      	ldrh	r2, [r7, #2]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011da:	4b08      	ldr	r3, [pc, #32]	; (80011fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011dc:	695a      	ldr	r2, [r3, #20]
 80011de:	88fb      	ldrh	r3, [r7, #6]
 80011e0:	4013      	ands	r3, r2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d006      	beq.n	80011f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80011e6:	4a05      	ldr	r2, [pc, #20]	; (80011fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011e8:	88fb      	ldrh	r3, [r7, #6]
 80011ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011ec:	88fb      	ldrh	r3, [r7, #6]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f002 f9f4 	bl	80035dc <HAL_GPIO_EXTI_Callback>
  }
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40010400 	.word	0x40010400

08001200 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e081      	b.n	8001316 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b00      	cmp	r3, #0
 800121c:	d106      	bne.n	800122c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f002 fe2a 	bl	8003e80 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2224      	movs	r2, #36	; 0x24
 8001230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f022 0201 	bic.w	r2, r2, #1
 8001242:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685a      	ldr	r2, [r3, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001250:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	689a      	ldr	r2, [r3, #8]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001260:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d107      	bne.n	800127a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	689a      	ldr	r2, [r3, #8]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	e006      	b.n	8001288 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	689a      	ldr	r2, [r3, #8]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001286:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	2b02      	cmp	r3, #2
 800128e:	d104      	bne.n	800129a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001298:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	6812      	ldr	r2, [r2, #0]
 80012a4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	68da      	ldr	r2, [r3, #12]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	691a      	ldr	r2, [r3, #16]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	ea42 0103 	orr.w	r1, r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	021a      	lsls	r2, r3, #8
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	430a      	orrs	r2, r1
 80012d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	69d9      	ldr	r1, [r3, #28]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a1a      	ldr	r2, [r3, #32]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0201 	orr.w	r2, r2, #1
 80012f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2200      	movs	r2, #0
 80012fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2220      	movs	r2, #32
 8001302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2200      	movs	r2, #0
 800130a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af02      	add	r7, sp, #8
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	607a      	str	r2, [r7, #4]
 800132a:	461a      	mov	r2, r3
 800132c:	460b      	mov	r3, r1
 800132e:	817b      	strh	r3, [r7, #10]
 8001330:	4613      	mov	r3, r2
 8001332:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b20      	cmp	r3, #32
 8001342:	f040 80e4 	bne.w	800150e <HAL_I2C_Master_Transmit+0x1ee>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800134c:	2b01      	cmp	r3, #1
 800134e:	d101      	bne.n	8001354 <HAL_I2C_Master_Transmit+0x34>
 8001350:	2302      	movs	r3, #2
 8001352:	e0dd      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1f0>
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2201      	movs	r2, #1
 8001358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800135c:	f7ff fc6e 	bl	8000c3c <HAL_GetTick>
 8001360:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2319      	movs	r3, #25
 8001368:	2201      	movs	r2, #1
 800136a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800136e:	68f8      	ldr	r0, [r7, #12]
 8001370:	f000 f9d8 	bl	8001724 <I2C_WaitOnFlagUntilTimeout>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <HAL_I2C_Master_Transmit+0x5e>
    {
      return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e0c8      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1f0>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2221      	movs	r2, #33	; 0x21
 8001382:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2210      	movs	r2, #16
 800138a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2200      	movs	r2, #0
 8001392:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	893a      	ldrh	r2, [r7, #8]
 800139e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2200      	movs	r2, #0
 80013a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	2bff      	cmp	r3, #255	; 0xff
 80013ae:	d90e      	bls.n	80013ce <HAL_I2C_Master_Transmit+0xae>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	22ff      	movs	r2, #255	; 0xff
 80013b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	8979      	ldrh	r1, [r7, #10]
 80013be:	4b56      	ldr	r3, [pc, #344]	; (8001518 <HAL_I2C_Master_Transmit+0x1f8>)
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013c6:	68f8      	ldr	r0, [r7, #12]
 80013c8:	f000 fac0 	bl	800194c <I2C_TransferConfig>
 80013cc:	e070      	b.n	80014b0 <HAL_I2C_Master_Transmit+0x190>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	8979      	ldrh	r1, [r7, #10]
 80013e0:	4b4d      	ldr	r3, [pc, #308]	; (8001518 <HAL_I2C_Master_Transmit+0x1f8>)
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80013e8:	68f8      	ldr	r0, [r7, #12]
 80013ea:	f000 faaf 	bl	800194c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80013ee:	e05f      	b.n	80014b0 <HAL_I2C_Master_Transmit+0x190>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80013f0:	697a      	ldr	r2, [r7, #20]
 80013f2:	6a39      	ldr	r1, [r7, #32]
 80013f4:	68f8      	ldr	r0, [r7, #12]
 80013f6:	f000 f9cf 	bl	8001798 <I2C_WaitOnTXISFlagUntilTimeout>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d007      	beq.n	8001410 <HAL_I2C_Master_Transmit+0xf0>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001404:	2b04      	cmp	r3, #4
 8001406:	d101      	bne.n	800140c <HAL_I2C_Master_Transmit+0xec>
        {
          return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e081      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1f0>
        }
        else
        {
          return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e07f      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1f0>
        }
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001414:	1c59      	adds	r1, r3, #1
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	6251      	str	r1, [r2, #36]	; 0x24
 800141a:	781a      	ldrb	r2, [r3, #0]
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001426:	b29b      	uxth	r3, r3
 8001428:	3b01      	subs	r3, #1
 800142a:	b29a      	uxth	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001434:	3b01      	subs	r3, #1
 8001436:	b29a      	uxth	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001440:	2b00      	cmp	r3, #0
 8001442:	d135      	bne.n	80014b0 <HAL_I2C_Master_Transmit+0x190>
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001448:	b29b      	uxth	r3, r3
 800144a:	2b00      	cmp	r3, #0
 800144c:	d030      	beq.n	80014b0 <HAL_I2C_Master_Transmit+0x190>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	9300      	str	r3, [sp, #0]
 8001452:	6a3b      	ldr	r3, [r7, #32]
 8001454:	2200      	movs	r2, #0
 8001456:	2180      	movs	r1, #128	; 0x80
 8001458:	68f8      	ldr	r0, [r7, #12]
 800145a:	f000 f963 	bl	8001724 <I2C_WaitOnFlagUntilTimeout>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <HAL_I2C_Master_Transmit+0x148>
        {
          return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e053      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1f0>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800146c:	b29b      	uxth	r3, r3
 800146e:	2bff      	cmp	r3, #255	; 0xff
 8001470:	d90e      	bls.n	8001490 <HAL_I2C_Master_Transmit+0x170>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	22ff      	movs	r2, #255	; 0xff
 8001476:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800147c:	b2da      	uxtb	r2, r3
 800147e:	8979      	ldrh	r1, [r7, #10]
 8001480:	2300      	movs	r3, #0
 8001482:	9300      	str	r3, [sp, #0]
 8001484:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f000 fa5f 	bl	800194c <I2C_TransferConfig>
 800148e:	e00f      	b.n	80014b0 <HAL_I2C_Master_Transmit+0x190>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001494:	b29a      	uxth	r2, r3
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	8979      	ldrh	r1, [r7, #10]
 80014a2:	2300      	movs	r3, #0
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014aa:	68f8      	ldr	r0, [r7, #12]
 80014ac:	f000 fa4e 	bl	800194c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d19a      	bne.n	80013f0 <HAL_I2C_Master_Transmit+0xd0>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	6a39      	ldr	r1, [r7, #32]
 80014be:	68f8      	ldr	r0, [r7, #12]
 80014c0:	f000 f9aa 	bl	8001818 <I2C_WaitOnSTOPFlagUntilTimeout>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d007      	beq.n	80014da <HAL_I2C_Master_Transmit+0x1ba>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	d101      	bne.n	80014d6 <HAL_I2C_Master_Transmit+0x1b6>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e01c      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1f0>
      }
      else
      {
        return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e01a      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1f0>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2220      	movs	r2, #32
 80014e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	6859      	ldr	r1, [r3, #4]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	4b0b      	ldr	r3, [pc, #44]	; (800151c <HAL_I2C_Master_Transmit+0x1fc>)
 80014ee:	400b      	ands	r3, r1
 80014f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2220      	movs	r2, #32
 80014f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2200      	movs	r2, #0
 80014fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2200      	movs	r2, #0
 8001506:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800150a:	2300      	movs	r3, #0
 800150c:	e000      	b.n	8001510 <HAL_I2C_Master_Transmit+0x1f0>
  }
  else
  {
    return HAL_BUSY;
 800150e:	2302      	movs	r3, #2
  }
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	80002000 	.word	0x80002000
 800151c:	fe00e800 	.word	0xfe00e800

08001520 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b088      	sub	sp, #32
 8001524:	af02      	add	r7, sp, #8
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	607a      	str	r2, [r7, #4]
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	460b      	mov	r3, r1
 800152e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]

  __IO uint32_t I2C_Trials = 0U;
 8001534:	2300      	movs	r3, #0
 8001536:	613b      	str	r3, [r7, #16]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800153e:	b2db      	uxtb	r3, r3
 8001540:	2b20      	cmp	r3, #32
 8001542:	f040 80c6 	bne.w	80016d2 <HAL_I2C_IsDeviceReady+0x1b2>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001550:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001554:	d101      	bne.n	800155a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8001556:	2302      	movs	r3, #2
 8001558:	e0bc      	b.n	80016d4 <HAL_I2C_IsDeviceReady+0x1b4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001560:	2b01      	cmp	r3, #1
 8001562:	d101      	bne.n	8001568 <HAL_I2C_IsDeviceReady+0x48>
 8001564:	2302      	movs	r3, #2
 8001566:	e0b5      	b.n	80016d4 <HAL_I2C_IsDeviceReady+0x1b4>
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2201      	movs	r2, #1
 800156c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2224      	movs	r2, #36	; 0x24
 8001574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2200      	movs	r2, #0
 800157c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d107      	bne.n	8001596 <HAL_I2C_IsDeviceReady+0x76>
 8001586:	897b      	ldrh	r3, [r7, #10]
 8001588:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800158c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001590:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001594:	e004      	b.n	80015a0 <HAL_I2C_IsDeviceReady+0x80>
 8001596:	897b      	ldrh	r3, [r7, #10]
 8001598:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800159c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80015a0:	68fa      	ldr	r2, [r7, #12]
 80015a2:	6812      	ldr	r2, [r2, #0]
 80015a4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80015a6:	f7ff fb49 	bl	8000c3c <HAL_GetTick>
 80015aa:	6178      	str	r0, [r7, #20]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80015ac:	e018      	b.n	80015e0 <HAL_I2C_IsDeviceReady+0xc0>
      {
        if (Timeout != HAL_MAX_DELAY)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015b4:	d014      	beq.n	80015e0 <HAL_I2C_IsDeviceReady+0xc0>
        {
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d007      	beq.n	80015cc <HAL_I2C_IsDeviceReady+0xac>
 80015bc:	f7ff fb3e 	bl	8000c3c <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	683a      	ldr	r2, [r7, #0]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d209      	bcs.n	80015e0 <HAL_I2C_IsDeviceReady+0xc0>
          {
            /* Device is ready */
            hi2c->State = HAL_I2C_STATE_READY;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2220      	movs	r2, #32
 80015d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e079      	b.n	80016d4 <HAL_I2C_IsDeviceReady+0x1b4>
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	f003 0320 	and.w	r3, r3, #32
 80015ea:	2b20      	cmp	r3, #32
 80015ec:	d00c      	beq.n	8001608 <HAL_I2C_IsDeviceReady+0xe8>
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	f003 0310 	and.w	r3, r3, #16
 80015f8:	2b10      	cmp	r3, #16
 80015fa:	d005      	beq.n	8001608 <HAL_I2C_IsDeviceReady+0xe8>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2ba0      	cmp	r3, #160	; 0xa0
 8001606:	d1d2      	bne.n	80015ae <HAL_I2C_IsDeviceReady+0x8e>
          }
        }
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	f003 0310 	and.w	r3, r3, #16
 8001612:	2b10      	cmp	r3, #16
 8001614:	d01a      	beq.n	800164c <HAL_I2C_IsDeviceReady+0x12c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	2200      	movs	r2, #0
 800161e:	2120      	movs	r1, #32
 8001620:	68f8      	ldr	r0, [r7, #12]
 8001622:	f000 f87f 	bl	8001724 <I2C_WaitOnFlagUntilTimeout>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <HAL_I2C_IsDeviceReady+0x110>
        {
          return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e051      	b.n	80016d4 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2220      	movs	r2, #32
 8001636:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2220      	movs	r2, #32
 800163c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2200      	movs	r2, #0
 8001644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	e043      	b.n	80016d4 <HAL_I2C_IsDeviceReady+0x1b4>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	2200      	movs	r2, #0
 8001654:	2120      	movs	r1, #32
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	f000 f864 	bl	8001724 <I2C_WaitOnFlagUntilTimeout>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <HAL_I2C_IsDeviceReady+0x146>
        {
          return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e036      	b.n	80016d4 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2210      	movs	r2, #16
 800166c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2220      	movs	r2, #32
 8001674:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials++ == Trials)
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1c5a      	adds	r2, r3, #1
 800167a:	613a      	str	r2, [r7, #16]
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	429a      	cmp	r2, r3
 8001680:	d118      	bne.n	80016b4 <HAL_I2C_IsDeviceReady+0x194>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001690:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	2200      	movs	r2, #0
 800169a:	2120      	movs	r1, #32
 800169c:	68f8      	ldr	r0, [r7, #12]
 800169e:	f000 f841 	bl	8001724 <I2C_WaitOnFlagUntilTimeout>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <HAL_I2C_IsDeviceReady+0x18c>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e013      	b.n	80016d4 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2220      	movs	r2, #32
 80016b2:	61da      	str	r2, [r3, #28]
      }
    }
    while (I2C_Trials < Trials);
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	687a      	ldr	r2, [r7, #4]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	f63f af60 	bhi.w	800157e <HAL_I2C_IsDeviceReady+0x5e>

    hi2c->State = HAL_I2C_STATE_READY;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2220      	movs	r2, #32
 80016c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2200      	movs	r2, #0
 80016ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e000      	b.n	80016d4 <HAL_I2C_IsDeviceReady+0x1b4>
  }
  else
  {
    return HAL_BUSY;
 80016d2:	2302      	movs	r3, #2
  }
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	699b      	ldr	r3, [r3, #24]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d103      	bne.n	80016fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2200      	movs	r2, #0
 80016f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	2b01      	cmp	r3, #1
 8001706:	d007      	beq.n	8001718 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	699a      	ldr	r2, [r3, #24]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f042 0201 	orr.w	r2, r2, #1
 8001716:	619a      	str	r2, [r3, #24]
  }
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	603b      	str	r3, [r7, #0]
 8001730:	4613      	mov	r3, r2
 8001732:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001734:	e01c      	b.n	8001770 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800173c:	d018      	beq.n	8001770 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d007      	beq.n	8001754 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001744:	f7ff fa7a 	bl	8000c3c <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d20d      	bcs.n	8001770 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2220      	movs	r2, #32
 8001758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2200      	movs	r2, #0
 8001760:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e00f      	b.n	8001790 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	699a      	ldr	r2, [r3, #24]
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	4013      	ands	r3, r2
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	429a      	cmp	r2, r3
 800177e:	bf0c      	ite	eq
 8001780:	2301      	moveq	r3, #1
 8001782:	2300      	movne	r3, #0
 8001784:	b2db      	uxtb	r3, r3
 8001786:	461a      	mov	r2, r3
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	429a      	cmp	r2, r3
 800178c:	d0d3      	beq.n	8001736 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800178e:	2300      	movs	r3, #0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80017a4:	e02c      	b.n	8001800 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	68b9      	ldr	r1, [r7, #8]
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f000 f870 	bl	8001890 <I2C_IsAcknowledgeFailed>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e02a      	b.n	8001810 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017c0:	d01e      	beq.n	8001800 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d007      	beq.n	80017d8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80017c8:	f7ff fa38 	bl	8000c3c <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d213      	bcs.n	8001800 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017dc:	f043 0220 	orr.w	r2, r3, #32
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2220      	movs	r2, #32
 80017e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2200      	movs	r2, #0
 80017f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e007      	b.n	8001810 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b02      	cmp	r3, #2
 800180c:	d1cb      	bne.n	80017a6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	4618      	mov	r0, r3
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001824:	e028      	b.n	8001878 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	68b9      	ldr	r1, [r7, #8]
 800182a:	68f8      	ldr	r0, [r7, #12]
 800182c:	f000 f830 	bl	8001890 <I2C_IsAcknowledgeFailed>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e026      	b.n	8001888 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d007      	beq.n	8001850 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001840:	f7ff f9fc 	bl	8000c3c <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	68ba      	ldr	r2, [r7, #8]
 800184c:	429a      	cmp	r2, r3
 800184e:	d213      	bcs.n	8001878 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001854:	f043 0220 	orr.w	r2, r3, #32
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2220      	movs	r2, #32
 8001860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2200      	movs	r2, #0
 8001868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2200      	movs	r2, #0
 8001870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e007      	b.n	8001888 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	699b      	ldr	r3, [r3, #24]
 800187e:	f003 0320 	and.w	r3, r3, #32
 8001882:	2b20      	cmp	r3, #32
 8001884:	d1cf      	bne.n	8001826 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001886:	2300      	movs	r3, #0
}
 8001888:	4618      	mov	r0, r3
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	f003 0310 	and.w	r3, r3, #16
 80018a6:	2b10      	cmp	r3, #16
 80018a8:	d148      	bne.n	800193c <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018aa:	e01c      	b.n	80018e6 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b2:	d018      	beq.n	80018e6 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d007      	beq.n	80018ca <I2C_IsAcknowledgeFailed+0x3a>
 80018ba:	f7ff f9bf 	bl	8000c3c <HAL_GetTick>
 80018be:	4602      	mov	r2, r0
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	68ba      	ldr	r2, [r7, #8]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d20d      	bcs.n	80018e6 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2220      	movs	r2, #32
 80018ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e02b      	b.n	800193e <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	f003 0320 	and.w	r3, r3, #32
 80018f0:	2b20      	cmp	r3, #32
 80018f2:	d1db      	bne.n	80018ac <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2210      	movs	r2, #16
 80018fa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2220      	movs	r2, #32
 8001902:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f7ff fee9 	bl	80016dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6859      	ldr	r1, [r3, #4]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b0c      	ldr	r3, [pc, #48]	; (8001948 <I2C_IsAcknowledgeFailed+0xb8>)
 8001916:	400b      	ands	r3, r1
 8001918:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2204      	movs	r2, #4
 800191e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2220      	movs	r2, #32
 8001924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2200      	movs	r2, #0
 8001934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	fe00e800 	.word	0xfe00e800

0800194c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	817b      	strh	r3, [r7, #10]
 800195a:	4613      	mov	r3, r2
 800195c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	0d5b      	lsrs	r3, r3, #21
 8001968:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800196c:	4b0d      	ldr	r3, [pc, #52]	; (80019a4 <I2C_TransferConfig+0x58>)
 800196e:	430b      	orrs	r3, r1
 8001970:	43db      	mvns	r3, r3
 8001972:	ea02 0103 	and.w	r1, r2, r3
 8001976:	897b      	ldrh	r3, [r7, #10]
 8001978:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800197c:	7a7b      	ldrb	r3, [r7, #9]
 800197e:	041b      	lsls	r3, r3, #16
 8001980:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001984:	431a      	orrs	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	431a      	orrs	r2, r3
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	431a      	orrs	r2, r3
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	430a      	orrs	r2, r1
 8001994:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	03ff63ff 	.word	0x03ff63ff

080019a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b20      	cmp	r3, #32
 80019bc:	d138      	bne.n	8001a30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d101      	bne.n	80019cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80019c8:	2302      	movs	r3, #2
 80019ca:	e032      	b.n	8001a32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2201      	movs	r2, #1
 80019d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2224      	movs	r2, #36	; 0x24
 80019d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f022 0201 	bic.w	r2, r2, #1
 80019ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80019fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6819      	ldr	r1, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 0201 	orr.w	r2, r2, #1
 8001a1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2220      	movs	r2, #32
 8001a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e000      	b.n	8001a32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a30:	2302      	movs	r3, #2
  }
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b085      	sub	sp, #20
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b20      	cmp	r3, #32
 8001a56:	d139      	bne.n	8001acc <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d101      	bne.n	8001a66 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8001a62:	2302      	movs	r3, #2
 8001a64:	e033      	b.n	8001ace <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2201      	movs	r2, #1
 8001a6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2224      	movs	r2, #36	; 0x24
 8001a72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 0201 	bic.w	r2, r2, #1
 8001a84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	021b      	lsls	r3, r3, #8
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f042 0201 	orr.w	r2, r2, #1
 8001ab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2220      	movs	r2, #32
 8001abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	e000      	b.n	8001ace <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8001acc:	2302      	movs	r3, #2
  }
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3714      	adds	r7, #20
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
	...

08001adc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d102      	bne.n	8001af6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	f000 beda 	b.w	80028aa <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0301 	and.w	r3, r3, #1
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f000 816e 	beq.w	8001de2 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b06:	4bb5      	ldr	r3, [pc, #724]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f003 030c 	and.w	r3, r3, #12
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d00c      	beq.n	8001b2c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b12:	4bb2      	ldr	r3, [pc, #712]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f003 030c 	and.w	r3, r3, #12
 8001b1a:	2b08      	cmp	r3, #8
 8001b1c:	d15a      	bne.n	8001bd4 <HAL_RCC_OscConfig+0xf8>
 8001b1e:	4baf      	ldr	r3, [pc, #700]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b2a:	d153      	bne.n	8001bd4 <HAL_RCC_OscConfig+0xf8>
 8001b2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b30:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b34:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b38:	fa93 f3a3 	rbit	r3, r3
 8001b3c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b40:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b44:	fab3 f383 	clz	r3, r3
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	095b      	lsrs	r3, r3, #5
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d102      	bne.n	8001b5e <HAL_RCC_OscConfig+0x82>
 8001b58:	4ba0      	ldr	r3, [pc, #640]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	e015      	b.n	8001b8a <HAL_RCC_OscConfig+0xae>
 8001b5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b62:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b66:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001b6a:	fa93 f3a3 	rbit	r3, r3
 8001b6e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001b72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b76:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001b7a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001b7e:	fa93 f3a3 	rbit	r3, r3
 8001b82:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001b86:	4b95      	ldr	r3, [pc, #596]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b8e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001b92:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001b96:	fa92 f2a2 	rbit	r2, r2
 8001b9a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8001b9e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001ba2:	fab2 f282 	clz	r2, r2
 8001ba6:	b252      	sxtb	r2, r2
 8001ba8:	f042 0220 	orr.w	r2, r2, #32
 8001bac:	b252      	sxtb	r2, r2
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	f002 021f 	and.w	r2, r2, #31
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	fa01 f202 	lsl.w	r2, r1, r2
 8001bba:	4013      	ands	r3, r2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f000 810f 	beq.w	8001de0 <HAL_RCC_OscConfig+0x304>
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f040 8109 	bne.w	8001de0 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	f000 be6b 	b.w	80028aa <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd4:	1d3b      	adds	r3, r7, #4
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bde:	d106      	bne.n	8001bee <HAL_RCC_OscConfig+0x112>
 8001be0:	4b7e      	ldr	r3, [pc, #504]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a7d      	ldr	r2, [pc, #500]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	e030      	b.n	8001c50 <HAL_RCC_OscConfig+0x174>
 8001bee:	1d3b      	adds	r3, r7, #4
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d10c      	bne.n	8001c12 <HAL_RCC_OscConfig+0x136>
 8001bf8:	4b78      	ldr	r3, [pc, #480]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a77      	ldr	r2, [pc, #476]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001bfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c02:	6013      	str	r3, [r2, #0]
 8001c04:	4b75      	ldr	r3, [pc, #468]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a74      	ldr	r2, [pc, #464]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c0e:	6013      	str	r3, [r2, #0]
 8001c10:	e01e      	b.n	8001c50 <HAL_RCC_OscConfig+0x174>
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c1c:	d10c      	bne.n	8001c38 <HAL_RCC_OscConfig+0x15c>
 8001c1e:	4b6f      	ldr	r3, [pc, #444]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a6e      	ldr	r2, [pc, #440]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c28:	6013      	str	r3, [r2, #0]
 8001c2a:	4b6c      	ldr	r3, [pc, #432]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a6b      	ldr	r2, [pc, #428]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c34:	6013      	str	r3, [r2, #0]
 8001c36:	e00b      	b.n	8001c50 <HAL_RCC_OscConfig+0x174>
 8001c38:	4b68      	ldr	r3, [pc, #416]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a67      	ldr	r2, [pc, #412]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	4b65      	ldr	r3, [pc, #404]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a64      	ldr	r2, [pc, #400]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c4e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c50:	4b62      	ldr	r3, [pc, #392]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c54:	f023 020f 	bic.w	r2, r3, #15
 8001c58:	1d3b      	adds	r3, r7, #4
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	495f      	ldr	r1, [pc, #380]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d05a      	beq.n	8001d24 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6e:	f7fe ffe5 	bl	8000c3c <HAL_GetTick>
 8001c72:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c76:	e00a      	b.n	8001c8e <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c78:	f7fe ffe0 	bl	8000c3c <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b64      	cmp	r3, #100	; 0x64
 8001c86:	d902      	bls.n	8001c8e <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	f000 be0e 	b.w	80028aa <HAL_RCC_OscConfig+0xdce>
 8001c8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c92:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c96:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001c9a:	fa93 f3a3 	rbit	r3, r3
 8001c9e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8001ca2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ca6:	fab3 f383 	clz	r3, r3
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	095b      	lsrs	r3, r3, #5
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	f043 0301 	orr.w	r3, r3, #1
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d102      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x1e4>
 8001cba:	4b48      	ldr	r3, [pc, #288]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	e015      	b.n	8001cec <HAL_RCC_OscConfig+0x210>
 8001cc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cc4:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001ccc:	fa93 f3a3 	rbit	r3, r3
 8001cd0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001cd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cd8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001cdc:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001ce0:	fa93 f3a3 	rbit	r3, r3
 8001ce4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001ce8:	4b3c      	ldr	r3, [pc, #240]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cf0:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001cf4:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001cf8:	fa92 f2a2 	rbit	r2, r2
 8001cfc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8001d00:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001d04:	fab2 f282 	clz	r2, r2
 8001d08:	b252      	sxtb	r2, r2
 8001d0a:	f042 0220 	orr.w	r2, r2, #32
 8001d0e:	b252      	sxtb	r2, r2
 8001d10:	b2d2      	uxtb	r2, r2
 8001d12:	f002 021f 	and.w	r2, r2, #31
 8001d16:	2101      	movs	r1, #1
 8001d18:	fa01 f202 	lsl.w	r2, r1, r2
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d0aa      	beq.n	8001c78 <HAL_RCC_OscConfig+0x19c>
 8001d22:	e05e      	b.n	8001de2 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d24:	f7fe ff8a 	bl	8000c3c <HAL_GetTick>
 8001d28:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d2c:	e00a      	b.n	8001d44 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d2e:	f7fe ff85 	bl	8000c3c <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b64      	cmp	r3, #100	; 0x64
 8001d3c:	d902      	bls.n	8001d44 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	f000 bdb3 	b.w	80028aa <HAL_RCC_OscConfig+0xdce>
 8001d44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d48:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001d50:	fa93 f3a3 	rbit	r3, r3
 8001d54:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8001d58:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5c:	fab3 f383 	clz	r3, r3
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	095b      	lsrs	r3, r3, #5
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	f043 0301 	orr.w	r3, r3, #1
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d102      	bne.n	8001d76 <HAL_RCC_OscConfig+0x29a>
 8001d70:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	e015      	b.n	8001da2 <HAL_RCC_OscConfig+0x2c6>
 8001d76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d7a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001d82:	fa93 f3a3 	rbit	r3, r3
 8001d86:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001d8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d8e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001d92:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001d96:	fa93 f3a3 	rbit	r3, r3
 8001d9a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <HAL_RCC_OscConfig+0x300>)
 8001da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001da6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001daa:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001dae:	fa92 f2a2 	rbit	r2, r2
 8001db2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8001db6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001dba:	fab2 f282 	clz	r2, r2
 8001dbe:	b252      	sxtb	r2, r2
 8001dc0:	f042 0220 	orr.w	r2, r2, #32
 8001dc4:	b252      	sxtb	r2, r2
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	f002 021f 	and.w	r2, r2, #31
 8001dcc:	2101      	movs	r1, #1
 8001dce:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1aa      	bne.n	8001d2e <HAL_RCC_OscConfig+0x252>
 8001dd8:	e003      	b.n	8001de2 <HAL_RCC_OscConfig+0x306>
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	f000 8170 	beq.w	80020d2 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001df2:	4bd0      	ldr	r3, [pc, #832]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00b      	beq.n	8001e16 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001dfe:	4bcd      	ldr	r3, [pc, #820]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f003 030c 	and.w	r3, r3, #12
 8001e06:	2b08      	cmp	r3, #8
 8001e08:	d16d      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x40a>
 8001e0a:	4bca      	ldr	r3, [pc, #808]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d167      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x40a>
 8001e16:	2302      	movs	r3, #2
 8001e18:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001e20:	fa93 f3a3 	rbit	r3, r3
 8001e24:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8001e28:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e2c:	fab3 f383 	clz	r3, r3
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	095b      	lsrs	r3, r3, #5
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	f043 0301 	orr.w	r3, r3, #1
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d102      	bne.n	8001e46 <HAL_RCC_OscConfig+0x36a>
 8001e40:	4bbc      	ldr	r3, [pc, #752]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	e013      	b.n	8001e6e <HAL_RCC_OscConfig+0x392>
 8001e46:	2302      	movs	r3, #2
 8001e48:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001e50:	fa93 f3a3 	rbit	r3, r3
 8001e54:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001e58:	2302      	movs	r3, #2
 8001e5a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001e5e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001e62:	fa93 f3a3 	rbit	r3, r3
 8001e66:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001e6a:	4bb2      	ldr	r3, [pc, #712]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6e:	2202      	movs	r2, #2
 8001e70:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001e74:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001e78:	fa92 f2a2 	rbit	r2, r2
 8001e7c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8001e80:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001e84:	fab2 f282 	clz	r2, r2
 8001e88:	b252      	sxtb	r2, r2
 8001e8a:	f042 0220 	orr.w	r2, r2, #32
 8001e8e:	b252      	sxtb	r2, r2
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	f002 021f 	and.w	r2, r2, #31
 8001e96:	2101      	movs	r1, #1
 8001e98:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d007      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3d6>
 8001ea2:	1d3b      	adds	r3, r7, #4
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d002      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	f000 bcfc 	b.w	80028aa <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb2:	4ba0      	ldr	r3, [pc, #640]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eba:	1d3b      	adds	r3, r7, #4
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6959      	ldr	r1, [r3, #20]
 8001ec0:	23f8      	movs	r3, #248	; 0xf8
 8001ec2:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec6:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001eca:	fa93 f3a3 	rbit	r3, r3
 8001ece:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8001ed2:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001ed6:	fab3 f383 	clz	r3, r3
 8001eda:	fa01 f303 	lsl.w	r3, r1, r3
 8001ede:	4995      	ldr	r1, [pc, #596]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ee4:	e0f5      	b.n	80020d2 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 8085 	beq.w	8001ffc <HAL_RCC_OscConfig+0x520>
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001efc:	fa93 f3a3 	rbit	r3, r3
 8001f00:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8001f04:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f08:	fab3 f383 	clz	r3, r3
 8001f0c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f10:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	461a      	mov	r2, r3
 8001f18:	2301      	movs	r3, #1
 8001f1a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7fe fe8e 	bl	8000c3c <HAL_GetTick>
 8001f20:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f24:	e00a      	b.n	8001f3c <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f26:	f7fe fe89 	bl	8000c3c <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d902      	bls.n	8001f3c <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	f000 bcb7 	b.w	80028aa <HAL_RCC_OscConfig+0xdce>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f42:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001f46:	fa93 f3a3 	rbit	r3, r3
 8001f4a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8001f4e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f52:	fab3 f383 	clz	r3, r3
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	095b      	lsrs	r3, r3, #5
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	f043 0301 	orr.w	r3, r3, #1
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d102      	bne.n	8001f6c <HAL_RCC_OscConfig+0x490>
 8001f66:	4b73      	ldr	r3, [pc, #460]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	e013      	b.n	8001f94 <HAL_RCC_OscConfig+0x4b8>
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f72:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001f76:	fa93 f3a3 	rbit	r3, r3
 8001f7a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001f7e:	2302      	movs	r3, #2
 8001f80:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001f84:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001f88:	fa93 f3a3 	rbit	r3, r3
 8001f8c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001f90:	4b68      	ldr	r3, [pc, #416]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f94:	2202      	movs	r2, #2
 8001f96:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001f9a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001f9e:	fa92 f2a2 	rbit	r2, r2
 8001fa2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8001fa6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001faa:	fab2 f282 	clz	r2, r2
 8001fae:	b252      	sxtb	r2, r2
 8001fb0:	f042 0220 	orr.w	r2, r2, #32
 8001fb4:	b252      	sxtb	r2, r2
 8001fb6:	b2d2      	uxtb	r2, r2
 8001fb8:	f002 021f 	and.w	r2, r2, #31
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0ae      	beq.n	8001f26 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc8:	4b5a      	ldr	r3, [pc, #360]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6959      	ldr	r1, [r3, #20]
 8001fd6:	23f8      	movs	r3, #248	; 0xf8
 8001fd8:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fdc:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001fe0:	fa93 f3a3 	rbit	r3, r3
 8001fe4:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8001fe8:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001fec:	fab3 f383 	clz	r3, r3
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	494f      	ldr	r1, [pc, #316]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	600b      	str	r3, [r1, #0]
 8001ffa:	e06a      	b.n	80020d2 <HAL_RCC_OscConfig+0x5f6>
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002002:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002006:	fa93 f3a3 	rbit	r3, r3
 800200a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 800200e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002012:	fab3 f383 	clz	r3, r3
 8002016:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800201a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	461a      	mov	r2, r3
 8002022:	2300      	movs	r3, #0
 8002024:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002026:	f7fe fe09 	bl	8000c3c <HAL_GetTick>
 800202a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800202e:	e00a      	b.n	8002046 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002030:	f7fe fe04 	bl	8000c3c <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d902      	bls.n	8002046 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	f000 bc32 	b.w	80028aa <HAL_RCC_OscConfig+0xdce>
 8002046:	2302      	movs	r3, #2
 8002048:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002050:	fa93 f3a3 	rbit	r3, r3
 8002054:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8002058:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800205c:	fab3 f383 	clz	r3, r3
 8002060:	b2db      	uxtb	r3, r3
 8002062:	095b      	lsrs	r3, r3, #5
 8002064:	b2db      	uxtb	r3, r3
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b01      	cmp	r3, #1
 800206e:	d102      	bne.n	8002076 <HAL_RCC_OscConfig+0x59a>
 8002070:	4b30      	ldr	r3, [pc, #192]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	e013      	b.n	800209e <HAL_RCC_OscConfig+0x5c2>
 8002076:	2302      	movs	r3, #2
 8002078:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002080:	fa93 f3a3 	rbit	r3, r3
 8002084:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002088:	2302      	movs	r3, #2
 800208a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800208e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002092:	fa93 f3a3 	rbit	r3, r3
 8002096:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800209a:	4b26      	ldr	r3, [pc, #152]	; (8002134 <HAL_RCC_OscConfig+0x658>)
 800209c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209e:	2202      	movs	r2, #2
 80020a0:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80020a4:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80020a8:	fa92 f2a2 	rbit	r2, r2
 80020ac:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 80020b0:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80020b4:	fab2 f282 	clz	r2, r2
 80020b8:	b252      	sxtb	r2, r2
 80020ba:	f042 0220 	orr.w	r2, r2, #32
 80020be:	b252      	sxtb	r2, r2
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	f002 021f 	and.w	r2, r2, #31
 80020c6:	2101      	movs	r1, #1
 80020c8:	fa01 f202 	lsl.w	r2, r1, r2
 80020cc:	4013      	ands	r3, r2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1ae      	bne.n	8002030 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0308 	and.w	r3, r3, #8
 80020dc:	2b00      	cmp	r3, #0
 80020de:	f000 80d8 	beq.w	8002292 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d067      	beq.n	80021bc <HAL_RCC_OscConfig+0x6e0>
 80020ec:	2301      	movs	r3, #1
 80020ee:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80020f6:	fa93 f3a3 	rbit	r3, r3
 80020fa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 80020fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002102:	fab3 f383 	clz	r3, r3
 8002106:	461a      	mov	r2, r3
 8002108:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <HAL_RCC_OscConfig+0x65c>)
 800210a:	4413      	add	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	461a      	mov	r2, r3
 8002110:	2301      	movs	r3, #1
 8002112:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002114:	f7fe fd92 	bl	8000c3c <HAL_GetTick>
 8002118:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800211c:	e00e      	b.n	800213c <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800211e:	f7fe fd8d 	bl	8000c3c <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b02      	cmp	r3, #2
 800212c:	d906      	bls.n	800213c <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e3bb      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
 8002132:	bf00      	nop
 8002134:	40021000 	.word	0x40021000
 8002138:	10908120 	.word	0x10908120
 800213c:	2302      	movs	r3, #2
 800213e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002142:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002146:	fa93 f3a3 	rbit	r3, r3
 800214a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800214e:	2302      	movs	r3, #2
 8002150:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002154:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002158:	fa93 f2a3 	rbit	r2, r3
 800215c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002166:	2202      	movs	r2, #2
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	fa93 f2a3 	rbit	r2, r3
 8002174:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002178:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800217a:	4ba5      	ldr	r3, [pc, #660]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 800217c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800217e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002182:	2102      	movs	r1, #2
 8002184:	6019      	str	r1, [r3, #0]
 8002186:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	fa93 f1a3 	rbit	r1, r3
 8002190:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002194:	6019      	str	r1, [r3, #0]
  return(result);
 8002196:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	fab3 f383 	clz	r3, r3
 80021a0:	b25b      	sxtb	r3, r3
 80021a2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021a6:	b25b      	sxtb	r3, r3
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	f003 031f 	and.w	r3, r3, #31
 80021ae:	2101      	movs	r1, #1
 80021b0:	fa01 f303 	lsl.w	r3, r1, r3
 80021b4:	4013      	ands	r3, r2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0b1      	beq.n	800211e <HAL_RCC_OscConfig+0x642>
 80021ba:	e06a      	b.n	8002292 <HAL_RCC_OscConfig+0x7b6>
 80021bc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	fa93 f2a3 	rbit	r2, r3
 80021ce:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80021d2:	601a      	str	r2, [r3, #0]
  return(result);
 80021d4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80021d8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021da:	fab3 f383 	clz	r3, r3
 80021de:	461a      	mov	r2, r3
 80021e0:	4b8c      	ldr	r3, [pc, #560]	; (8002414 <HAL_RCC_OscConfig+0x938>)
 80021e2:	4413      	add	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	461a      	mov	r2, r3
 80021e8:	2300      	movs	r3, #0
 80021ea:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ec:	f7fe fd26 	bl	8000c3c <HAL_GetTick>
 80021f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f4:	e009      	b.n	800220a <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021f6:	f7fe fd21 	bl	8000c3c <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b02      	cmp	r3, #2
 8002204:	d901      	bls.n	800220a <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e34f      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
 800220a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800220e:	2202      	movs	r2, #2
 8002210:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	fa93 f2a3 	rbit	r2, r3
 800221c:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002226:	2202      	movs	r2, #2
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	fa93 f2a3 	rbit	r2, r3
 8002234:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800223e:	2202      	movs	r2, #2
 8002240:	601a      	str	r2, [r3, #0]
 8002242:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	fa93 f2a3 	rbit	r2, r3
 800224c:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002250:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002252:	4b6f      	ldr	r3, [pc, #444]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002254:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002256:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800225a:	2102      	movs	r1, #2
 800225c:	6019      	str	r1, [r3, #0]
 800225e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	fa93 f1a3 	rbit	r1, r3
 8002268:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800226c:	6019      	str	r1, [r3, #0]
  return(result);
 800226e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	fab3 f383 	clz	r3, r3
 8002278:	b25b      	sxtb	r3, r3
 800227a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800227e:	b25b      	sxtb	r3, r3
 8002280:	b2db      	uxtb	r3, r3
 8002282:	f003 031f 	and.w	r3, r3, #31
 8002286:	2101      	movs	r1, #1
 8002288:	fa01 f303 	lsl.w	r3, r1, r3
 800228c:	4013      	ands	r3, r2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1b1      	bne.n	80021f6 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002292:	1d3b      	adds	r3, r7, #4
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0304 	and.w	r3, r3, #4
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 8159 	beq.w	8002554 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022a2:	2300      	movs	r3, #0
 80022a4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022a8:	4b59      	ldr	r3, [pc, #356]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d112      	bne.n	80022da <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022b4:	4b56      	ldr	r3, [pc, #344]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	4a55      	ldr	r2, [pc, #340]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 80022ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022be:	61d3      	str	r3, [r2, #28]
 80022c0:	4b53      	ldr	r3, [pc, #332]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 80022c2:	69db      	ldr	r3, [r3, #28]
 80022c4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80022c8:	f107 030c 	add.w	r3, r7, #12
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	f107 030c 	add.w	r3, r7, #12
 80022d2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80022d4:	2301      	movs	r3, #1
 80022d6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022da:	4b4f      	ldr	r3, [pc, #316]	; (8002418 <HAL_RCC_OscConfig+0x93c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d11a      	bne.n	800231c <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022e6:	4b4c      	ldr	r3, [pc, #304]	; (8002418 <HAL_RCC_OscConfig+0x93c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a4b      	ldr	r2, [pc, #300]	; (8002418 <HAL_RCC_OscConfig+0x93c>)
 80022ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022f0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022f2:	f7fe fca3 	bl	8000c3c <HAL_GetTick>
 80022f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fa:	e009      	b.n	8002310 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022fc:	f7fe fc9e 	bl	8000c3c <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b64      	cmp	r3, #100	; 0x64
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e2cc      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002310:	4b41      	ldr	r3, [pc, #260]	; (8002418 <HAL_RCC_OscConfig+0x93c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002318:	2b00      	cmp	r3, #0
 800231a:	d0ef      	beq.n	80022fc <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800231c:	1d3b      	adds	r3, r7, #4
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d106      	bne.n	8002334 <HAL_RCC_OscConfig+0x858>
 8002326:	4b3a      	ldr	r3, [pc, #232]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	4a39      	ldr	r2, [pc, #228]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6213      	str	r3, [r2, #32]
 8002332:	e02f      	b.n	8002394 <HAL_RCC_OscConfig+0x8b8>
 8002334:	1d3b      	adds	r3, r7, #4
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10c      	bne.n	8002358 <HAL_RCC_OscConfig+0x87c>
 800233e:	4b34      	ldr	r3, [pc, #208]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	4a33      	ldr	r2, [pc, #204]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002344:	f023 0301 	bic.w	r3, r3, #1
 8002348:	6213      	str	r3, [r2, #32]
 800234a:	4b31      	ldr	r3, [pc, #196]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4a30      	ldr	r2, [pc, #192]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002350:	f023 0304 	bic.w	r3, r3, #4
 8002354:	6213      	str	r3, [r2, #32]
 8002356:	e01d      	b.n	8002394 <HAL_RCC_OscConfig+0x8b8>
 8002358:	1d3b      	adds	r3, r7, #4
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	2b05      	cmp	r3, #5
 8002360:	d10c      	bne.n	800237c <HAL_RCC_OscConfig+0x8a0>
 8002362:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	4a2a      	ldr	r2, [pc, #168]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002368:	f043 0304 	orr.w	r3, r3, #4
 800236c:	6213      	str	r3, [r2, #32]
 800236e:	4b28      	ldr	r3, [pc, #160]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	4a27      	ldr	r2, [pc, #156]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	6213      	str	r3, [r2, #32]
 800237a:	e00b      	b.n	8002394 <HAL_RCC_OscConfig+0x8b8>
 800237c:	4b24      	ldr	r3, [pc, #144]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	4a23      	ldr	r2, [pc, #140]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 8002382:	f023 0301 	bic.w	r3, r3, #1
 8002386:	6213      	str	r3, [r2, #32]
 8002388:	4b21      	ldr	r3, [pc, #132]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	4a20      	ldr	r2, [pc, #128]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 800238e:	f023 0304 	bic.w	r3, r3, #4
 8002392:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002394:	1d3b      	adds	r3, r7, #4
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d06b      	beq.n	8002476 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239e:	f7fe fc4d 	bl	8000c3c <HAL_GetTick>
 80023a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a6:	e00b      	b.n	80023c0 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023a8:	f7fe fc48 	bl	8000c3c <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e274      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
 80023c0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023c4:	2202      	movs	r2, #2
 80023c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	fa93 f2a3 	rbit	r2, r3
 80023d2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80023dc:	2202      	movs	r2, #2
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	fa93 f2a3 	rbit	r2, r3
 80023ea:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80023ee:	601a      	str	r2, [r3, #0]
  return(result);
 80023f0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80023f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f6:	fab3 f383 	clz	r3, r3
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	095b      	lsrs	r3, r3, #5
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	f043 0302 	orr.w	r3, r3, #2
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d108      	bne.n	800241c <HAL_RCC_OscConfig+0x940>
 800240a:	4b01      	ldr	r3, [pc, #4]	; (8002410 <HAL_RCC_OscConfig+0x934>)
 800240c:	6a1b      	ldr	r3, [r3, #32]
 800240e:	e013      	b.n	8002438 <HAL_RCC_OscConfig+0x95c>
 8002410:	40021000 	.word	0x40021000
 8002414:	10908120 	.word	0x10908120
 8002418:	40007000 	.word	0x40007000
 800241c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002420:	2202      	movs	r2, #2
 8002422:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	fa93 f2a3 	rbit	r2, r3
 800242e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	4bbb      	ldr	r3, [pc, #748]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 8002436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002438:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800243c:	2102      	movs	r1, #2
 800243e:	6011      	str	r1, [r2, #0]
 8002440:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	fa92 f1a2 	rbit	r1, r2
 800244a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800244e:	6011      	str	r1, [r2, #0]
  return(result);
 8002450:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	fab2 f282 	clz	r2, r2
 800245a:	b252      	sxtb	r2, r2
 800245c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002460:	b252      	sxtb	r2, r2
 8002462:	b2d2      	uxtb	r2, r2
 8002464:	f002 021f 	and.w	r2, r2, #31
 8002468:	2101      	movs	r1, #1
 800246a:	fa01 f202 	lsl.w	r2, r1, r2
 800246e:	4013      	ands	r3, r2
 8002470:	2b00      	cmp	r3, #0
 8002472:	d099      	beq.n	80023a8 <HAL_RCC_OscConfig+0x8cc>
 8002474:	e064      	b.n	8002540 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002476:	f7fe fbe1 	bl	8000c3c <HAL_GetTick>
 800247a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800247e:	e00b      	b.n	8002498 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002480:	f7fe fbdc 	bl	8000c3c <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002490:	4293      	cmp	r3, r2
 8002492:	d901      	bls.n	8002498 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e208      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
 8002498:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800249c:	2202      	movs	r2, #2
 800249e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	fa93 f2a3 	rbit	r2, r3
 80024aa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024b4:	2202      	movs	r2, #2
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	fa93 f2a3 	rbit	r2, r3
 80024c2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80024c6:	601a      	str	r2, [r3, #0]
  return(result);
 80024c8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80024cc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ce:	fab3 f383 	clz	r3, r3
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	095b      	lsrs	r3, r3, #5
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	f043 0302 	orr.w	r3, r3, #2
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d102      	bne.n	80024e8 <HAL_RCC_OscConfig+0xa0c>
 80024e2:	4b90      	ldr	r3, [pc, #576]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 80024e4:	6a1b      	ldr	r3, [r3, #32]
 80024e6:	e00d      	b.n	8002504 <HAL_RCC_OscConfig+0xa28>
 80024e8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80024ec:	2202      	movs	r2, #2
 80024ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	fa93 f2a3 	rbit	r2, r3
 80024fa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	4b88      	ldr	r3, [pc, #544]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 8002502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002504:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002508:	2102      	movs	r1, #2
 800250a:	6011      	str	r1, [r2, #0]
 800250c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	fa92 f1a2 	rbit	r1, r2
 8002516:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800251a:	6011      	str	r1, [r2, #0]
  return(result);
 800251c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002520:	6812      	ldr	r2, [r2, #0]
 8002522:	fab2 f282 	clz	r2, r2
 8002526:	b252      	sxtb	r2, r2
 8002528:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800252c:	b252      	sxtb	r2, r2
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	f002 021f 	and.w	r2, r2, #31
 8002534:	2101      	movs	r1, #1
 8002536:	fa01 f202 	lsl.w	r2, r1, r2
 800253a:	4013      	ands	r3, r2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d19f      	bne.n	8002480 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002540:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002544:	2b01      	cmp	r3, #1
 8002546:	d105      	bne.n	8002554 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002548:	4b76      	ldr	r3, [pc, #472]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	4a75      	ldr	r2, [pc, #468]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 800254e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002552:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002554:	1d3b      	adds	r3, r7, #4
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 81a4 	beq.w	80028a8 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002560:	4b70      	ldr	r3, [pc, #448]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 030c 	and.w	r3, r3, #12
 8002568:	2b08      	cmp	r3, #8
 800256a:	f000 819b 	beq.w	80028a4 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800256e:	1d3b      	adds	r3, r7, #4
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	69db      	ldr	r3, [r3, #28]
 8002574:	2b02      	cmp	r3, #2
 8002576:	f040 8113 	bne.w	80027a0 <HAL_RCC_OscConfig+0xcc4>
 800257a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800257e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002582:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002584:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	fa93 f2a3 	rbit	r2, r3
 800258e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002592:	601a      	str	r2, [r3, #0]
  return(result);
 8002594:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002598:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800259a:	fab3 f383 	clz	r3, r3
 800259e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	461a      	mov	r2, r3
 80025aa:	2300      	movs	r3, #0
 80025ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ae:	f7fe fb45 	bl	8000c3c <HAL_GetTick>
 80025b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025b6:	e009      	b.n	80025cc <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025b8:	f7fe fb40 	bl	8000c3c <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e16e      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
 80025cc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80025d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	fa93 f2a3 	rbit	r2, r3
 80025e0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80025e4:	601a      	str	r2, [r3, #0]
  return(result);
 80025e6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80025ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d102      	bne.n	8002606 <HAL_RCC_OscConfig+0xb2a>
 8002600:	4b48      	ldr	r3, [pc, #288]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	e01b      	b.n	800263e <HAL_RCC_OscConfig+0xb62>
 8002606:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800260a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800260e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002610:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	fa93 f2a3 	rbit	r2, r3
 800261a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002624:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	fa93 f2a3 	rbit	r2, r3
 8002634:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	4b3a      	ldr	r3, [pc, #232]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 800263c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002642:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002646:	6011      	str	r1, [r2, #0]
 8002648:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800264c:	6812      	ldr	r2, [r2, #0]
 800264e:	fa92 f1a2 	rbit	r1, r2
 8002652:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002656:	6011      	str	r1, [r2, #0]
  return(result);
 8002658:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800265c:	6812      	ldr	r2, [r2, #0]
 800265e:	fab2 f282 	clz	r2, r2
 8002662:	b252      	sxtb	r2, r2
 8002664:	f042 0220 	orr.w	r2, r2, #32
 8002668:	b252      	sxtb	r2, r2
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	f002 021f 	and.w	r2, r2, #31
 8002670:	2101      	movs	r1, #1
 8002672:	fa01 f202 	lsl.w	r2, r1, r2
 8002676:	4013      	ands	r3, r2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d19d      	bne.n	80025b8 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800267c:	4b29      	ldr	r3, [pc, #164]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002684:	1d3b      	adds	r3, r7, #4
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800268a:	1d3b      	adds	r3, r7, #4
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	430b      	orrs	r3, r1
 8002692:	4924      	ldr	r1, [pc, #144]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 8002694:	4313      	orrs	r3, r2
 8002696:	604b      	str	r3, [r1, #4]
 8002698:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800269c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80026a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	fa93 f2a3 	rbit	r2, r3
 80026ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80026b0:	601a      	str	r2, [r3, #0]
  return(result);
 80026b2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80026b6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b8:	fab3 f383 	clz	r3, r3
 80026bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	461a      	mov	r2, r3
 80026c8:	2301      	movs	r3, #1
 80026ca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026cc:	f7fe fab6 	bl	8000c3c <HAL_GetTick>
 80026d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026d4:	e009      	b.n	80026ea <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026d6:	f7fe fab1 	bl	8000c3c <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e0df      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
 80026ea:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	fa93 f2a3 	rbit	r2, r3
 80026fe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002702:	601a      	str	r2, [r3, #0]
  return(result);
 8002704:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002708:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800270a:	fab3 f383 	clz	r3, r3
 800270e:	b2db      	uxtb	r3, r3
 8002710:	095b      	lsrs	r3, r3, #5
 8002712:	b2db      	uxtb	r3, r3
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b01      	cmp	r3, #1
 800271c:	d104      	bne.n	8002728 <HAL_RCC_OscConfig+0xc4c>
 800271e:	4b01      	ldr	r3, [pc, #4]	; (8002724 <HAL_RCC_OscConfig+0xc48>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	e01d      	b.n	8002760 <HAL_RCC_OscConfig+0xc84>
 8002724:	40021000 	.word	0x40021000
 8002728:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800272c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002730:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002732:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	fa93 f2a3 	rbit	r2, r3
 800273c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002740:	601a      	str	r2, [r3, #0]
 8002742:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002746:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800274a:	601a      	str	r2, [r3, #0]
 800274c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	fa93 f2a3 	rbit	r2, r3
 8002756:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	4b55      	ldr	r3, [pc, #340]	; (80028b4 <HAL_RCC_OscConfig+0xdd8>)
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002764:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002768:	6011      	str	r1, [r2, #0]
 800276a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800276e:	6812      	ldr	r2, [r2, #0]
 8002770:	fa92 f1a2 	rbit	r1, r2
 8002774:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002778:	6011      	str	r1, [r2, #0]
  return(result);
 800277a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	fab2 f282 	clz	r2, r2
 8002784:	b252      	sxtb	r2, r2
 8002786:	f042 0220 	orr.w	r2, r2, #32
 800278a:	b252      	sxtb	r2, r2
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	f002 021f 	and.w	r2, r2, #31
 8002792:	2101      	movs	r1, #1
 8002794:	fa01 f202 	lsl.w	r2, r1, r2
 8002798:	4013      	ands	r3, r2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d09b      	beq.n	80026d6 <HAL_RCC_OscConfig+0xbfa>
 800279e:	e083      	b.n	80028a8 <HAL_RCC_OscConfig+0xdcc>
 80027a0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027aa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	fa93 f2a3 	rbit	r2, r3
 80027b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027b8:	601a      	str	r2, [r3, #0]
  return(result);
 80027ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027be:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c0:	fab3 f383 	clz	r3, r3
 80027c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	461a      	mov	r2, r3
 80027d0:	2300      	movs	r3, #0
 80027d2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7fe fa32 	bl	8000c3c <HAL_GetTick>
 80027d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027dc:	e009      	b.n	80027f2 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027de:	f7fe fa2d 	bl	8000c3c <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e05b      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
 80027f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	fa93 f2a3 	rbit	r2, r3
 8002806:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800280a:	601a      	str	r2, [r3, #0]
  return(result);
 800280c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002810:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002812:	fab3 f383 	clz	r3, r3
 8002816:	b2db      	uxtb	r3, r3
 8002818:	095b      	lsrs	r3, r3, #5
 800281a:	b2db      	uxtb	r3, r3
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b01      	cmp	r3, #1
 8002824:	d102      	bne.n	800282c <HAL_RCC_OscConfig+0xd50>
 8002826:	4b23      	ldr	r3, [pc, #140]	; (80028b4 <HAL_RCC_OscConfig+0xdd8>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	e01b      	b.n	8002864 <HAL_RCC_OscConfig+0xd88>
 800282c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002830:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002834:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	fa93 f2a3 	rbit	r2, r3
 8002840:	f107 0320 	add.w	r3, r7, #32
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	f107 031c 	add.w	r3, r7, #28
 800284a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	f107 031c 	add.w	r3, r7, #28
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	fa93 f2a3 	rbit	r2, r3
 800285a:	f107 0318 	add.w	r3, r7, #24
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	4b14      	ldr	r3, [pc, #80]	; (80028b4 <HAL_RCC_OscConfig+0xdd8>)
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	f107 0214 	add.w	r2, r7, #20
 8002868:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800286c:	6011      	str	r1, [r2, #0]
 800286e:	f107 0214 	add.w	r2, r7, #20
 8002872:	6812      	ldr	r2, [r2, #0]
 8002874:	fa92 f1a2 	rbit	r1, r2
 8002878:	f107 0210 	add.w	r2, r7, #16
 800287c:	6011      	str	r1, [r2, #0]
  return(result);
 800287e:	f107 0210 	add.w	r2, r7, #16
 8002882:	6812      	ldr	r2, [r2, #0]
 8002884:	fab2 f282 	clz	r2, r2
 8002888:	b252      	sxtb	r2, r2
 800288a:	f042 0220 	orr.w	r2, r2, #32
 800288e:	b252      	sxtb	r2, r2
 8002890:	b2d2      	uxtb	r2, r2
 8002892:	f002 021f 	and.w	r2, r2, #31
 8002896:	2101      	movs	r1, #1
 8002898:	fa01 f202 	lsl.w	r2, r1, r2
 800289c:	4013      	ands	r3, r2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d19d      	bne.n	80027de <HAL_RCC_OscConfig+0xd02>
 80028a2:	e001      	b.n	80028a8 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e000      	b.n	80028aa <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40021000 	.word	0x40021000

080028b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b09e      	sub	sp, #120	; 0x78
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d101      	bne.n	80028d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e164      	b.n	8002b9a <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028d0:	4b92      	ldr	r3, [pc, #584]	; (8002b1c <HAL_RCC_ClockConfig+0x264>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0307 	and.w	r3, r3, #7
 80028d8:	683a      	ldr	r2, [r7, #0]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d910      	bls.n	8002900 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028de:	4b8f      	ldr	r3, [pc, #572]	; (8002b1c <HAL_RCC_ClockConfig+0x264>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f023 0207 	bic.w	r2, r3, #7
 80028e6:	498d      	ldr	r1, [pc, #564]	; (8002b1c <HAL_RCC_ClockConfig+0x264>)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ee:	4b8b      	ldr	r3, [pc, #556]	; (8002b1c <HAL_RCC_ClockConfig+0x264>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d001      	beq.n	8002900 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e14c      	b.n	8002b9a <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d008      	beq.n	800291e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800290c:	4b84      	ldr	r3, [pc, #528]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	4981      	ldr	r1, [pc, #516]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 800291a:	4313      	orrs	r3, r2
 800291c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 80df 	beq.w	8002aea <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d13d      	bne.n	80029b0 <HAL_RCC_ClockConfig+0xf8>
 8002934:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002938:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800293c:	fa93 f3a3 	rbit	r3, r3
 8002940:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8002942:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002944:	fab3 f383 	clz	r3, r3
 8002948:	b2db      	uxtb	r3, r3
 800294a:	095b      	lsrs	r3, r3, #5
 800294c:	b2db      	uxtb	r3, r3
 800294e:	f043 0301 	orr.w	r3, r3, #1
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b01      	cmp	r3, #1
 8002956:	d102      	bne.n	800295e <HAL_RCC_ClockConfig+0xa6>
 8002958:	4b71      	ldr	r3, [pc, #452]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	e00f      	b.n	800297e <HAL_RCC_ClockConfig+0xc6>
 800295e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002962:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002964:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	667b      	str	r3, [r7, #100]	; 0x64
 800296c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002970:	663b      	str	r3, [r7, #96]	; 0x60
 8002972:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002974:	fa93 f3a3 	rbit	r3, r3
 8002978:	65fb      	str	r3, [r7, #92]	; 0x5c
 800297a:	4b69      	ldr	r3, [pc, #420]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002982:	65ba      	str	r2, [r7, #88]	; 0x58
 8002984:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002986:	fa92 f2a2 	rbit	r2, r2
 800298a:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 800298c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800298e:	fab2 f282 	clz	r2, r2
 8002992:	b252      	sxtb	r2, r2
 8002994:	f042 0220 	orr.w	r2, r2, #32
 8002998:	b252      	sxtb	r2, r2
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	f002 021f 	and.w	r2, r2, #31
 80029a0:	2101      	movs	r1, #1
 80029a2:	fa01 f202 	lsl.w	r2, r1, r2
 80029a6:	4013      	ands	r3, r2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d17d      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0f4      	b.n	8002b9a <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d13d      	bne.n	8002a34 <HAL_RCC_ClockConfig+0x17c>
 80029b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029bc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029c0:	fa93 f3a3 	rbit	r3, r3
 80029c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 80029c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029c8:	fab3 f383 	clz	r3, r3
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	f043 0301 	orr.w	r3, r3, #1
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d102      	bne.n	80029e2 <HAL_RCC_ClockConfig+0x12a>
 80029dc:	4b50      	ldr	r3, [pc, #320]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	e00f      	b.n	8002a02 <HAL_RCC_ClockConfig+0x14a>
 80029e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029e6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029ea:	fa93 f3a3 	rbit	r3, r3
 80029ee:	647b      	str	r3, [r7, #68]	; 0x44
 80029f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029f4:	643b      	str	r3, [r7, #64]	; 0x40
 80029f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029f8:	fa93 f3a3 	rbit	r3, r3
 80029fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029fe:	4b48      	ldr	r3, [pc, #288]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a06:	63ba      	str	r2, [r7, #56]	; 0x38
 8002a08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a0a:	fa92 f2a2 	rbit	r2, r2
 8002a0e:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8002a10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a12:	fab2 f282 	clz	r2, r2
 8002a16:	b252      	sxtb	r2, r2
 8002a18:	f042 0220 	orr.w	r2, r2, #32
 8002a1c:	b252      	sxtb	r2, r2
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	f002 021f 	and.w	r2, r2, #31
 8002a24:	2101      	movs	r1, #1
 8002a26:	fa01 f202 	lsl.w	r2, r1, r2
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d13b      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e0b2      	b.n	8002b9a <HAL_RCC_ClockConfig+0x2e2>
 8002a34:	2302      	movs	r3, #2
 8002a36:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a3a:	fa93 f3a3 	rbit	r3, r3
 8002a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a42:	fab3 f383 	clz	r3, r3
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d102      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x1a4>
 8002a56:	4b32      	ldr	r3, [pc, #200]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	e00d      	b.n	8002a78 <HAL_RCC_ClockConfig+0x1c0>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a62:	fa93 f3a3 	rbit	r3, r3
 8002a66:	627b      	str	r3, [r7, #36]	; 0x24
 8002a68:	2302      	movs	r3, #2
 8002a6a:	623b      	str	r3, [r7, #32]
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	fa93 f3a3 	rbit	r3, r3
 8002a72:	61fb      	str	r3, [r7, #28]
 8002a74:	4b2a      	ldr	r3, [pc, #168]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 8002a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a78:	2202      	movs	r2, #2
 8002a7a:	61ba      	str	r2, [r7, #24]
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	fa92 f2a2 	rbit	r2, r2
 8002a82:	617a      	str	r2, [r7, #20]
  return(result);
 8002a84:	697a      	ldr	r2, [r7, #20]
 8002a86:	fab2 f282 	clz	r2, r2
 8002a8a:	b252      	sxtb	r2, r2
 8002a8c:	f042 0220 	orr.w	r2, r2, #32
 8002a90:	b252      	sxtb	r2, r2
 8002a92:	b2d2      	uxtb	r2, r2
 8002a94:	f002 021f 	and.w	r2, r2, #31
 8002a98:	2101      	movs	r1, #1
 8002a9a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e078      	b.n	8002b9a <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aa8:	4b1d      	ldr	r3, [pc, #116]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f023 0203 	bic.w	r2, r3, #3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	491a      	ldr	r1, [pc, #104]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002aba:	f7fe f8bf 	bl	8000c3c <HAL_GetTick>
 8002abe:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ac0:	e00a      	b.n	8002ad8 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ac2:	f7fe f8bb 	bl	8000c3c <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e060      	b.n	8002b9a <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ad8:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <HAL_RCC_ClockConfig+0x268>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f003 020c 	and.w	r2, r3, #12
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d1eb      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aea:	4b0c      	ldr	r3, [pc, #48]	; (8002b1c <HAL_RCC_ClockConfig+0x264>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d215      	bcs.n	8002b24 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002af8:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <HAL_RCC_ClockConfig+0x264>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f023 0207 	bic.w	r2, r3, #7
 8002b00:	4906      	ldr	r1, [pc, #24]	; (8002b1c <HAL_RCC_ClockConfig+0x264>)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b08:	4b04      	ldr	r3, [pc, #16]	; (8002b1c <HAL_RCC_ClockConfig+0x264>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d006      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e03f      	b.n	8002b9a <HAL_RCC_ClockConfig+0x2e2>
 8002b1a:	bf00      	nop
 8002b1c:	40022000 	.word	0x40022000
 8002b20:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b30:	4b1c      	ldr	r3, [pc, #112]	; (8002ba4 <HAL_RCC_ClockConfig+0x2ec>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	4919      	ldr	r1, [pc, #100]	; (8002ba4 <HAL_RCC_ClockConfig+0x2ec>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d009      	beq.n	8002b62 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <HAL_RCC_ClockConfig+0x2ec>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	4911      	ldr	r1, [pc, #68]	; (8002ba4 <HAL_RCC_ClockConfig+0x2ec>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002b62:	f000 f825 	bl	8002bb0 <HAL_RCC_GetSysClockFreq>
 8002b66:	4601      	mov	r1, r0
 8002b68:	4b0e      	ldr	r3, [pc, #56]	; (8002ba4 <HAL_RCC_ClockConfig+0x2ec>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b70:	23f0      	movs	r3, #240	; 0xf0
 8002b72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	fa93 f3a3 	rbit	r3, r3
 8002b7a:	60fb      	str	r3, [r7, #12]
  return(result);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	fab3 f383 	clz	r3, r3
 8002b82:	fa22 f303 	lsr.w	r3, r2, r3
 8002b86:	4a08      	ldr	r2, [pc, #32]	; (8002ba8 <HAL_RCC_ClockConfig+0x2f0>)
 8002b88:	5cd3      	ldrb	r3, [r2, r3]
 8002b8a:	fa21 f303 	lsr.w	r3, r1, r3
 8002b8e:	4a07      	ldr	r2, [pc, #28]	; (8002bac <HAL_RCC_ClockConfig+0x2f4>)
 8002b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b92:	2000      	movs	r0, #0
 8002b94:	f7fe f80e 	bl	8000bb4 <HAL_InitTick>
  
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3778      	adds	r7, #120	; 0x78
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	08006554 	.word	0x08006554
 8002bac:	20000018 	.word	0x20000018

08002bb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b08b      	sub	sp, #44	; 0x2c
 8002bb4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61fb      	str	r3, [r7, #28]
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	627b      	str	r3, [r7, #36]	; 0x24
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002bca:	4b29      	ldr	r3, [pc, #164]	; (8002c70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	d002      	beq.n	8002be0 <HAL_RCC_GetSysClockFreq+0x30>
 8002bda:	2b08      	cmp	r3, #8
 8002bdc:	d003      	beq.n	8002be6 <HAL_RCC_GetSysClockFreq+0x36>
 8002bde:	e03c      	b.n	8002c5a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002be0:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002be2:	623b      	str	r3, [r7, #32]
      break;
 8002be4:	e03c      	b.n	8002c60 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002bec:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002bf0:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	fa93 f3a3 	rbit	r3, r3
 8002bf8:	607b      	str	r3, [r7, #4]
  return(result);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	fab3 f383 	clz	r3, r3
 8002c00:	fa22 f303 	lsr.w	r3, r2, r3
 8002c04:	4a1c      	ldr	r2, [pc, #112]	; (8002c78 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c06:	5cd3      	ldrb	r3, [r2, r3]
 8002c08:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002c0a:	4b19      	ldr	r3, [pc, #100]	; (8002c70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0e:	f003 020f 	and.w	r2, r3, #15
 8002c12:	230f      	movs	r3, #15
 8002c14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	fa93 f3a3 	rbit	r3, r3
 8002c1c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	fab3 f383 	clz	r3, r3
 8002c24:	fa22 f303 	lsr.w	r3, r2, r3
 8002c28:	4a14      	ldr	r2, [pc, #80]	; (8002c7c <HAL_RCC_GetSysClockFreq+0xcc>)
 8002c2a:	5cd3      	ldrb	r3, [r2, r3]
 8002c2c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d008      	beq.n	8002c4a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002c38:	4a0e      	ldr	r2, [pc, #56]	; (8002c74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	fb02 f303 	mul.w	r3, r2, r3
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
 8002c48:	e004      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	4a0c      	ldr	r2, [pc, #48]	; (8002c80 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c4e:	fb02 f303 	mul.w	r3, r2, r3
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c56:	623b      	str	r3, [r7, #32]
      break;
 8002c58:	e002      	b.n	8002c60 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c5a:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c5c:	623b      	str	r3, [r7, #32]
      break;
 8002c5e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c60:	6a3b      	ldr	r3, [r7, #32]
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	372c      	adds	r7, #44	; 0x2c
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40021000 	.word	0x40021000
 8002c74:	007a1200 	.word	0x007a1200
 8002c78:	0800506c 	.word	0x0800506c
 8002c7c:	0800507c 	.word	0x0800507c
 8002c80:	003d0900 	.word	0x003d0900

08002c84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b092      	sub	sp, #72	; 0x48
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002c90:	2300      	movs	r3, #0
 8002c92:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 80cf 	beq.w	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ca8:	4b86      	ldr	r3, [pc, #536]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10e      	bne.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb4:	4b83      	ldr	r3, [pc, #524]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	4a82      	ldr	r2, [pc, #520]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cbe:	61d3      	str	r3, [r2, #28]
 8002cc0:	4b80      	ldr	r3, [pc, #512]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc8:	60bb      	str	r3, [r7, #8]
 8002cca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd2:	4b7d      	ldr	r3, [pc, #500]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d118      	bne.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cde:	4b7a      	ldr	r3, [pc, #488]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a79      	ldr	r2, [pc, #484]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cea:	f7fd ffa7 	bl	8000c3c <HAL_GetTick>
 8002cee:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf0:	e008      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cf2:	f7fd ffa3 	bl	8000c3c <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b64      	cmp	r3, #100	; 0x64
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e0da      	b.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x236>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d04:	4b70      	ldr	r3, [pc, #448]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0f0      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d10:	4b6c      	ldr	r3, [pc, #432]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d18:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d07c      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d075      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d2e:	4b65      	ldr	r3, [pc, #404]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d3c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d40:	fa93 f3a3 	rbit	r3, r3
 8002d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d48:	fab3 f383 	clz	r3, r3
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	4b5f      	ldr	r3, [pc, #380]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d50:	4413      	add	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	461a      	mov	r2, r3
 8002d56:	2301      	movs	r3, #1
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d62:	fa93 f3a3 	rbit	r3, r3
 8002d66:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d6a:	fab3 f383 	clz	r3, r3
 8002d6e:	461a      	mov	r2, r3
 8002d70:	4b56      	ldr	r3, [pc, #344]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d72:	4413      	add	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	461a      	mov	r2, r3
 8002d78:	2300      	movs	r3, #0
 8002d7a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d7c:	4a51      	ldr	r2, [pc, #324]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d80:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d046      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8c:	f7fd ff56 	bl	8000c3c <HAL_GetTick>
 8002d90:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d92:	e00a      	b.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d94:	f7fd ff52 	bl	8000c3c <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d901      	bls.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e087      	b.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x236>
 8002daa:	2302      	movs	r3, #2
 8002dac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db0:	fa93 f3a3 	rbit	r3, r3
 8002db4:	627b      	str	r3, [r7, #36]	; 0x24
 8002db6:	2302      	movs	r3, #2
 8002db8:	623b      	str	r3, [r7, #32]
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	fa93 f3a3 	rbit	r3, r3
 8002dc0:	61fb      	str	r3, [r7, #28]
  return(result);
 8002dc2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dc4:	fab3 f383 	clz	r3, r3
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	095b      	lsrs	r3, r3, #5
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	f043 0302 	orr.w	r3, r3, #2
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d102      	bne.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002dd8:	4b3a      	ldr	r3, [pc, #232]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002dda:	6a1b      	ldr	r3, [r3, #32]
 8002ddc:	e007      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002dde:	2302      	movs	r3, #2
 8002de0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	fa93 f3a3 	rbit	r3, r3
 8002de8:	617b      	str	r3, [r7, #20]
 8002dea:	4b36      	ldr	r3, [pc, #216]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	2202      	movs	r2, #2
 8002df0:	613a      	str	r2, [r7, #16]
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	fa92 f2a2 	rbit	r2, r2
 8002df8:	60fa      	str	r2, [r7, #12]
  return(result);
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	fab2 f282 	clz	r2, r2
 8002e00:	b252      	sxtb	r2, r2
 8002e02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e06:	b252      	sxtb	r2, r2
 8002e08:	b2d2      	uxtb	r2, r2
 8002e0a:	f002 021f 	and.w	r2, r2, #31
 8002e0e:	2101      	movs	r1, #1
 8002e10:	fa01 f202 	lsl.w	r2, r1, r2
 8002e14:	4013      	ands	r3, r2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d0bc      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x110>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002e1a:	4b2a      	ldr	r3, [pc, #168]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	4927      	ldr	r1, [pc, #156]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d105      	bne.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e34:	4b23      	ldr	r3, [pc, #140]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e36:	69db      	ldr	r3, [r3, #28]
 8002e38:	4a22      	ldr	r2, [pc, #136]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e3e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d008      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e4c:	4b1d      	ldr	r3, [pc, #116]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e50:	f023 0203 	bic.w	r2, r3, #3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	491a      	ldr	r1, [pc, #104]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0320 	and.w	r3, r3, #32
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d008      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e6a:	4b16      	ldr	r3, [pc, #88]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	f023 0210 	bic.w	r2, r3, #16
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	4913      	ldr	r1, [pc, #76]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d008      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e88:	4b0e      	ldr	r3, [pc, #56]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	490b      	ldr	r1, [pc, #44]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d008      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ea6:	4b07      	ldr	r3, [pc, #28]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eaa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	4904      	ldr	r1, [pc, #16]	; (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3748      	adds	r7, #72	; 0x48
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	40007000 	.word	0x40007000
 8002ecc:	10908100 	.word	0x10908100

08002ed0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60fb      	str	r3, [r7, #12]
    
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e083      	b.n	8002ff8 <HAL_TIM_Encoder_Init+0x128>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d106      	bne.n	8002f0a <HAL_TIM_Encoder_Init+0x3a>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 ffff 	bl	8003f08 <HAL_TIM_Encoder_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2202      	movs	r2, #2
 8002f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6812      	ldr	r2, [r2, #0]
 8002f1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f20:	f023 0307 	bic.w	r3, r3, #7
 8002f24:	6093      	str	r3, [r2, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3304      	adds	r3, #4
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4610      	mov	r0, r2
 8002f32:	f000 f89d 	bl	8003070 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f5e:	f023 0303 	bic.w	r3, r3, #3
 8002f62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	021b      	lsls	r3, r3, #8
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	613b      	str	r3, [r7, #16]
  
  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002f7c:	f023 030c 	bic.w	r3, r3, #12
 8002f80:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	021b      	lsls	r3, r3, #8
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	011a      	lsls	r2, r3, #4
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	031b      	lsls	r3, r3, #12
 8002fac:	4313      	orrs	r3, r2
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002fba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8002fc2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685a      	ldr	r2, [r3, #4]
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	621a      	str	r2, [r3, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  switch (Channel)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d002      	beq.n	8003016 <HAL_TIM_Encoder_Start+0x16>
 8003010:	2b04      	cmp	r3, #4
 8003012:	d008      	beq.n	8003026 <HAL_TIM_Encoder_Start+0x26>
 8003014:	e00f      	b.n	8003036 <HAL_TIM_Encoder_Start+0x36>
  {
  case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2201      	movs	r2, #1
 800301c:	2100      	movs	r1, #0
 800301e:	4618      	mov	r0, r3
 8003020:	f000 f8a0 	bl	8003164 <TIM_CCxChannelCmd>
      break; 
 8003024:	e016      	b.n	8003054 <HAL_TIM_Encoder_Start+0x54>
    }  
  case TIM_CHANNEL_2:
    {  
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2201      	movs	r2, #1
 800302c:	2104      	movs	r1, #4
 800302e:	4618      	mov	r0, r3
 8003030:	f000 f898 	bl	8003164 <TIM_CCxChannelCmd>
      break;
 8003034:	e00e      	b.n	8003054 <HAL_TIM_Encoder_Start+0x54>
    }  
  default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2201      	movs	r2, #1
 800303c:	2100      	movs	r1, #0
 800303e:	4618      	mov	r0, r3
 8003040:	f000 f890 	bl	8003164 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2201      	movs	r2, #1
 800304a:	2104      	movs	r1, #4
 800304c:	4618      	mov	r0, r3
 800304e:	f000 f889 	bl	8003164 <TIM_CCxChannelCmd>
      break; 
 8003052:	bf00      	nop
    }
  }  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 0201 	orr.w	r2, r2, #1
 8003062:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800307a:	2300      	movs	r3, #0
 800307c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a32      	ldr	r2, [pc, #200]	; (8003150 <TIM_Base_SetConfig+0xe0>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d007      	beq.n	800309c <TIM_Base_SetConfig+0x2c>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003092:	d003      	beq.n	800309c <TIM_Base_SetConfig+0x2c>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a2f      	ldr	r2, [pc, #188]	; (8003154 <TIM_Base_SetConfig+0xe4>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d108      	bne.n	80030ae <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a27      	ldr	r2, [pc, #156]	; (8003150 <TIM_Base_SetConfig+0xe0>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d013      	beq.n	80030de <TIM_Base_SetConfig+0x6e>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030bc:	d00f      	beq.n	80030de <TIM_Base_SetConfig+0x6e>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a24      	ldr	r2, [pc, #144]	; (8003154 <TIM_Base_SetConfig+0xe4>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00b      	beq.n	80030de <TIM_Base_SetConfig+0x6e>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a23      	ldr	r2, [pc, #140]	; (8003158 <TIM_Base_SetConfig+0xe8>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d007      	beq.n	80030de <TIM_Base_SetConfig+0x6e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a22      	ldr	r2, [pc, #136]	; (800315c <TIM_Base_SetConfig+0xec>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d003      	beq.n	80030de <TIM_Base_SetConfig+0x6e>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a21      	ldr	r2, [pc, #132]	; (8003160 <TIM_Base_SetConfig+0xf0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d108      	bne.n	80030f0 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a0e      	ldr	r2, [pc, #56]	; (8003150 <TIM_Base_SetConfig+0xe0>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00b      	beq.n	8003134 <TIM_Base_SetConfig+0xc4>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a0e      	ldr	r2, [pc, #56]	; (8003158 <TIM_Base_SetConfig+0xe8>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d007      	beq.n	8003134 <TIM_Base_SetConfig+0xc4>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a0d      	ldr	r2, [pc, #52]	; (800315c <TIM_Base_SetConfig+0xec>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d003      	beq.n	8003134 <TIM_Base_SetConfig+0xc4>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a0c      	ldr	r2, [pc, #48]	; (8003160 <TIM_Base_SetConfig+0xf0>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d103      	bne.n	800313c <TIM_Base_SetConfig+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	691a      	ldr	r2, [r3, #16]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	615a      	str	r2, [r3, #20]
}
 8003142:	bf00      	nop
 8003144:	3714      	adds	r7, #20
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	40012c00 	.word	0x40012c00
 8003154:	40000400 	.word	0x40000400
 8003158:	40014000 	.word	0x40014000
 800315c:	40014400 	.word	0x40014400
 8003160:	40014800 	.word	0x40014800

08003164 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003164:	b480      	push	{r7}
 8003166:	b087      	sub	sp, #28
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8003174:	2201      	movs	r2, #1
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6a1a      	ldr	r2, [r3, #32]
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	43db      	mvns	r3, r3
 8003186:	401a      	ands	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6a1a      	ldr	r2, [r3, #32]
 8003190:	6879      	ldr	r1, [r7, #4]
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	fa01 f303 	lsl.w	r3, r1, r3
 8003198:	431a      	orrs	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	621a      	str	r2, [r3, #32]
}
 800319e:	bf00      	nop
 80031a0:	371c      	adds	r7, #28
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
	...

080031ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d101      	bne.n	80031c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031c0:	2302      	movs	r3, #2
 80031c2:	e038      	b.n	8003236 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a18      	ldr	r2, [pc, #96]	; (8003244 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d108      	bne.n	80031f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80031ec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	4313      	orrs	r3, r2
 8003208:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003210:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	4313      	orrs	r3, r2
 800321a:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8003234:	2300      	movs	r3, #0
} 
 8003236:	4618      	mov	r0, r3
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	40012c00 	.word	0x40012c00

08003248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800324c:	f7fd fc9c 	bl	8000b88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003250:	f000 f866 	bl	8003320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003254:	f000 f94e 	bl	80034f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003258:	f000 f8ba 	bl	80033d0 <MX_I2C1_Init>
  MX_TIM2_Init();
 800325c:	f000 f8f6 	bl	800344c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  set_oled_addr(0x78);
 8003260:	2078      	movs	r0, #120	; 0x78
 8003262:	f000 f9d5 	bl	8003610 <set_oled_addr>
  ssd1306_sel_I2C(&hi2c1);
 8003266:	482a      	ldr	r0, [pc, #168]	; (8003310 <main+0xc8>)
 8003268:	f000 fd5c 	bl	8003d24 <ssd1306_sel_I2C>
  SSD1306_Init ();
 800326c:	f000 f9e0 	bl	8003630 <SSD1306_Init>

  SSD1306_Putint(n_pulsos_a, 1);
 8003270:	4b28      	ldr	r3, [pc, #160]	; (8003314 <main+0xcc>)
 8003272:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003276:	2101      	movs	r1, #1
 8003278:	4618      	mov	r0, r3
 800327a:	f000 fc25 	bl	8003ac8 <SSD1306_Putint>
  SSD1306_UpdateScreen();
 800327e:	f000 facd 	bl	800381c <SSD1306_UpdateScreen>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2);
 8003282:	2104      	movs	r1, #4
 8003284:	4824      	ldr	r0, [pc, #144]	; (8003318 <main+0xd0>)
 8003286:	f7ff febb 	bl	8003000 <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  n_pulsos_a = (TIM2->CNT);
 800328a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800328e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003290:	b21a      	sxth	r2, r3
 8003292:	4b20      	ldr	r3, [pc, #128]	; (8003314 <main+0xcc>)
 8003294:	801a      	strh	r2, [r3, #0]
	  n_pulsos_a = n_pulsos_a/4;
 8003296:	4b1f      	ldr	r3, [pc, #124]	; (8003314 <main+0xcc>)
 8003298:	f9b3 3000 	ldrsh.w	r3, [r3]
 800329c:	2b00      	cmp	r3, #0
 800329e:	da00      	bge.n	80032a2 <main+0x5a>
 80032a0:	3303      	adds	r3, #3
 80032a2:	109b      	asrs	r3, r3, #2
 80032a4:	b21a      	sxth	r2, r3
 80032a6:	4b1b      	ldr	r3, [pc, #108]	; (8003314 <main+0xcc>)
 80032a8:	801a      	strh	r2, [r3, #0]
	  if(n_pulsos_a < 0){
 80032aa:	4b1a      	ldr	r3, [pc, #104]	; (8003314 <main+0xcc>)
 80032ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	da06      	bge.n	80032c2 <main+0x7a>
		  n_pulsos_a = 0;
 80032b4:	4b17      	ldr	r3, [pc, #92]	; (8003314 <main+0xcc>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	801a      	strh	r2, [r3, #0]
		  TIM2->CNT = 0;
 80032ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032be:	2200      	movs	r2, #0
 80032c0:	625a      	str	r2, [r3, #36]	; 0x24
	  }
	  if (n_pulsos_a > 100){
 80032c2:	4b14      	ldr	r3, [pc, #80]	; (8003314 <main+0xcc>)
 80032c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032c8:	2b64      	cmp	r3, #100	; 0x64
 80032ca:	dd07      	ble.n	80032dc <main+0x94>
		  n_pulsos_a = 100;
 80032cc:	4b11      	ldr	r3, [pc, #68]	; (8003314 <main+0xcc>)
 80032ce:	2264      	movs	r2, #100	; 0x64
 80032d0:	801a      	strh	r2, [r3, #0]
		  TIM2->CNT = 400;
 80032d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032d6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80032da:	625a      	str	r2, [r3, #36]	; 0x24
	  }

	  if (prev_a != n_pulsos_a){
 80032dc:	4b0f      	ldr	r3, [pc, #60]	; (800331c <main+0xd4>)
 80032de:	f9b3 2000 	ldrsh.w	r2, [r3]
 80032e2:	4b0c      	ldr	r3, [pc, #48]	; (8003314 <main+0xcc>)
 80032e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d00d      	beq.n	8003308 <main+0xc0>
		  prev_a = n_pulsos_a;
 80032ec:	4b09      	ldr	r3, [pc, #36]	; (8003314 <main+0xcc>)
 80032ee:	f9b3 2000 	ldrsh.w	r2, [r3]
 80032f2:	4b0a      	ldr	r3, [pc, #40]	; (800331c <main+0xd4>)
 80032f4:	801a      	strh	r2, [r3, #0]
		  SSD1306_Putint(n_pulsos_a, 1);
 80032f6:	4b07      	ldr	r3, [pc, #28]	; (8003314 <main+0xcc>)
 80032f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032fc:	2101      	movs	r1, #1
 80032fe:	4618      	mov	r0, r3
 8003300:	f000 fbe2 	bl	8003ac8 <SSD1306_Putint>
		  SSD1306_UpdateScreen();
 8003304:	f000 fa8a 	bl	800381c <SSD1306_UpdateScreen>
	  	  }

	  HAL_Delay(50);
 8003308:	2032      	movs	r0, #50	; 0x32
 800330a:	f7fd fca3 	bl	8000c54 <HAL_Delay>
	  n_pulsos_a = (TIM2->CNT);
 800330e:	e7bc      	b.n	800328a <main+0x42>
 8003310:	200004d4 	.word	0x200004d4
 8003314:	200000a0 	.word	0x200000a0
 8003318:	20000520 	.word	0x20000520
 800331c:	200000a2 	.word	0x200000a2

08003320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b096      	sub	sp, #88	; 0x58
 8003324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003326:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800332a:	2228      	movs	r2, #40	; 0x28
 800332c:	2100      	movs	r1, #0
 800332e:	4618      	mov	r0, r3
 8003330:	f000 ff35 	bl	800419e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003334:	f107 031c 	add.w	r3, r7, #28
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	605a      	str	r2, [r3, #4]
 800333e:	609a      	str	r2, [r3, #8]
 8003340:	60da      	str	r2, [r3, #12]
 8003342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003344:	1d3b      	adds	r3, r7, #4
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	605a      	str	r2, [r3, #4]
 800334c:	609a      	str	r2, [r3, #8]
 800334e:	60da      	str	r2, [r3, #12]
 8003350:	611a      	str	r2, [r3, #16]
 8003352:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003354:	2302      	movs	r3, #2
 8003356:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003358:	2301      	movs	r3, #1
 800335a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800335c:	2310      	movs	r3, #16
 800335e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003360:	2302      	movs	r3, #2
 8003362:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003364:	2300      	movs	r3, #0
 8003366:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003368:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800336c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800336e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003372:	4618      	mov	r0, r3
 8003374:	f7fe fbb2 	bl	8001adc <HAL_RCC_OscConfig>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800337e:	f000 f93f 	bl	8003600 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003382:	230f      	movs	r3, #15
 8003384:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003386:	2302      	movs	r3, #2
 8003388:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800338a:	2380      	movs	r3, #128	; 0x80
 800338c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800338e:	2300      	movs	r3, #0
 8003390:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003392:	2300      	movs	r3, #0
 8003394:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003396:	f107 031c 	add.w	r3, r7, #28
 800339a:	2100      	movs	r1, #0
 800339c:	4618      	mov	r0, r3
 800339e:	f7ff fa8b 	bl	80028b8 <HAL_RCC_ClockConfig>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80033a8:	f000 f92a 	bl	8003600 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80033ac:	2320      	movs	r3, #32
 80033ae:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80033b0:	2300      	movs	r3, #0
 80033b2:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033b4:	1d3b      	adds	r3, r7, #4
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff fc64 	bl	8002c84 <HAL_RCCEx_PeriphCLKConfig>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80033c2:	f000 f91d 	bl	8003600 <Error_Handler>
  }
}
 80033c6:	bf00      	nop
 80033c8:	3758      	adds	r7, #88	; 0x58
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80033d4:	4b1b      	ldr	r3, [pc, #108]	; (8003444 <MX_I2C1_Init+0x74>)
 80033d6:	4a1c      	ldr	r2, [pc, #112]	; (8003448 <MX_I2C1_Init+0x78>)
 80033d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 80033da:	4b1a      	ldr	r3, [pc, #104]	; (8003444 <MX_I2C1_Init+0x74>)
 80033dc:	f240 220b 	movw	r2, #523	; 0x20b
 80033e0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80033e2:	4b18      	ldr	r3, [pc, #96]	; (8003444 <MX_I2C1_Init+0x74>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80033e8:	4b16      	ldr	r3, [pc, #88]	; (8003444 <MX_I2C1_Init+0x74>)
 80033ea:	2201      	movs	r2, #1
 80033ec:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80033ee:	4b15      	ldr	r3, [pc, #84]	; (8003444 <MX_I2C1_Init+0x74>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80033f4:	4b13      	ldr	r3, [pc, #76]	; (8003444 <MX_I2C1_Init+0x74>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80033fa:	4b12      	ldr	r3, [pc, #72]	; (8003444 <MX_I2C1_Init+0x74>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003400:	4b10      	ldr	r3, [pc, #64]	; (8003444 <MX_I2C1_Init+0x74>)
 8003402:	2200      	movs	r2, #0
 8003404:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003406:	4b0f      	ldr	r3, [pc, #60]	; (8003444 <MX_I2C1_Init+0x74>)
 8003408:	2200      	movs	r2, #0
 800340a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800340c:	480d      	ldr	r0, [pc, #52]	; (8003444 <MX_I2C1_Init+0x74>)
 800340e:	f7fd fef7 	bl	8001200 <HAL_I2C_Init>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003418:	f000 f8f2 	bl	8003600 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800341c:	2100      	movs	r1, #0
 800341e:	4809      	ldr	r0, [pc, #36]	; (8003444 <MX_I2C1_Init+0x74>)
 8003420:	f7fe fac2 	bl	80019a8 <HAL_I2CEx_ConfigAnalogFilter>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800342a:	f000 f8e9 	bl	8003600 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800342e:	2100      	movs	r1, #0
 8003430:	4804      	ldr	r0, [pc, #16]	; (8003444 <MX_I2C1_Init+0x74>)
 8003432:	f7fe fb04 	bl	8001a3e <HAL_I2CEx_ConfigDigitalFilter>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800343c:	f000 f8e0 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003440:	bf00      	nop
 8003442:	bd80      	pop	{r7, pc}
 8003444:	200004d4 	.word	0x200004d4
 8003448:	40005400 	.word	0x40005400

0800344c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08c      	sub	sp, #48	; 0x30
 8003450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003452:	f107 030c 	add.w	r3, r7, #12
 8003456:	2224      	movs	r2, #36	; 0x24
 8003458:	2100      	movs	r1, #0
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fe9f 	bl	800419e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003460:	463b      	mov	r3, r7
 8003462:	2200      	movs	r2, #0
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	605a      	str	r2, [r3, #4]
 8003468:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800346a:	4b21      	ldr	r3, [pc, #132]	; (80034f0 <MX_TIM2_Init+0xa4>)
 800346c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003470:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003472:	4b1f      	ldr	r3, [pc, #124]	; (80034f0 <MX_TIM2_Init+0xa4>)
 8003474:	2200      	movs	r2, #0
 8003476:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003478:	4b1d      	ldr	r3, [pc, #116]	; (80034f0 <MX_TIM2_Init+0xa4>)
 800347a:	2200      	movs	r2, #0
 800347c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800347e:	4b1c      	ldr	r3, [pc, #112]	; (80034f0 <MX_TIM2_Init+0xa4>)
 8003480:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003484:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003486:	4b1a      	ldr	r3, [pc, #104]	; (80034f0 <MX_TIM2_Init+0xa4>)
 8003488:	2200      	movs	r2, #0
 800348a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800348c:	4b18      	ldr	r3, [pc, #96]	; (80034f0 <MX_TIM2_Init+0xa4>)
 800348e:	2200      	movs	r2, #0
 8003490:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003492:	2303      	movs	r3, #3
 8003494:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003496:	2300      	movs	r3, #0
 8003498:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800349a:	2301      	movs	r3, #1
 800349c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800349e:	2300      	movs	r3, #0
 80034a0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80034a2:	2300      	movs	r3, #0
 80034a4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80034a6:	2300      	movs	r3, #0
 80034a8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80034aa:	2301      	movs	r3, #1
 80034ac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80034ae:	2300      	movs	r3, #0
 80034b0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80034b2:	2300      	movs	r3, #0
 80034b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80034b6:	f107 030c 	add.w	r3, r7, #12
 80034ba:	4619      	mov	r1, r3
 80034bc:	480c      	ldr	r0, [pc, #48]	; (80034f0 <MX_TIM2_Init+0xa4>)
 80034be:	f7ff fd07 	bl	8002ed0 <HAL_TIM_Encoder_Init>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80034c8:	f000 f89a 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034cc:	2300      	movs	r3, #0
 80034ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034d0:	2300      	movs	r3, #0
 80034d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034d4:	463b      	mov	r3, r7
 80034d6:	4619      	mov	r1, r3
 80034d8:	4805      	ldr	r0, [pc, #20]	; (80034f0 <MX_TIM2_Init+0xa4>)
 80034da:	f7ff fe67 	bl	80031ac <HAL_TIMEx_MasterConfigSynchronization>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80034e4:	f000 f88c 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80034e8:	bf00      	nop
 80034ea:	3730      	adds	r7, #48	; 0x30
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	20000520 	.word	0x20000520

080034f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b088      	sub	sp, #32
 80034f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034fa:	f107 030c 	add.w	r3, r7, #12
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	605a      	str	r2, [r3, #4]
 8003504:	609a      	str	r2, [r3, #8]
 8003506:	60da      	str	r2, [r3, #12]
 8003508:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800350a:	4b31      	ldr	r3, [pc, #196]	; (80035d0 <MX_GPIO_Init+0xdc>)
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	4a30      	ldr	r2, [pc, #192]	; (80035d0 <MX_GPIO_Init+0xdc>)
 8003510:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003514:	6153      	str	r3, [r2, #20]
 8003516:	4b2e      	ldr	r3, [pc, #184]	; (80035d0 <MX_GPIO_Init+0xdc>)
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800351e:	60bb      	str	r3, [r7, #8]
 8003520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003522:	4b2b      	ldr	r3, [pc, #172]	; (80035d0 <MX_GPIO_Init+0xdc>)
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	4a2a      	ldr	r2, [pc, #168]	; (80035d0 <MX_GPIO_Init+0xdc>)
 8003528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800352c:	6153      	str	r3, [r2, #20]
 800352e:	4b28      	ldr	r3, [pc, #160]	; (80035d0 <MX_GPIO_Init+0xdc>)
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003536:	607b      	str	r3, [r7, #4]
 8003538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800353a:	4b25      	ldr	r3, [pc, #148]	; (80035d0 <MX_GPIO_Init+0xdc>)
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	4a24      	ldr	r2, [pc, #144]	; (80035d0 <MX_GPIO_Init+0xdc>)
 8003540:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003544:	6153      	str	r3, [r2, #20]
 8003546:	4b22      	ldr	r3, [pc, #136]	; (80035d0 <MX_GPIO_Init+0xdc>)
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800354e:	603b      	str	r3, [r7, #0]
 8003550:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8003552:	2200      	movs	r2, #0
 8003554:	2108      	movs	r1, #8
 8003556:	481f      	ldr	r0, [pc, #124]	; (80035d4 <MX_GPIO_Init+0xe0>)
 8003558:	f7fd fe22 	bl	80011a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800355c:	2308      	movs	r3, #8
 800355e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003560:	4b1d      	ldr	r3, [pc, #116]	; (80035d8 <MX_GPIO_Init+0xe4>)
 8003562:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003564:	2300      	movs	r3, #0
 8003566:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003568:	f107 030c 	add.w	r3, r7, #12
 800356c:	4619      	mov	r1, r3
 800356e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003572:	f7fd fc9f 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8003576:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800357a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800357c:	2302      	movs	r3, #2
 800357e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003580:	2300      	movs	r3, #0
 8003582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003584:	2303      	movs	r3, #3
 8003586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003588:	2307      	movs	r3, #7
 800358a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800358c:	f107 030c 	add.w	r3, r7, #12
 8003590:	4619      	mov	r1, r3
 8003592:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003596:	f7fd fc8d 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800359a:	2308      	movs	r3, #8
 800359c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800359e:	2301      	movs	r3, #1
 80035a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035a6:	2300      	movs	r3, #0
 80035a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80035aa:	f107 030c 	add.w	r3, r7, #12
 80035ae:	4619      	mov	r1, r3
 80035b0:	4808      	ldr	r0, [pc, #32]	; (80035d4 <MX_GPIO_Init+0xe0>)
 80035b2:	f7fd fc7f 	bl	8000eb4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80035b6:	2200      	movs	r2, #0
 80035b8:	2100      	movs	r1, #0
 80035ba:	2009      	movs	r0, #9
 80035bc:	f7fd fc43 	bl	8000e46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80035c0:	2009      	movs	r0, #9
 80035c2:	f7fd fc5c 	bl	8000e7e <HAL_NVIC_EnableIRQ>

}
 80035c6:	bf00      	nop
 80035c8:	3720      	adds	r7, #32
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	40021000 	.word	0x40021000
 80035d4:	48000400 	.word	0x48000400
 80035d8:	10110000 	.word	0x10110000

080035dc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	4603      	mov	r3, r0
 80035e4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_3){
 80035e6:	88fb      	ldrh	r3, [r7, #6]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d103      	bne.n	80035f4 <HAL_GPIO_EXTI_Callback+0x18>
		TIM2->CNT = 0;
 80035ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035f0:	2200      	movs	r2, #0
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003604:	bf00      	nop
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
	...

08003610 <set_oled_addr>:
} SSD1306_t;

/* Private variable */
static SSD1306_t SSD1306;

void set_oled_addr(uint8_t addr){
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	4603      	mov	r3, r0
 8003618:	71fb      	strb	r3, [r7, #7]
	oled_addr = addr;
 800361a:	4a04      	ldr	r2, [pc, #16]	; (800362c <set_oled_addr+0x1c>)
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	7013      	strb	r3, [r2, #0]
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	200005ac 	.word	0x200005ac

08003630 <SSD1306_Init>:
uint8_t SSD1306_Init(void) {
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0

	/* Init I2C */
//	ssd1306_I2C_Init();
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c_current, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003636:	f644 6320 	movw	r3, #20000	; 0x4e20
 800363a:	2201      	movs	r2, #1
 800363c:	2178      	movs	r1, #120	; 0x78
 800363e:	4874      	ldr	r0, [pc, #464]	; (8003810 <SSD1306_Init+0x1e0>)
 8003640:	f7fd ff6e 	bl	8001520 <HAL_I2C_IsDeviceReady>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 800364a:	2300      	movs	r3, #0
 800364c:	e0dc      	b.n	8003808 <SSD1306_Init+0x1d8>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800364e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8003652:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003654:	e002      	b.n	800365c <SSD1306_Init+0x2c>
		p--;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	3b01      	subs	r3, #1
 800365a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f9      	bne.n	8003656 <SSD1306_Init+0x26>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003662:	4b6c      	ldr	r3, [pc, #432]	; (8003814 <SSD1306_Init+0x1e4>)
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	22ae      	movs	r2, #174	; 0xae
 8003668:	2100      	movs	r1, #0
 800366a:	4618      	mov	r0, r3
 800366c:	f000 fbc6 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8003670:	4b68      	ldr	r3, [pc, #416]	; (8003814 <SSD1306_Init+0x1e4>)
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	2220      	movs	r2, #32
 8003676:	2100      	movs	r1, #0
 8003678:	4618      	mov	r0, r3
 800367a:	f000 fbbf 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800367e:	4b65      	ldr	r3, [pc, #404]	; (8003814 <SSD1306_Init+0x1e4>)
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	2210      	movs	r2, #16
 8003684:	2100      	movs	r1, #0
 8003686:	4618      	mov	r0, r3
 8003688:	f000 fbb8 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800368c:	4b61      	ldr	r3, [pc, #388]	; (8003814 <SSD1306_Init+0x1e4>)
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	22b0      	movs	r2, #176	; 0xb0
 8003692:	2100      	movs	r1, #0
 8003694:	4618      	mov	r0, r3
 8003696:	f000 fbb1 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800369a:	4b5e      	ldr	r3, [pc, #376]	; (8003814 <SSD1306_Init+0x1e4>)
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	22c8      	movs	r2, #200	; 0xc8
 80036a0:	2100      	movs	r1, #0
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 fbaa 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80036a8:	4b5a      	ldr	r3, [pc, #360]	; (8003814 <SSD1306_Init+0x1e4>)
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	2200      	movs	r2, #0
 80036ae:	2100      	movs	r1, #0
 80036b0:	4618      	mov	r0, r3
 80036b2:	f000 fba3 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80036b6:	4b57      	ldr	r3, [pc, #348]	; (8003814 <SSD1306_Init+0x1e4>)
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	2210      	movs	r2, #16
 80036bc:	2100      	movs	r1, #0
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fb9c 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80036c4:	4b53      	ldr	r3, [pc, #332]	; (8003814 <SSD1306_Init+0x1e4>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2240      	movs	r2, #64	; 0x40
 80036ca:	2100      	movs	r1, #0
 80036cc:	4618      	mov	r0, r3
 80036ce:	f000 fb95 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80036d2:	4b50      	ldr	r3, [pc, #320]	; (8003814 <SSD1306_Init+0x1e4>)
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	2281      	movs	r2, #129	; 0x81
 80036d8:	2100      	movs	r1, #0
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 fb8e 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80036e0:	4b4c      	ldr	r3, [pc, #304]	; (8003814 <SSD1306_Init+0x1e4>)
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	22ff      	movs	r2, #255	; 0xff
 80036e6:	2100      	movs	r1, #0
 80036e8:	4618      	mov	r0, r3
 80036ea:	f000 fb87 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80036ee:	4b49      	ldr	r3, [pc, #292]	; (8003814 <SSD1306_Init+0x1e4>)
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	22a1      	movs	r2, #161	; 0xa1
 80036f4:	2100      	movs	r1, #0
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 fb80 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80036fc:	4b45      	ldr	r3, [pc, #276]	; (8003814 <SSD1306_Init+0x1e4>)
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	22a6      	movs	r2, #166	; 0xa6
 8003702:	2100      	movs	r1, #0
 8003704:	4618      	mov	r0, r3
 8003706:	f000 fb79 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800370a:	4b42      	ldr	r3, [pc, #264]	; (8003814 <SSD1306_Init+0x1e4>)
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	22a8      	movs	r2, #168	; 0xa8
 8003710:	2100      	movs	r1, #0
 8003712:	4618      	mov	r0, r3
 8003714:	f000 fb72 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8003718:	4b3e      	ldr	r3, [pc, #248]	; (8003814 <SSD1306_Init+0x1e4>)
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	223f      	movs	r2, #63	; 0x3f
 800371e:	2100      	movs	r1, #0
 8003720:	4618      	mov	r0, r3
 8003722:	f000 fb6b 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003726:	4b3b      	ldr	r3, [pc, #236]	; (8003814 <SSD1306_Init+0x1e4>)
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	22a4      	movs	r2, #164	; 0xa4
 800372c:	2100      	movs	r1, #0
 800372e:	4618      	mov	r0, r3
 8003730:	f000 fb64 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003734:	4b37      	ldr	r3, [pc, #220]	; (8003814 <SSD1306_Init+0x1e4>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	22d3      	movs	r2, #211	; 0xd3
 800373a:	2100      	movs	r1, #0
 800373c:	4618      	mov	r0, r3
 800373e:	f000 fb5d 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003742:	4b34      	ldr	r3, [pc, #208]	; (8003814 <SSD1306_Init+0x1e4>)
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	2200      	movs	r2, #0
 8003748:	2100      	movs	r1, #0
 800374a:	4618      	mov	r0, r3
 800374c:	f000 fb56 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003750:	4b30      	ldr	r3, [pc, #192]	; (8003814 <SSD1306_Init+0x1e4>)
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	22d5      	movs	r2, #213	; 0xd5
 8003756:	2100      	movs	r1, #0
 8003758:	4618      	mov	r0, r3
 800375a:	f000 fb4f 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800375e:	4b2d      	ldr	r3, [pc, #180]	; (8003814 <SSD1306_Init+0x1e4>)
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	22f0      	movs	r2, #240	; 0xf0
 8003764:	2100      	movs	r1, #0
 8003766:	4618      	mov	r0, r3
 8003768:	f000 fb48 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800376c:	4b29      	ldr	r3, [pc, #164]	; (8003814 <SSD1306_Init+0x1e4>)
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	22d9      	movs	r2, #217	; 0xd9
 8003772:	2100      	movs	r1, #0
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fb41 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800377a:	4b26      	ldr	r3, [pc, #152]	; (8003814 <SSD1306_Init+0x1e4>)
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	2222      	movs	r2, #34	; 0x22
 8003780:	2100      	movs	r1, #0
 8003782:	4618      	mov	r0, r3
 8003784:	f000 fb3a 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8003788:	4b22      	ldr	r3, [pc, #136]	; (8003814 <SSD1306_Init+0x1e4>)
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	22da      	movs	r2, #218	; 0xda
 800378e:	2100      	movs	r1, #0
 8003790:	4618      	mov	r0, r3
 8003792:	f000 fb33 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8003796:	4b1f      	ldr	r3, [pc, #124]	; (8003814 <SSD1306_Init+0x1e4>)
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	2212      	movs	r2, #18
 800379c:	2100      	movs	r1, #0
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 fb2c 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80037a4:	4b1b      	ldr	r3, [pc, #108]	; (8003814 <SSD1306_Init+0x1e4>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	22db      	movs	r2, #219	; 0xdb
 80037aa:	2100      	movs	r1, #0
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fb25 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80037b2:	4b18      	ldr	r3, [pc, #96]	; (8003814 <SSD1306_Init+0x1e4>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	2220      	movs	r2, #32
 80037b8:	2100      	movs	r1, #0
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 fb1e 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80037c0:	4b14      	ldr	r3, [pc, #80]	; (8003814 <SSD1306_Init+0x1e4>)
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	228d      	movs	r2, #141	; 0x8d
 80037c6:	2100      	movs	r1, #0
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 fb17 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80037ce:	4b11      	ldr	r3, [pc, #68]	; (8003814 <SSD1306_Init+0x1e4>)
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2214      	movs	r2, #20
 80037d4:	2100      	movs	r1, #0
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 fb10 	bl	8003dfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80037dc:	4b0d      	ldr	r3, [pc, #52]	; (8003814 <SSD1306_Init+0x1e4>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	22af      	movs	r2, #175	; 0xaf
 80037e2:	2100      	movs	r1, #0
 80037e4:	4618      	mov	r0, r3
 80037e6:	f000 fb09 	bl	8003dfc <ssd1306_I2C_Write>
	
	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80037ea:	2000      	movs	r0, #0
 80037ec:	f000 f850 	bl	8003890 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80037f0:	f000 f814 	bl	800381c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80037f4:	4b08      	ldr	r3, [pc, #32]	; (8003818 <SSD1306_Init+0x1e8>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80037fa:	4b07      	ldr	r3, [pc, #28]	; (8003818 <SSD1306_Init+0x1e8>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8003800:	4b05      	ldr	r3, [pc, #20]	; (8003818 <SSD1306_Init+0x1e8>)
 8003802:	2201      	movs	r2, #1
 8003804:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8003806:	2301      	movs	r3, #1
}
 8003808:	4618      	mov	r0, r3
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	20000560 	.word	0x20000560
 8003814:	200005ac 	.word	0x200005ac
 8003818:	200004bc 	.word	0x200004bc

0800381c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8003822:	2300      	movs	r3, #0
 8003824:	71fb      	strb	r3, [r7, #7]
 8003826:	e027      	b.n	8003878 <SSD1306_UpdateScreen+0x5c>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8003828:	4b17      	ldr	r3, [pc, #92]	; (8003888 <SSD1306_UpdateScreen+0x6c>)
 800382a:	7818      	ldrb	r0, [r3, #0]
 800382c:	79fb      	ldrb	r3, [r7, #7]
 800382e:	3b50      	subs	r3, #80	; 0x50
 8003830:	b2db      	uxtb	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	2100      	movs	r1, #0
 8003836:	f000 fae1 	bl	8003dfc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800383a:	4b13      	ldr	r3, [pc, #76]	; (8003888 <SSD1306_UpdateScreen+0x6c>)
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2200      	movs	r2, #0
 8003840:	2100      	movs	r1, #0
 8003842:	4618      	mov	r0, r3
 8003844:	f000 fada 	bl	8003dfc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8003848:	4b0f      	ldr	r3, [pc, #60]	; (8003888 <SSD1306_UpdateScreen+0x6c>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2210      	movs	r2, #16
 800384e:	2100      	movs	r1, #0
 8003850:	4618      	mov	r0, r3
 8003852:	f000 fad3 	bl	8003dfc <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(oled_addr, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8003856:	4b0c      	ldr	r3, [pc, #48]	; (8003888 <SSD1306_UpdateScreen+0x6c>)
 8003858:	7818      	ldrb	r0, [r3, #0]
 800385a:	79fa      	ldrb	r2, [r7, #7]
 800385c:	4613      	mov	r3, r2
 800385e:	019b      	lsls	r3, r3, #6
 8003860:	4413      	add	r3, r2
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	4413      	add	r3, r2
 8003866:	4a09      	ldr	r2, [pc, #36]	; (800388c <SSD1306_UpdateScreen+0x70>)
 8003868:	441a      	add	r2, r3
 800386a:	2383      	movs	r3, #131	; 0x83
 800386c:	2140      	movs	r1, #64	; 0x40
 800386e:	f000 fa6b 	bl	8003d48 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8003872:	79fb      	ldrb	r3, [r7, #7]
 8003874:	3301      	adds	r3, #1
 8003876:	71fb      	strb	r3, [r7, #7]
 8003878:	79fb      	ldrb	r3, [r7, #7]
 800387a:	2b07      	cmp	r3, #7
 800387c:	d9d4      	bls.n	8003828 <SSD1306_UpdateScreen+0xc>
	}
}
 800387e:	bf00      	nop
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	200005ac 	.word	0x200005ac
 800388c:	200000a4 	.word	0x200000a4

08003890 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <SSD1306_Fill+0x14>
 80038a0:	2300      	movs	r3, #0
 80038a2:	e000      	b.n	80038a6 <SSD1306_Fill+0x16>
 80038a4:	23ff      	movs	r3, #255	; 0xff
 80038a6:	f44f 6283 	mov.w	r2, #1048	; 0x418
 80038aa:	4619      	mov	r1, r3
 80038ac:	4803      	ldr	r0, [pc, #12]	; (80038bc <SSD1306_Fill+0x2c>)
 80038ae:	f000 fc76 	bl	800419e <memset>
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	200000a4 	.word	0x200000a4

080038c0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80038c0:	b490      	push	{r4, r7}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	4603      	mov	r3, r0
 80038c8:	80fb      	strh	r3, [r7, #6]
 80038ca:	460b      	mov	r3, r1
 80038cc:	80bb      	strh	r3, [r7, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	70fb      	strb	r3, [r7, #3]
	if (
 80038d2:	88fb      	ldrh	r3, [r7, #6]
 80038d4:	2b82      	cmp	r3, #130	; 0x82
 80038d6:	d858      	bhi.n	800398a <SSD1306_DrawPixel+0xca>
		x >= SSD1306_WIDTH ||
 80038d8:	88bb      	ldrh	r3, [r7, #4]
 80038da:	2b3f      	cmp	r3, #63	; 0x3f
 80038dc:	d855      	bhi.n	800398a <SSD1306_DrawPixel+0xca>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80038de:	4b2d      	ldr	r3, [pc, #180]	; (8003994 <SSD1306_DrawPixel+0xd4>)
 80038e0:	791b      	ldrb	r3, [r3, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d006      	beq.n	80038f4 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80038e6:	78fb      	ldrb	r3, [r7, #3]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80038f4:	78fb      	ldrb	r3, [r7, #3]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d122      	bne.n	8003940 <SSD1306_DrawPixel+0x80>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80038fa:	88f9      	ldrh	r1, [r7, #6]
 80038fc:	88bb      	ldrh	r3, [r7, #4]
 80038fe:	08db      	lsrs	r3, r3, #3
 8003900:	b298      	uxth	r0, r3
 8003902:	4602      	mov	r2, r0
 8003904:	4613      	mov	r3, r2
 8003906:	019b      	lsls	r3, r3, #6
 8003908:	4413      	add	r3, r2
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	4413      	add	r3, r2
 800390e:	440b      	add	r3, r1
 8003910:	4a21      	ldr	r2, [pc, #132]	; (8003998 <SSD1306_DrawPixel+0xd8>)
 8003912:	5cd3      	ldrb	r3, [r2, r3]
 8003914:	b25a      	sxtb	r2, r3
 8003916:	88bb      	ldrh	r3, [r7, #4]
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	2101      	movs	r1, #1
 800391e:	fa01 f303 	lsl.w	r3, r1, r3
 8003922:	b25b      	sxtb	r3, r3
 8003924:	4313      	orrs	r3, r2
 8003926:	b25c      	sxtb	r4, r3
 8003928:	88f9      	ldrh	r1, [r7, #6]
 800392a:	4602      	mov	r2, r0
 800392c:	4613      	mov	r3, r2
 800392e:	019b      	lsls	r3, r3, #6
 8003930:	4413      	add	r3, r2
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	4413      	add	r3, r2
 8003936:	440b      	add	r3, r1
 8003938:	b2e1      	uxtb	r1, r4
 800393a:	4a17      	ldr	r2, [pc, #92]	; (8003998 <SSD1306_DrawPixel+0xd8>)
 800393c:	54d1      	strb	r1, [r2, r3]
 800393e:	e025      	b.n	800398c <SSD1306_DrawPixel+0xcc>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003940:	88f9      	ldrh	r1, [r7, #6]
 8003942:	88bb      	ldrh	r3, [r7, #4]
 8003944:	08db      	lsrs	r3, r3, #3
 8003946:	b298      	uxth	r0, r3
 8003948:	4602      	mov	r2, r0
 800394a:	4613      	mov	r3, r2
 800394c:	019b      	lsls	r3, r3, #6
 800394e:	4413      	add	r3, r2
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	4413      	add	r3, r2
 8003954:	440b      	add	r3, r1
 8003956:	4a10      	ldr	r2, [pc, #64]	; (8003998 <SSD1306_DrawPixel+0xd8>)
 8003958:	5cd3      	ldrb	r3, [r2, r3]
 800395a:	b25a      	sxtb	r2, r3
 800395c:	88bb      	ldrh	r3, [r7, #4]
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	2101      	movs	r1, #1
 8003964:	fa01 f303 	lsl.w	r3, r1, r3
 8003968:	b25b      	sxtb	r3, r3
 800396a:	43db      	mvns	r3, r3
 800396c:	b25b      	sxtb	r3, r3
 800396e:	4013      	ands	r3, r2
 8003970:	b25c      	sxtb	r4, r3
 8003972:	88f9      	ldrh	r1, [r7, #6]
 8003974:	4602      	mov	r2, r0
 8003976:	4613      	mov	r3, r2
 8003978:	019b      	lsls	r3, r3, #6
 800397a:	4413      	add	r3, r2
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	4413      	add	r3, r2
 8003980:	440b      	add	r3, r1
 8003982:	b2e1      	uxtb	r1, r4
 8003984:	4a04      	ldr	r2, [pc, #16]	; (8003998 <SSD1306_DrawPixel+0xd8>)
 8003986:	54d1      	strb	r1, [r2, r3]
 8003988:	e000      	b.n	800398c <SSD1306_DrawPixel+0xcc>
		return;
 800398a:	bf00      	nop
	}
}
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bc90      	pop	{r4, r7}
 8003992:	4770      	bx	lr
 8003994:	200004bc 	.word	0x200004bc
 8003998:	200000a4 	.word	0x200000a4

0800399c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	4603      	mov	r3, r0
 80039a4:	460a      	mov	r2, r1
 80039a6:	80fb      	strh	r3, [r7, #6]
 80039a8:	4613      	mov	r3, r2
 80039aa:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80039ac:	4a05      	ldr	r2, [pc, #20]	; (80039c4 <SSD1306_GotoXY+0x28>)
 80039ae:	88fb      	ldrh	r3, [r7, #6]
 80039b0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80039b2:	4a04      	ldr	r2, [pc, #16]	; (80039c4 <SSD1306_GotoXY+0x28>)
 80039b4:	88bb      	ldrh	r3, [r7, #4]
 80039b6:	8053      	strh	r3, [r2, #2]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	200004bc 	.word	0x200004bc

080039c8 <SSD1306_Putc>:

char SSD1306_Putc(uint8_t ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	4603      	mov	r3, r0
 80039d0:	6039      	str	r1, [r7, #0]
 80039d2:	71fb      	strb	r3, [r7, #7]
 80039d4:	4613      	mov	r3, r2
 80039d6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80039d8:	4b3a      	ldr	r3, [pc, #232]	; (8003ac4 <SSD1306_Putc+0xfc>)
 80039da:	881b      	ldrh	r3, [r3, #0]
 80039dc:	461a      	mov	r2, r3
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	4413      	add	r3, r2
	if (
 80039e4:	2b82      	cmp	r3, #130	; 0x82
 80039e6:	dc07      	bgt.n	80039f8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80039e8:	4b36      	ldr	r3, [pc, #216]	; (8003ac4 <SSD1306_Putc+0xfc>)
 80039ea:	885b      	ldrh	r3, [r3, #2]
 80039ec:	461a      	mov	r2, r3
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	785b      	ldrb	r3, [r3, #1]
 80039f2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80039f4:	2b3f      	cmp	r3, #63	; 0x3f
 80039f6:	dd01      	ble.n	80039fc <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80039f8:	2300      	movs	r3, #0
 80039fa:	e05e      	b.n	8003aba <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80039fc:	2300      	movs	r3, #0
 80039fe:	617b      	str	r3, [r7, #20]
 8003a00:	e04b      	b.n	8003a9a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	79fb      	ldrb	r3, [r7, #7]
 8003a08:	3b20      	subs	r3, #32
 8003a0a:	6839      	ldr	r1, [r7, #0]
 8003a0c:	7849      	ldrb	r1, [r1, #1]
 8003a0e:	fb01 f303 	mul.w	r3, r1, r3
 8003a12:	4619      	mov	r1, r3
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	440b      	add	r3, r1
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	4413      	add	r3, r2
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8003a20:	2300      	movs	r3, #0
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	e030      	b.n	8003a88 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d010      	beq.n	8003a58 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8003a36:	4b23      	ldr	r3, [pc, #140]	; (8003ac4 <SSD1306_Putc+0xfc>)
 8003a38:	881a      	ldrh	r2, [r3, #0]
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	4413      	add	r3, r2
 8003a40:	b298      	uxth	r0, r3
 8003a42:	4b20      	ldr	r3, [pc, #128]	; (8003ac4 <SSD1306_Putc+0xfc>)
 8003a44:	885a      	ldrh	r2, [r3, #2]
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	4413      	add	r3, r2
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	79ba      	ldrb	r2, [r7, #6]
 8003a50:	4619      	mov	r1, r3
 8003a52:	f7ff ff35 	bl	80038c0 <SSD1306_DrawPixel>
 8003a56:	e014      	b.n	8003a82 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8003a58:	4b1a      	ldr	r3, [pc, #104]	; (8003ac4 <SSD1306_Putc+0xfc>)
 8003a5a:	881a      	ldrh	r2, [r3, #0]
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	4413      	add	r3, r2
 8003a62:	b298      	uxth	r0, r3
 8003a64:	4b17      	ldr	r3, [pc, #92]	; (8003ac4 <SSD1306_Putc+0xfc>)
 8003a66:	885a      	ldrh	r2, [r3, #2]
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	4413      	add	r3, r2
 8003a6e:	b299      	uxth	r1, r3
 8003a70:	79bb      	ldrb	r3, [r7, #6]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	bf0c      	ite	eq
 8003a76:	2301      	moveq	r3, #1
 8003a78:	2300      	movne	r3, #0
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	f7ff ff1f 	bl	80038c0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	3301      	adds	r3, #1
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d3c8      	bcc.n	8003a26 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	3301      	adds	r3, #1
 8003a98:	617b      	str	r3, [r7, #20]
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	785b      	ldrb	r3, [r3, #1]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d3ad      	bcc.n	8003a02 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8003aa6:	4b07      	ldr	r3, [pc, #28]	; (8003ac4 <SSD1306_Putc+0xfc>)
 8003aa8:	881a      	ldrh	r2, [r3, #0]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	4413      	add	r3, r2
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	4b03      	ldr	r3, [pc, #12]	; (8003ac4 <SSD1306_Putc+0xfc>)
 8003ab6:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8003ab8:	79fb      	ldrb	r3, [r7, #7]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	200004bc 	.word	0x200004bc

08003ac8 <SSD1306_Putint>:

void SSD1306_Putint(int data, uint8_t slot) {
 8003ac8:	b5b0      	push	{r4, r5, r7, lr}
 8003aca:	b088      	sub	sp, #32
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	70fb      	strb	r3, [r7, #3]
 8003ad4:	466b      	mov	r3, sp
 8003ad6:	461d      	mov	r5, r3

	char menos_char = ' ';
 8003ad8:	2320      	movs	r3, #32
 8003ada:	767b      	strb	r3, [r7, #25]
	if (data < 0) {
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	da04      	bge.n	8003aec <SSD1306_Putint+0x24>
		data = -data;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	425b      	negs	r3, r3
 8003ae6:	607b      	str	r3, [r7, #4]
		menos_char = '-';
 8003ae8:	232d      	movs	r3, #45	; 0x2d
 8003aea:	767b      	strb	r3, [r7, #25]
	}

	int size = size_int(data);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f8bf 	bl	8003c70 <size_int>
 8003af2:	4603      	mov	r3, r0
 8003af4:	617b      	str	r3, [r7, #20]
	char data_char[size];		// String de chars=
 8003af6:	6978      	ldr	r0, [r7, #20]
 8003af8:	1e43      	subs	r3, r0, #1
 8003afa:	613b      	str	r3, [r7, #16]
 8003afc:	4603      	mov	r3, r0
 8003afe:	4619      	mov	r1, r3
 8003b00:	f04f 0200 	mov.w	r2, #0
 8003b04:	f04f 0300 	mov.w	r3, #0
 8003b08:	f04f 0400 	mov.w	r4, #0
 8003b0c:	00d4      	lsls	r4, r2, #3
 8003b0e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003b12:	00cb      	lsls	r3, r1, #3
 8003b14:	4603      	mov	r3, r0
 8003b16:	4619      	mov	r1, r3
 8003b18:	f04f 0200 	mov.w	r2, #0
 8003b1c:	f04f 0300 	mov.w	r3, #0
 8003b20:	f04f 0400 	mov.w	r4, #0
 8003b24:	00d4      	lsls	r4, r2, #3
 8003b26:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003b2a:	00cb      	lsls	r3, r1, #3
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	3307      	adds	r3, #7
 8003b30:	08db      	lsrs	r3, r3, #3
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	ebad 0d03 	sub.w	sp, sp, r3
 8003b38:	466b      	mov	r3, sp
 8003b3a:	3300      	adds	r3, #0
 8003b3c:	60fb      	str	r3, [r7, #12]
	sprintf(data_char,"%d", data);	// Cada numero del int en un char
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	4946      	ldr	r1, [pc, #280]	; (8003c5c <SSD1306_Putint+0x194>)
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fb33 	bl	80041b0 <siprintf>

	uint16_t x_slot = 0;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	837b      	strh	r3, [r7, #26]
	uint16_t y_slot = 0;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	83bb      	strh	r3, [r7, #28]
	uint8_t slot_mini = 0;
 8003b52:	2300      	movs	r3, #0
 8003b54:	77fb      	strb	r3, [r7, #31]
	switch (slot) {
 8003b56:	78fb      	ldrb	r3, [r7, #3]
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d829      	bhi.n	8003bb2 <SSD1306_Putint+0xea>
 8003b5e:	a201      	add	r2, pc, #4	; (adr r2, 8003b64 <SSD1306_Putint+0x9c>)
 8003b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b64:	08003b79 	.word	0x08003b79
 8003b68:	08003b83 	.word	0x08003b83
 8003b6c:	08003b8d 	.word	0x08003b8d
 8003b70:	08003b97 	.word	0x08003b97
 8003b74:	08003ba5 	.word	0x08003ba5
	case 1:
		x_slot = 2;
 8003b78:	2302      	movs	r3, #2
 8003b7a:	837b      	strh	r3, [r7, #26]
		y_slot = 0;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	83bb      	strh	r3, [r7, #28]
		break;
 8003b80:	e017      	b.n	8003bb2 <SSD1306_Putint+0xea>
	case 2:
		x_slot = 2;
 8003b82:	2302      	movs	r3, #2
 8003b84:	837b      	strh	r3, [r7, #26]
		y_slot = 17;
 8003b86:	2311      	movs	r3, #17
 8003b88:	83bb      	strh	r3, [r7, #28]
		break;
 8003b8a:	e012      	b.n	8003bb2 <SSD1306_Putint+0xea>
	case 3:
		x_slot = 2;
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	837b      	strh	r3, [r7, #26]
		y_slot = 35;
 8003b90:	2323      	movs	r3, #35	; 0x23
 8003b92:	83bb      	strh	r3, [r7, #28]
		break;
 8003b94:	e00d      	b.n	8003bb2 <SSD1306_Putint+0xea>
	case 4:
		x_slot = 22;
 8003b96:	2316      	movs	r3, #22
 8003b98:	837b      	strh	r3, [r7, #26]
		y_slot = 53;
 8003b9a:	2335      	movs	r3, #53	; 0x35
 8003b9c:	83bb      	strh	r3, [r7, #28]
		slot_mini = 1;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	77fb      	strb	r3, [r7, #31]
		break;
 8003ba2:	e006      	b.n	8003bb2 <SSD1306_Putint+0xea>
	case 5:
		x_slot = 70;
 8003ba4:	2346      	movs	r3, #70	; 0x46
 8003ba6:	837b      	strh	r3, [r7, #26]
		y_slot = 53;
 8003ba8:	2335      	movs	r3, #53	; 0x35
 8003baa:	83bb      	strh	r3, [r7, #28]
		slot_mini = 1;
 8003bac:	2301      	movs	r3, #1
 8003bae:	77fb      	strb	r3, [r7, #31]
		break;
 8003bb0:	bf00      	nop
	}
	if (slot_mini == 1){
 8003bb2:	7ffb      	ldrb	r3, [r7, #31]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d127      	bne.n	8003c08 <SSD1306_Putint+0x140>
		SSD1306_GotoXY (x_slot,y_slot);				// Select x and y from the selected slot
 8003bb8:	8bba      	ldrh	r2, [r7, #28]
 8003bba:	8b7b      	ldrh	r3, [r7, #26]
 8003bbc:	4611      	mov	r1, r2
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7ff feec 	bl	800399c <SSD1306_GotoXY>
		SSD1306_Puts ("       ", &Font_7x10, 1);	// Reset the slot before writing (7 blank chars for small slots)
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	4926      	ldr	r1, [pc, #152]	; (8003c60 <SSD1306_Putint+0x198>)
 8003bc8:	4826      	ldr	r0, [pc, #152]	; (8003c64 <SSD1306_Putint+0x19c>)
 8003bca:	f000 f885 	bl	8003cd8 <SSD1306_Puts>
		SSD1306_GotoXY (x_slot,y_slot);				// Come back to the initial position
 8003bce:	8bba      	ldrh	r2, [r7, #28]
 8003bd0:	8b7b      	ldrh	r3, [r7, #26]
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff fee1 	bl	800399c <SSD1306_GotoXY>
		SSD1306_Putc (menos_char, &Font_7x10, 1);	// Write minus char if necessary
 8003bda:	7e7b      	ldrb	r3, [r7, #25]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	4920      	ldr	r1, [pc, #128]	; (8003c60 <SSD1306_Putint+0x198>)
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7ff fef1 	bl	80039c8 <SSD1306_Putc>
		SSD1306_GotoXY (x_slot+7,y_slot);			// Shif a char correspondig to the minus char
 8003be6:	8b7b      	ldrh	r3, [r7, #26]
 8003be8:	3307      	adds	r3, #7
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	8bba      	ldrh	r2, [r7, #28]
 8003bee:	4611      	mov	r1, r2
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7ff fed3 	bl	800399c <SSD1306_GotoXY>
		SSD1306_Puts (data_char, &Font_7x10, 1);	// Write the value
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	4919      	ldr	r1, [pc, #100]	; (8003c60 <SSD1306_Putint+0x198>)
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 f86b 	bl	8003cd8 <SSD1306_Puts>
//		SSD1306_UpdateScreen();						// Update the screen
		return;
 8003c02:	bf00      	nop
 8003c04:	46ad      	mov	sp, r5
 8003c06:	e025      	b.n	8003c54 <SSD1306_Putint+0x18c>
	}
	SSD1306_GotoXY (x_slot,y_slot);
 8003c08:	8bba      	ldrh	r2, [r7, #28]
 8003c0a:	8b7b      	ldrh	r3, [r7, #26]
 8003c0c:	4611      	mov	r1, r2
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7ff fec4 	bl	800399c <SSD1306_GotoXY>
	SSD1306_Puts ("         ", &Font_11x18, 1);		// Reset the slot before writing (9 blank chars for small slots)
 8003c14:	2201      	movs	r2, #1
 8003c16:	4914      	ldr	r1, [pc, #80]	; (8003c68 <SSD1306_Putint+0x1a0>)
 8003c18:	4814      	ldr	r0, [pc, #80]	; (8003c6c <SSD1306_Putint+0x1a4>)
 8003c1a:	f000 f85d 	bl	8003cd8 <SSD1306_Puts>
	SSD1306_GotoXY (x_slot,y_slot);
 8003c1e:	8bba      	ldrh	r2, [r7, #28]
 8003c20:	8b7b      	ldrh	r3, [r7, #26]
 8003c22:	4611      	mov	r1, r2
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7ff feb9 	bl	800399c <SSD1306_GotoXY>
	SSD1306_Putc (menos_char, &Font_11x18, 1);
 8003c2a:	7e7b      	ldrb	r3, [r7, #25]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	490e      	ldr	r1, [pc, #56]	; (8003c68 <SSD1306_Putint+0x1a0>)
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7ff fec9 	bl	80039c8 <SSD1306_Putc>
	SSD1306_GotoXY (x_slot+11,y_slot);
 8003c36:	8b7b      	ldrh	r3, [r7, #26]
 8003c38:	330b      	adds	r3, #11
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	8bba      	ldrh	r2, [r7, #28]
 8003c3e:	4611      	mov	r1, r2
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff feab 	bl	800399c <SSD1306_GotoXY>
	SSD1306_Puts (data_char, &Font_11x18, 1);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	4907      	ldr	r1, [pc, #28]	; (8003c68 <SSD1306_Putint+0x1a0>)
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 f843 	bl	8003cd8 <SSD1306_Puts>
 8003c52:	46ad      	mov	sp, r5
//	SSD1306_UpdateScreen();
}
 8003c54:	3720      	adds	r7, #32
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bdb0      	pop	{r4, r5, r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	08005054 	.word	0x08005054
 8003c60:	20000008 	.word	0x20000008
 8003c64:	08005058 	.word	0x08005058
 8003c68:	20000010 	.word	0x20000010
 8003c6c:	08005060 	.word	0x08005060

08003c70 <size_int>:
	SSD1306_GotoXY (x_slot,y_slot);
	SSD1306_Puts (float_str, &Font_11x18, 1);
//	SSD1306_UpdateScreen();
}

uint8_t size_int(int data){
 8003c70:	b590      	push	{r4, r7, lr}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
	uint8_t size;
	if (data==0){
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d102      	bne.n	8003c84 <size_int+0x14>
		size = 1;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	73fb      	strb	r3, [r7, #15]
 8003c82:	e021      	b.n	8003cc8 <size_int+0x58>
	}
	else {
		size = floor(log10(data))+1;
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7fc fc45 	bl	8000514 <__aeabi_i2d>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	460c      	mov	r4, r1
 8003c8e:	ec44 3b10 	vmov	d0, r3, r4
 8003c92:	f000 ff0d 	bl	8004ab0 <log10>
 8003c96:	eeb0 7a40 	vmov.f32	s14, s0
 8003c9a:	eef0 7a60 	vmov.f32	s15, s1
 8003c9e:	eeb0 0a47 	vmov.f32	s0, s14
 8003ca2:	eef0 0a67 	vmov.f32	s1, s15
 8003ca6:	f000 fe7f 	bl	80049a8 <floor>
 8003caa:	ec51 0b10 	vmov	r0, r1, d0
 8003cae:	f04f 0200 	mov.w	r2, #0
 8003cb2:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <size_int+0x64>)
 8003cb4:	f7fc fae2 	bl	800027c <__adddf3>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	460c      	mov	r4, r1
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	4621      	mov	r1, r4
 8003cc0:	f7fc ff42 	bl	8000b48 <__aeabi_d2uiz>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	73fb      	strb	r3, [r7, #15]
	}
	return size;
 8003cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd90      	pop	{r4, r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	3ff00000 	.word	0x3ff00000

08003cd8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8003ce6:	e012      	b.n	8003d0e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	79fa      	ldrb	r2, [r7, #7]
 8003cee:	68b9      	ldr	r1, [r7, #8]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7ff fe69 	bl	80039c8 <SSD1306_Putc>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d002      	beq.n	8003d08 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	e008      	b.n	8003d1a <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1e8      	bne.n	8003ce8 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	781b      	ldrb	r3, [r3, #0]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3710      	adds	r7, #16
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
	...

08003d24 <ssd1306_sel_I2C>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_sel_I2C(I2C_HandleTypeDef *hi2c) {
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
	hi2c_current = *hi2c;
 8003d2c:	4a05      	ldr	r2, [pc, #20]	; (8003d44 <ssd1306_sel_I2C+0x20>)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4610      	mov	r0, r2
 8003d32:	4619      	mov	r1, r3
 8003d34:	234c      	movs	r3, #76	; 0x4c
 8003d36:	461a      	mov	r2, r3
 8003d38:	f000 fa26 	bl	8004188 <memcpy>
}
 8003d3c:	bf00      	nop
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20000560 	.word	0x20000560

08003d48 <ssd1306_I2C_WriteMulti>:
//	//while(p>0)
//	//	p--;
//	//MX_I2C1_Init();
//}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8003d48:	b5b0      	push	{r4, r5, r7, lr}
 8003d4a:	b088      	sub	sp, #32
 8003d4c:	af02      	add	r7, sp, #8
 8003d4e:	603a      	str	r2, [r7, #0]
 8003d50:	461a      	mov	r2, r3
 8003d52:	4603      	mov	r3, r0
 8003d54:	71fb      	strb	r3, [r7, #7]
 8003d56:	460b      	mov	r3, r1
 8003d58:	71bb      	strb	r3, [r7, #6]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	80bb      	strh	r3, [r7, #4]
 8003d5e:	466b      	mov	r3, sp
 8003d60:	461d      	mov	r5, r3
	uint8_t dt[count + 1];
 8003d62:	88bb      	ldrh	r3, [r7, #4]
 8003d64:	1c58      	adds	r0, r3, #1
 8003d66:	1e43      	subs	r3, r0, #1
 8003d68:	613b      	str	r3, [r7, #16]
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	f04f 0200 	mov.w	r2, #0
 8003d72:	f04f 0300 	mov.w	r3, #0
 8003d76:	f04f 0400 	mov.w	r4, #0
 8003d7a:	00d4      	lsls	r4, r2, #3
 8003d7c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003d80:	00cb      	lsls	r3, r1, #3
 8003d82:	4603      	mov	r3, r0
 8003d84:	4619      	mov	r1, r3
 8003d86:	f04f 0200 	mov.w	r2, #0
 8003d8a:	f04f 0300 	mov.w	r3, #0
 8003d8e:	f04f 0400 	mov.w	r4, #0
 8003d92:	00d4      	lsls	r4, r2, #3
 8003d94:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003d98:	00cb      	lsls	r3, r1, #3
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	3307      	adds	r3, #7
 8003d9e:	08db      	lsrs	r3, r3, #3
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	ebad 0d03 	sub.w	sp, sp, r3
 8003da6:	ab02      	add	r3, sp, #8
 8003da8:	3300      	adds	r3, #0
 8003daa:	60fb      	str	r3, [r7, #12]
	dt[0] = reg;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	79ba      	ldrb	r2, [r7, #6]
 8003db0:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 1; i <= count; i++)
 8003db2:	2301      	movs	r3, #1
 8003db4:	75fb      	strb	r3, [r7, #23]
 8003db6:	e00a      	b.n	8003dce <ssd1306_I2C_WriteMulti+0x86>
		dt[i] = data[i-1];
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	441a      	add	r2, r3
 8003dc0:	7dfb      	ldrb	r3, [r7, #23]
 8003dc2:	7811      	ldrb	r1, [r2, #0]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	54d1      	strb	r1, [r2, r3]
	for(i = 1; i <= count; i++)
 8003dc8:	7dfb      	ldrb	r3, [r7, #23]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	75fb      	strb	r3, [r7, #23]
 8003dce:	7dfb      	ldrb	r3, [r7, #23]
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	88ba      	ldrh	r2, [r7, #4]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d2ef      	bcs.n	8003db8 <ssd1306_I2C_WriteMulti+0x70>
	HAL_I2C_Master_Transmit(&hi2c_current, address, dt, count, 10);
 8003dd8:	79fb      	ldrb	r3, [r7, #7]
 8003dda:	b299      	uxth	r1, r3
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	88b8      	ldrh	r0, [r7, #4]
 8003de0:	230a      	movs	r3, #10
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	4603      	mov	r3, r0
 8003de6:	4804      	ldr	r0, [pc, #16]	; (8003df8 <ssd1306_I2C_WriteMulti+0xb0>)
 8003de8:	f7fd fa9a 	bl	8001320 <HAL_I2C_Master_Transmit>
 8003dec:	46ad      	mov	sp, r5
}
 8003dee:	bf00      	nop
 8003df0:	3718      	adds	r7, #24
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bdb0      	pop	{r4, r5, r7, pc}
 8003df6:	bf00      	nop
 8003df8:	20000560 	.word	0x20000560

08003dfc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af02      	add	r7, sp, #8
 8003e02:	4603      	mov	r3, r0
 8003e04:	71fb      	strb	r3, [r7, #7]
 8003e06:	460b      	mov	r3, r1
 8003e08:	71bb      	strb	r3, [r7, #6]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8003e0e:	79bb      	ldrb	r3, [r7, #6]
 8003e10:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8003e12:	797b      	ldrb	r3, [r7, #5]
 8003e14:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c_current, address, dt, 2, 10);
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	b299      	uxth	r1, r3
 8003e1a:	f107 020c 	add.w	r2, r7, #12
 8003e1e:	230a      	movs	r3, #10
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	2302      	movs	r3, #2
 8003e24:	4803      	ldr	r0, [pc, #12]	; (8003e34 <ssd1306_I2C_Write+0x38>)
 8003e26:	f7fd fa7b 	bl	8001320 <HAL_I2C_Master_Transmit>
}
 8003e2a:	bf00      	nop
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	20000560 	.word	0x20000560

08003e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e3e:	4b0f      	ldr	r3, [pc, #60]	; (8003e7c <HAL_MspInit+0x44>)
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	4a0e      	ldr	r2, [pc, #56]	; (8003e7c <HAL_MspInit+0x44>)
 8003e44:	f043 0301 	orr.w	r3, r3, #1
 8003e48:	6193      	str	r3, [r2, #24]
 8003e4a:	4b0c      	ldr	r3, [pc, #48]	; (8003e7c <HAL_MspInit+0x44>)
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	607b      	str	r3, [r7, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e56:	4b09      	ldr	r3, [pc, #36]	; (8003e7c <HAL_MspInit+0x44>)
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	4a08      	ldr	r2, [pc, #32]	; (8003e7c <HAL_MspInit+0x44>)
 8003e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e60:	61d3      	str	r3, [r2, #28]
 8003e62:	4b06      	ldr	r3, [pc, #24]	; (8003e7c <HAL_MspInit+0x44>)
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e6a:	603b      	str	r3, [r7, #0]
 8003e6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40021000 	.word	0x40021000

08003e80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b08a      	sub	sp, #40	; 0x28
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e88:	f107 0314 	add.w	r3, r7, #20
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]
 8003e90:	605a      	str	r2, [r3, #4]
 8003e92:	609a      	str	r2, [r3, #8]
 8003e94:	60da      	str	r2, [r3, #12]
 8003e96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a17      	ldr	r2, [pc, #92]	; (8003efc <HAL_I2C_MspInit+0x7c>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d127      	bne.n	8003ef2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ea2:	4b17      	ldr	r3, [pc, #92]	; (8003f00 <HAL_I2C_MspInit+0x80>)
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	4a16      	ldr	r2, [pc, #88]	; (8003f00 <HAL_I2C_MspInit+0x80>)
 8003ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003eac:	6153      	str	r3, [r2, #20]
 8003eae:	4b14      	ldr	r3, [pc, #80]	; (8003f00 <HAL_I2C_MspInit+0x80>)
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eb6:	613b      	str	r3, [r7, #16]
 8003eb8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003eba:	23c0      	movs	r3, #192	; 0xc0
 8003ebc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ebe:	2312      	movs	r3, #18
 8003ec0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003eca:	2304      	movs	r3, #4
 8003ecc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ece:	f107 0314 	add.w	r3, r7, #20
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	480b      	ldr	r0, [pc, #44]	; (8003f04 <HAL_I2C_MspInit+0x84>)
 8003ed6:	f7fc ffed 	bl	8000eb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003eda:	4b09      	ldr	r3, [pc, #36]	; (8003f00 <HAL_I2C_MspInit+0x80>)
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	4a08      	ldr	r2, [pc, #32]	; (8003f00 <HAL_I2C_MspInit+0x80>)
 8003ee0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003ee4:	61d3      	str	r3, [r2, #28]
 8003ee6:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <HAL_I2C_MspInit+0x80>)
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003ef2:	bf00      	nop
 8003ef4:	3728      	adds	r7, #40	; 0x28
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	40005400 	.word	0x40005400
 8003f00:	40021000 	.word	0x40021000
 8003f04:	48000400 	.word	0x48000400

08003f08 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08a      	sub	sp, #40	; 0x28
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f10:	f107 0314 	add.w	r3, r7, #20
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	605a      	str	r2, [r3, #4]
 8003f1a:	609a      	str	r2, [r3, #8]
 8003f1c:	60da      	str	r2, [r3, #12]
 8003f1e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f28:	d128      	bne.n	8003f7c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f2a:	4b16      	ldr	r3, [pc, #88]	; (8003f84 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	4a15      	ldr	r2, [pc, #84]	; (8003f84 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003f30:	f043 0301 	orr.w	r3, r3, #1
 8003f34:	61d3      	str	r3, [r2, #28]
 8003f36:	4b13      	ldr	r3, [pc, #76]	; (8003f84 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	613b      	str	r3, [r7, #16]
 8003f40:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f42:	4b10      	ldr	r3, [pc, #64]	; (8003f84 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	4a0f      	ldr	r2, [pc, #60]	; (8003f84 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003f48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f4c:	6153      	str	r3, [r2, #20]
 8003f4e:	4b0d      	ldr	r3, [pc, #52]	; (8003f84 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f56:	60fb      	str	r3, [r7, #12]
 8003f58:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f5e:	2302      	movs	r3, #2
 8003f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f66:	2300      	movs	r3, #0
 8003f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f6e:	f107 0314 	add.w	r3, r7, #20
 8003f72:	4619      	mov	r1, r3
 8003f74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f78:	f7fc ff9c 	bl	8000eb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003f7c:	bf00      	nop
 8003f7e:	3728      	adds	r7, #40	; 0x28
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	40021000 	.word	0x40021000

08003f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003f8c:	bf00      	nop
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f96:	b480      	push	{r7}
 8003f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f9a:	e7fe      	b.n	8003f9a <HardFault_Handler+0x4>

08003f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003fa0:	e7fe      	b.n	8003fa0 <MemManage_Handler+0x4>

08003fa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003fa6:	e7fe      	b.n	8003fa6 <BusFault_Handler+0x4>

08003fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fac:	e7fe      	b.n	8003fac <UsageFault_Handler+0x4>

08003fae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003fb2:	bf00      	nop
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003fc0:	bf00      	nop
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr

08003fca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fca:	b480      	push	{r7}
 8003fcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fce:	bf00      	nop
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fdc:	f7fc fe1a 	bl	8000c14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fe0:	bf00      	nop
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003fe8:	2008      	movs	r0, #8
 8003fea:	f7fd f8f1 	bl	80011d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003fee:	bf00      	nop
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003ffc:	4b11      	ldr	r3, [pc, #68]	; (8004044 <_sbrk+0x50>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d102      	bne.n	800400a <_sbrk+0x16>
		heap_end = &end;
 8004004:	4b0f      	ldr	r3, [pc, #60]	; (8004044 <_sbrk+0x50>)
 8004006:	4a10      	ldr	r2, [pc, #64]	; (8004048 <_sbrk+0x54>)
 8004008:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800400a:	4b0e      	ldr	r3, [pc, #56]	; (8004044 <_sbrk+0x50>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004010:	4b0c      	ldr	r3, [pc, #48]	; (8004044 <_sbrk+0x50>)
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4413      	add	r3, r2
 8004018:	466a      	mov	r2, sp
 800401a:	4293      	cmp	r3, r2
 800401c:	d907      	bls.n	800402e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800401e:	f000 f889 	bl	8004134 <__errno>
 8004022:	4602      	mov	r2, r0
 8004024:	230c      	movs	r3, #12
 8004026:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004028:	f04f 33ff 	mov.w	r3, #4294967295
 800402c:	e006      	b.n	800403c <_sbrk+0x48>
	}

	heap_end += incr;
 800402e:	4b05      	ldr	r3, [pc, #20]	; (8004044 <_sbrk+0x50>)
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4413      	add	r3, r2
 8004036:	4a03      	ldr	r2, [pc, #12]	; (8004044 <_sbrk+0x50>)
 8004038:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800403a:	68fb      	ldr	r3, [r7, #12]
}
 800403c:	4618      	mov	r0, r3
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	200004c4 	.word	0x200004c4
 8004048:	200005b8 	.word	0x200005b8

0800404c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004050:	4b1f      	ldr	r3, [pc, #124]	; (80040d0 <SystemInit+0x84>)
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004056:	4a1e      	ldr	r2, [pc, #120]	; (80040d0 <SystemInit+0x84>)
 8004058:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800405c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004060:	4b1c      	ldr	r3, [pc, #112]	; (80040d4 <SystemInit+0x88>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a1b      	ldr	r2, [pc, #108]	; (80040d4 <SystemInit+0x88>)
 8004066:	f043 0301 	orr.w	r3, r3, #1
 800406a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800406c:	4b19      	ldr	r3, [pc, #100]	; (80040d4 <SystemInit+0x88>)
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	4918      	ldr	r1, [pc, #96]	; (80040d4 <SystemInit+0x88>)
 8004072:	4b19      	ldr	r3, [pc, #100]	; (80040d8 <SystemInit+0x8c>)
 8004074:	4013      	ands	r3, r2
 8004076:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004078:	4b16      	ldr	r3, [pc, #88]	; (80040d4 <SystemInit+0x88>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a15      	ldr	r2, [pc, #84]	; (80040d4 <SystemInit+0x88>)
 800407e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004082:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004086:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004088:	4b12      	ldr	r3, [pc, #72]	; (80040d4 <SystemInit+0x88>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a11      	ldr	r2, [pc, #68]	; (80040d4 <SystemInit+0x88>)
 800408e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004092:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004094:	4b0f      	ldr	r3, [pc, #60]	; (80040d4 <SystemInit+0x88>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	4a0e      	ldr	r2, [pc, #56]	; (80040d4 <SystemInit+0x88>)
 800409a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800409e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80040a0:	4b0c      	ldr	r3, [pc, #48]	; (80040d4 <SystemInit+0x88>)
 80040a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a4:	4a0b      	ldr	r2, [pc, #44]	; (80040d4 <SystemInit+0x88>)
 80040a6:	f023 030f 	bic.w	r3, r3, #15
 80040aa:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80040ac:	4b09      	ldr	r3, [pc, #36]	; (80040d4 <SystemInit+0x88>)
 80040ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040b0:	4908      	ldr	r1, [pc, #32]	; (80040d4 <SystemInit+0x88>)
 80040b2:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <SystemInit+0x90>)
 80040b4:	4013      	ands	r3, r2
 80040b6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80040b8:	4b06      	ldr	r3, [pc, #24]	; (80040d4 <SystemInit+0x88>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80040be:	4b04      	ldr	r3, [pc, #16]	; (80040d0 <SystemInit+0x84>)
 80040c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80040c4:	609a      	str	r2, [r3, #8]
#endif
}
 80040c6:	bf00      	nop
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	e000ed00 	.word	0xe000ed00
 80040d4:	40021000 	.word	0x40021000
 80040d8:	f87fc00c 	.word	0xf87fc00c
 80040dc:	ff00fccc 	.word	0xff00fccc

080040e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80040e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004118 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80040e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80040e6:	e003      	b.n	80040f0 <LoopCopyDataInit>

080040e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80040e8:	4b0c      	ldr	r3, [pc, #48]	; (800411c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80040ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80040ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80040ee:	3104      	adds	r1, #4

080040f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80040f0:	480b      	ldr	r0, [pc, #44]	; (8004120 <LoopForever+0xa>)
	ldr	r3, =_edata
 80040f2:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <LoopForever+0xe>)
	adds	r2, r0, r1
 80040f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80040f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80040f8:	d3f6      	bcc.n	80040e8 <CopyDataInit>
	ldr	r2, =_sbss
 80040fa:	4a0b      	ldr	r2, [pc, #44]	; (8004128 <LoopForever+0x12>)
	b	LoopFillZerobss
 80040fc:	e002      	b.n	8004104 <LoopFillZerobss>

080040fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80040fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004100:	f842 3b04 	str.w	r3, [r2], #4

08004104 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004104:	4b09      	ldr	r3, [pc, #36]	; (800412c <LoopForever+0x16>)
	cmp	r2, r3
 8004106:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004108:	d3f9      	bcc.n	80040fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800410a:	f7ff ff9f 	bl	800404c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800410e:	f000 f817 	bl	8004140 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004112:	f7ff f899 	bl	8003248 <main>

08004116 <LoopForever>:

LoopForever:
    b LoopForever
 8004116:	e7fe      	b.n	8004116 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004118:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800411c:	080065a8 	.word	0x080065a8
	ldr	r0, =_sdata
 8004120:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004124:	20000084 	.word	0x20000084
	ldr	r2, =_sbss
 8004128:	20000084 	.word	0x20000084
	ldr	r3, = _ebss
 800412c:	200005b4 	.word	0x200005b4

08004130 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004130:	e7fe      	b.n	8004130 <ADC1_2_IRQHandler>
	...

08004134 <__errno>:
 8004134:	4b01      	ldr	r3, [pc, #4]	; (800413c <__errno+0x8>)
 8004136:	6818      	ldr	r0, [r3, #0]
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	2000001c 	.word	0x2000001c

08004140 <__libc_init_array>:
 8004140:	b570      	push	{r4, r5, r6, lr}
 8004142:	4e0d      	ldr	r6, [pc, #52]	; (8004178 <__libc_init_array+0x38>)
 8004144:	4c0d      	ldr	r4, [pc, #52]	; (800417c <__libc_init_array+0x3c>)
 8004146:	1ba4      	subs	r4, r4, r6
 8004148:	10a4      	asrs	r4, r4, #2
 800414a:	2500      	movs	r5, #0
 800414c:	42a5      	cmp	r5, r4
 800414e:	d109      	bne.n	8004164 <__libc_init_array+0x24>
 8004150:	4e0b      	ldr	r6, [pc, #44]	; (8004180 <__libc_init_array+0x40>)
 8004152:	4c0c      	ldr	r4, [pc, #48]	; (8004184 <__libc_init_array+0x44>)
 8004154:	f000 ff72 	bl	800503c <_init>
 8004158:	1ba4      	subs	r4, r4, r6
 800415a:	10a4      	asrs	r4, r4, #2
 800415c:	2500      	movs	r5, #0
 800415e:	42a5      	cmp	r5, r4
 8004160:	d105      	bne.n	800416e <__libc_init_array+0x2e>
 8004162:	bd70      	pop	{r4, r5, r6, pc}
 8004164:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004168:	4798      	blx	r3
 800416a:	3501      	adds	r5, #1
 800416c:	e7ee      	b.n	800414c <__libc_init_array+0xc>
 800416e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004172:	4798      	blx	r3
 8004174:	3501      	adds	r5, #1
 8004176:	e7f2      	b.n	800415e <__libc_init_array+0x1e>
 8004178:	080065a0 	.word	0x080065a0
 800417c:	080065a0 	.word	0x080065a0
 8004180:	080065a0 	.word	0x080065a0
 8004184:	080065a4 	.word	0x080065a4

08004188 <memcpy>:
 8004188:	b510      	push	{r4, lr}
 800418a:	1e43      	subs	r3, r0, #1
 800418c:	440a      	add	r2, r1
 800418e:	4291      	cmp	r1, r2
 8004190:	d100      	bne.n	8004194 <memcpy+0xc>
 8004192:	bd10      	pop	{r4, pc}
 8004194:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004198:	f803 4f01 	strb.w	r4, [r3, #1]!
 800419c:	e7f7      	b.n	800418e <memcpy+0x6>

0800419e <memset>:
 800419e:	4402      	add	r2, r0
 80041a0:	4603      	mov	r3, r0
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d100      	bne.n	80041a8 <memset+0xa>
 80041a6:	4770      	bx	lr
 80041a8:	f803 1b01 	strb.w	r1, [r3], #1
 80041ac:	e7f9      	b.n	80041a2 <memset+0x4>
	...

080041b0 <siprintf>:
 80041b0:	b40e      	push	{r1, r2, r3}
 80041b2:	b500      	push	{lr}
 80041b4:	b09c      	sub	sp, #112	; 0x70
 80041b6:	ab1d      	add	r3, sp, #116	; 0x74
 80041b8:	9002      	str	r0, [sp, #8]
 80041ba:	9006      	str	r0, [sp, #24]
 80041bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80041c0:	4809      	ldr	r0, [pc, #36]	; (80041e8 <siprintf+0x38>)
 80041c2:	9107      	str	r1, [sp, #28]
 80041c4:	9104      	str	r1, [sp, #16]
 80041c6:	4909      	ldr	r1, [pc, #36]	; (80041ec <siprintf+0x3c>)
 80041c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80041cc:	9105      	str	r1, [sp, #20]
 80041ce:	6800      	ldr	r0, [r0, #0]
 80041d0:	9301      	str	r3, [sp, #4]
 80041d2:	a902      	add	r1, sp, #8
 80041d4:	f000 f866 	bl	80042a4 <_svfiprintf_r>
 80041d8:	9b02      	ldr	r3, [sp, #8]
 80041da:	2200      	movs	r2, #0
 80041dc:	701a      	strb	r2, [r3, #0]
 80041de:	b01c      	add	sp, #112	; 0x70
 80041e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80041e4:	b003      	add	sp, #12
 80041e6:	4770      	bx	lr
 80041e8:	2000001c 	.word	0x2000001c
 80041ec:	ffff0208 	.word	0xffff0208

080041f0 <__ssputs_r>:
 80041f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041f4:	688e      	ldr	r6, [r1, #8]
 80041f6:	429e      	cmp	r6, r3
 80041f8:	4682      	mov	sl, r0
 80041fa:	460c      	mov	r4, r1
 80041fc:	4690      	mov	r8, r2
 80041fe:	4699      	mov	r9, r3
 8004200:	d837      	bhi.n	8004272 <__ssputs_r+0x82>
 8004202:	898a      	ldrh	r2, [r1, #12]
 8004204:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004208:	d031      	beq.n	800426e <__ssputs_r+0x7e>
 800420a:	6825      	ldr	r5, [r4, #0]
 800420c:	6909      	ldr	r1, [r1, #16]
 800420e:	1a6f      	subs	r7, r5, r1
 8004210:	6965      	ldr	r5, [r4, #20]
 8004212:	2302      	movs	r3, #2
 8004214:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004218:	fb95 f5f3 	sdiv	r5, r5, r3
 800421c:	f109 0301 	add.w	r3, r9, #1
 8004220:	443b      	add	r3, r7
 8004222:	429d      	cmp	r5, r3
 8004224:	bf38      	it	cc
 8004226:	461d      	movcc	r5, r3
 8004228:	0553      	lsls	r3, r2, #21
 800422a:	d530      	bpl.n	800428e <__ssputs_r+0x9e>
 800422c:	4629      	mov	r1, r5
 800422e:	f000 fb21 	bl	8004874 <_malloc_r>
 8004232:	4606      	mov	r6, r0
 8004234:	b950      	cbnz	r0, 800424c <__ssputs_r+0x5c>
 8004236:	230c      	movs	r3, #12
 8004238:	f8ca 3000 	str.w	r3, [sl]
 800423c:	89a3      	ldrh	r3, [r4, #12]
 800423e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004242:	81a3      	strh	r3, [r4, #12]
 8004244:	f04f 30ff 	mov.w	r0, #4294967295
 8004248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800424c:	463a      	mov	r2, r7
 800424e:	6921      	ldr	r1, [r4, #16]
 8004250:	f7ff ff9a 	bl	8004188 <memcpy>
 8004254:	89a3      	ldrh	r3, [r4, #12]
 8004256:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800425a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800425e:	81a3      	strh	r3, [r4, #12]
 8004260:	6126      	str	r6, [r4, #16]
 8004262:	6165      	str	r5, [r4, #20]
 8004264:	443e      	add	r6, r7
 8004266:	1bed      	subs	r5, r5, r7
 8004268:	6026      	str	r6, [r4, #0]
 800426a:	60a5      	str	r5, [r4, #8]
 800426c:	464e      	mov	r6, r9
 800426e:	454e      	cmp	r6, r9
 8004270:	d900      	bls.n	8004274 <__ssputs_r+0x84>
 8004272:	464e      	mov	r6, r9
 8004274:	4632      	mov	r2, r6
 8004276:	4641      	mov	r1, r8
 8004278:	6820      	ldr	r0, [r4, #0]
 800427a:	f000 fa93 	bl	80047a4 <memmove>
 800427e:	68a3      	ldr	r3, [r4, #8]
 8004280:	1b9b      	subs	r3, r3, r6
 8004282:	60a3      	str	r3, [r4, #8]
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	441e      	add	r6, r3
 8004288:	6026      	str	r6, [r4, #0]
 800428a:	2000      	movs	r0, #0
 800428c:	e7dc      	b.n	8004248 <__ssputs_r+0x58>
 800428e:	462a      	mov	r2, r5
 8004290:	f000 fb4a 	bl	8004928 <_realloc_r>
 8004294:	4606      	mov	r6, r0
 8004296:	2800      	cmp	r0, #0
 8004298:	d1e2      	bne.n	8004260 <__ssputs_r+0x70>
 800429a:	6921      	ldr	r1, [r4, #16]
 800429c:	4650      	mov	r0, sl
 800429e:	f000 fa9b 	bl	80047d8 <_free_r>
 80042a2:	e7c8      	b.n	8004236 <__ssputs_r+0x46>

080042a4 <_svfiprintf_r>:
 80042a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042a8:	461d      	mov	r5, r3
 80042aa:	898b      	ldrh	r3, [r1, #12]
 80042ac:	061f      	lsls	r7, r3, #24
 80042ae:	b09d      	sub	sp, #116	; 0x74
 80042b0:	4680      	mov	r8, r0
 80042b2:	460c      	mov	r4, r1
 80042b4:	4616      	mov	r6, r2
 80042b6:	d50f      	bpl.n	80042d8 <_svfiprintf_r+0x34>
 80042b8:	690b      	ldr	r3, [r1, #16]
 80042ba:	b96b      	cbnz	r3, 80042d8 <_svfiprintf_r+0x34>
 80042bc:	2140      	movs	r1, #64	; 0x40
 80042be:	f000 fad9 	bl	8004874 <_malloc_r>
 80042c2:	6020      	str	r0, [r4, #0]
 80042c4:	6120      	str	r0, [r4, #16]
 80042c6:	b928      	cbnz	r0, 80042d4 <_svfiprintf_r+0x30>
 80042c8:	230c      	movs	r3, #12
 80042ca:	f8c8 3000 	str.w	r3, [r8]
 80042ce:	f04f 30ff 	mov.w	r0, #4294967295
 80042d2:	e0c8      	b.n	8004466 <_svfiprintf_r+0x1c2>
 80042d4:	2340      	movs	r3, #64	; 0x40
 80042d6:	6163      	str	r3, [r4, #20]
 80042d8:	2300      	movs	r3, #0
 80042da:	9309      	str	r3, [sp, #36]	; 0x24
 80042dc:	2320      	movs	r3, #32
 80042de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042e2:	2330      	movs	r3, #48	; 0x30
 80042e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042e8:	9503      	str	r5, [sp, #12]
 80042ea:	f04f 0b01 	mov.w	fp, #1
 80042ee:	4637      	mov	r7, r6
 80042f0:	463d      	mov	r5, r7
 80042f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80042f6:	b10b      	cbz	r3, 80042fc <_svfiprintf_r+0x58>
 80042f8:	2b25      	cmp	r3, #37	; 0x25
 80042fa:	d13e      	bne.n	800437a <_svfiprintf_r+0xd6>
 80042fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8004300:	d00b      	beq.n	800431a <_svfiprintf_r+0x76>
 8004302:	4653      	mov	r3, sl
 8004304:	4632      	mov	r2, r6
 8004306:	4621      	mov	r1, r4
 8004308:	4640      	mov	r0, r8
 800430a:	f7ff ff71 	bl	80041f0 <__ssputs_r>
 800430e:	3001      	adds	r0, #1
 8004310:	f000 80a4 	beq.w	800445c <_svfiprintf_r+0x1b8>
 8004314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004316:	4453      	add	r3, sl
 8004318:	9309      	str	r3, [sp, #36]	; 0x24
 800431a:	783b      	ldrb	r3, [r7, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 809d 	beq.w	800445c <_svfiprintf_r+0x1b8>
 8004322:	2300      	movs	r3, #0
 8004324:	f04f 32ff 	mov.w	r2, #4294967295
 8004328:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800432c:	9304      	str	r3, [sp, #16]
 800432e:	9307      	str	r3, [sp, #28]
 8004330:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004334:	931a      	str	r3, [sp, #104]	; 0x68
 8004336:	462f      	mov	r7, r5
 8004338:	2205      	movs	r2, #5
 800433a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800433e:	4850      	ldr	r0, [pc, #320]	; (8004480 <_svfiprintf_r+0x1dc>)
 8004340:	f7fb ff46 	bl	80001d0 <memchr>
 8004344:	9b04      	ldr	r3, [sp, #16]
 8004346:	b9d0      	cbnz	r0, 800437e <_svfiprintf_r+0xda>
 8004348:	06d9      	lsls	r1, r3, #27
 800434a:	bf44      	itt	mi
 800434c:	2220      	movmi	r2, #32
 800434e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004352:	071a      	lsls	r2, r3, #28
 8004354:	bf44      	itt	mi
 8004356:	222b      	movmi	r2, #43	; 0x2b
 8004358:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800435c:	782a      	ldrb	r2, [r5, #0]
 800435e:	2a2a      	cmp	r2, #42	; 0x2a
 8004360:	d015      	beq.n	800438e <_svfiprintf_r+0xea>
 8004362:	9a07      	ldr	r2, [sp, #28]
 8004364:	462f      	mov	r7, r5
 8004366:	2000      	movs	r0, #0
 8004368:	250a      	movs	r5, #10
 800436a:	4639      	mov	r1, r7
 800436c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004370:	3b30      	subs	r3, #48	; 0x30
 8004372:	2b09      	cmp	r3, #9
 8004374:	d94d      	bls.n	8004412 <_svfiprintf_r+0x16e>
 8004376:	b1b8      	cbz	r0, 80043a8 <_svfiprintf_r+0x104>
 8004378:	e00f      	b.n	800439a <_svfiprintf_r+0xf6>
 800437a:	462f      	mov	r7, r5
 800437c:	e7b8      	b.n	80042f0 <_svfiprintf_r+0x4c>
 800437e:	4a40      	ldr	r2, [pc, #256]	; (8004480 <_svfiprintf_r+0x1dc>)
 8004380:	1a80      	subs	r0, r0, r2
 8004382:	fa0b f000 	lsl.w	r0, fp, r0
 8004386:	4318      	orrs	r0, r3
 8004388:	9004      	str	r0, [sp, #16]
 800438a:	463d      	mov	r5, r7
 800438c:	e7d3      	b.n	8004336 <_svfiprintf_r+0x92>
 800438e:	9a03      	ldr	r2, [sp, #12]
 8004390:	1d11      	adds	r1, r2, #4
 8004392:	6812      	ldr	r2, [r2, #0]
 8004394:	9103      	str	r1, [sp, #12]
 8004396:	2a00      	cmp	r2, #0
 8004398:	db01      	blt.n	800439e <_svfiprintf_r+0xfa>
 800439a:	9207      	str	r2, [sp, #28]
 800439c:	e004      	b.n	80043a8 <_svfiprintf_r+0x104>
 800439e:	4252      	negs	r2, r2
 80043a0:	f043 0302 	orr.w	r3, r3, #2
 80043a4:	9207      	str	r2, [sp, #28]
 80043a6:	9304      	str	r3, [sp, #16]
 80043a8:	783b      	ldrb	r3, [r7, #0]
 80043aa:	2b2e      	cmp	r3, #46	; 0x2e
 80043ac:	d10c      	bne.n	80043c8 <_svfiprintf_r+0x124>
 80043ae:	787b      	ldrb	r3, [r7, #1]
 80043b0:	2b2a      	cmp	r3, #42	; 0x2a
 80043b2:	d133      	bne.n	800441c <_svfiprintf_r+0x178>
 80043b4:	9b03      	ldr	r3, [sp, #12]
 80043b6:	1d1a      	adds	r2, r3, #4
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	9203      	str	r2, [sp, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	bfb8      	it	lt
 80043c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80043c4:	3702      	adds	r7, #2
 80043c6:	9305      	str	r3, [sp, #20]
 80043c8:	4d2e      	ldr	r5, [pc, #184]	; (8004484 <_svfiprintf_r+0x1e0>)
 80043ca:	7839      	ldrb	r1, [r7, #0]
 80043cc:	2203      	movs	r2, #3
 80043ce:	4628      	mov	r0, r5
 80043d0:	f7fb fefe 	bl	80001d0 <memchr>
 80043d4:	b138      	cbz	r0, 80043e6 <_svfiprintf_r+0x142>
 80043d6:	2340      	movs	r3, #64	; 0x40
 80043d8:	1b40      	subs	r0, r0, r5
 80043da:	fa03 f000 	lsl.w	r0, r3, r0
 80043de:	9b04      	ldr	r3, [sp, #16]
 80043e0:	4303      	orrs	r3, r0
 80043e2:	3701      	adds	r7, #1
 80043e4:	9304      	str	r3, [sp, #16]
 80043e6:	7839      	ldrb	r1, [r7, #0]
 80043e8:	4827      	ldr	r0, [pc, #156]	; (8004488 <_svfiprintf_r+0x1e4>)
 80043ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043ee:	2206      	movs	r2, #6
 80043f0:	1c7e      	adds	r6, r7, #1
 80043f2:	f7fb feed 	bl	80001d0 <memchr>
 80043f6:	2800      	cmp	r0, #0
 80043f8:	d038      	beq.n	800446c <_svfiprintf_r+0x1c8>
 80043fa:	4b24      	ldr	r3, [pc, #144]	; (800448c <_svfiprintf_r+0x1e8>)
 80043fc:	bb13      	cbnz	r3, 8004444 <_svfiprintf_r+0x1a0>
 80043fe:	9b03      	ldr	r3, [sp, #12]
 8004400:	3307      	adds	r3, #7
 8004402:	f023 0307 	bic.w	r3, r3, #7
 8004406:	3308      	adds	r3, #8
 8004408:	9303      	str	r3, [sp, #12]
 800440a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800440c:	444b      	add	r3, r9
 800440e:	9309      	str	r3, [sp, #36]	; 0x24
 8004410:	e76d      	b.n	80042ee <_svfiprintf_r+0x4a>
 8004412:	fb05 3202 	mla	r2, r5, r2, r3
 8004416:	2001      	movs	r0, #1
 8004418:	460f      	mov	r7, r1
 800441a:	e7a6      	b.n	800436a <_svfiprintf_r+0xc6>
 800441c:	2300      	movs	r3, #0
 800441e:	3701      	adds	r7, #1
 8004420:	9305      	str	r3, [sp, #20]
 8004422:	4619      	mov	r1, r3
 8004424:	250a      	movs	r5, #10
 8004426:	4638      	mov	r0, r7
 8004428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800442c:	3a30      	subs	r2, #48	; 0x30
 800442e:	2a09      	cmp	r2, #9
 8004430:	d903      	bls.n	800443a <_svfiprintf_r+0x196>
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0c8      	beq.n	80043c8 <_svfiprintf_r+0x124>
 8004436:	9105      	str	r1, [sp, #20]
 8004438:	e7c6      	b.n	80043c8 <_svfiprintf_r+0x124>
 800443a:	fb05 2101 	mla	r1, r5, r1, r2
 800443e:	2301      	movs	r3, #1
 8004440:	4607      	mov	r7, r0
 8004442:	e7f0      	b.n	8004426 <_svfiprintf_r+0x182>
 8004444:	ab03      	add	r3, sp, #12
 8004446:	9300      	str	r3, [sp, #0]
 8004448:	4622      	mov	r2, r4
 800444a:	4b11      	ldr	r3, [pc, #68]	; (8004490 <_svfiprintf_r+0x1ec>)
 800444c:	a904      	add	r1, sp, #16
 800444e:	4640      	mov	r0, r8
 8004450:	f3af 8000 	nop.w
 8004454:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004458:	4681      	mov	r9, r0
 800445a:	d1d6      	bne.n	800440a <_svfiprintf_r+0x166>
 800445c:	89a3      	ldrh	r3, [r4, #12]
 800445e:	065b      	lsls	r3, r3, #25
 8004460:	f53f af35 	bmi.w	80042ce <_svfiprintf_r+0x2a>
 8004464:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004466:	b01d      	add	sp, #116	; 0x74
 8004468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800446c:	ab03      	add	r3, sp, #12
 800446e:	9300      	str	r3, [sp, #0]
 8004470:	4622      	mov	r2, r4
 8004472:	4b07      	ldr	r3, [pc, #28]	; (8004490 <_svfiprintf_r+0x1ec>)
 8004474:	a904      	add	r1, sp, #16
 8004476:	4640      	mov	r0, r8
 8004478:	f000 f882 	bl	8004580 <_printf_i>
 800447c:	e7ea      	b.n	8004454 <_svfiprintf_r+0x1b0>
 800447e:	bf00      	nop
 8004480:	08006564 	.word	0x08006564
 8004484:	0800656a 	.word	0x0800656a
 8004488:	0800656e 	.word	0x0800656e
 800448c:	00000000 	.word	0x00000000
 8004490:	080041f1 	.word	0x080041f1

08004494 <_printf_common>:
 8004494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004498:	4691      	mov	r9, r2
 800449a:	461f      	mov	r7, r3
 800449c:	688a      	ldr	r2, [r1, #8]
 800449e:	690b      	ldr	r3, [r1, #16]
 80044a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044a4:	4293      	cmp	r3, r2
 80044a6:	bfb8      	it	lt
 80044a8:	4613      	movlt	r3, r2
 80044aa:	f8c9 3000 	str.w	r3, [r9]
 80044ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044b2:	4606      	mov	r6, r0
 80044b4:	460c      	mov	r4, r1
 80044b6:	b112      	cbz	r2, 80044be <_printf_common+0x2a>
 80044b8:	3301      	adds	r3, #1
 80044ba:	f8c9 3000 	str.w	r3, [r9]
 80044be:	6823      	ldr	r3, [r4, #0]
 80044c0:	0699      	lsls	r1, r3, #26
 80044c2:	bf42      	ittt	mi
 80044c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80044c8:	3302      	addmi	r3, #2
 80044ca:	f8c9 3000 	strmi.w	r3, [r9]
 80044ce:	6825      	ldr	r5, [r4, #0]
 80044d0:	f015 0506 	ands.w	r5, r5, #6
 80044d4:	d107      	bne.n	80044e6 <_printf_common+0x52>
 80044d6:	f104 0a19 	add.w	sl, r4, #25
 80044da:	68e3      	ldr	r3, [r4, #12]
 80044dc:	f8d9 2000 	ldr.w	r2, [r9]
 80044e0:	1a9b      	subs	r3, r3, r2
 80044e2:	42ab      	cmp	r3, r5
 80044e4:	dc28      	bgt.n	8004538 <_printf_common+0xa4>
 80044e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80044ea:	6822      	ldr	r2, [r4, #0]
 80044ec:	3300      	adds	r3, #0
 80044ee:	bf18      	it	ne
 80044f0:	2301      	movne	r3, #1
 80044f2:	0692      	lsls	r2, r2, #26
 80044f4:	d42d      	bmi.n	8004552 <_printf_common+0xbe>
 80044f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044fa:	4639      	mov	r1, r7
 80044fc:	4630      	mov	r0, r6
 80044fe:	47c0      	blx	r8
 8004500:	3001      	adds	r0, #1
 8004502:	d020      	beq.n	8004546 <_printf_common+0xb2>
 8004504:	6823      	ldr	r3, [r4, #0]
 8004506:	68e5      	ldr	r5, [r4, #12]
 8004508:	f8d9 2000 	ldr.w	r2, [r9]
 800450c:	f003 0306 	and.w	r3, r3, #6
 8004510:	2b04      	cmp	r3, #4
 8004512:	bf08      	it	eq
 8004514:	1aad      	subeq	r5, r5, r2
 8004516:	68a3      	ldr	r3, [r4, #8]
 8004518:	6922      	ldr	r2, [r4, #16]
 800451a:	bf0c      	ite	eq
 800451c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004520:	2500      	movne	r5, #0
 8004522:	4293      	cmp	r3, r2
 8004524:	bfc4      	itt	gt
 8004526:	1a9b      	subgt	r3, r3, r2
 8004528:	18ed      	addgt	r5, r5, r3
 800452a:	f04f 0900 	mov.w	r9, #0
 800452e:	341a      	adds	r4, #26
 8004530:	454d      	cmp	r5, r9
 8004532:	d11a      	bne.n	800456a <_printf_common+0xd6>
 8004534:	2000      	movs	r0, #0
 8004536:	e008      	b.n	800454a <_printf_common+0xb6>
 8004538:	2301      	movs	r3, #1
 800453a:	4652      	mov	r2, sl
 800453c:	4639      	mov	r1, r7
 800453e:	4630      	mov	r0, r6
 8004540:	47c0      	blx	r8
 8004542:	3001      	adds	r0, #1
 8004544:	d103      	bne.n	800454e <_printf_common+0xba>
 8004546:	f04f 30ff 	mov.w	r0, #4294967295
 800454a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800454e:	3501      	adds	r5, #1
 8004550:	e7c3      	b.n	80044da <_printf_common+0x46>
 8004552:	18e1      	adds	r1, r4, r3
 8004554:	1c5a      	adds	r2, r3, #1
 8004556:	2030      	movs	r0, #48	; 0x30
 8004558:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800455c:	4422      	add	r2, r4
 800455e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004562:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004566:	3302      	adds	r3, #2
 8004568:	e7c5      	b.n	80044f6 <_printf_common+0x62>
 800456a:	2301      	movs	r3, #1
 800456c:	4622      	mov	r2, r4
 800456e:	4639      	mov	r1, r7
 8004570:	4630      	mov	r0, r6
 8004572:	47c0      	blx	r8
 8004574:	3001      	adds	r0, #1
 8004576:	d0e6      	beq.n	8004546 <_printf_common+0xb2>
 8004578:	f109 0901 	add.w	r9, r9, #1
 800457c:	e7d8      	b.n	8004530 <_printf_common+0x9c>
	...

08004580 <_printf_i>:
 8004580:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004584:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004588:	460c      	mov	r4, r1
 800458a:	7e09      	ldrb	r1, [r1, #24]
 800458c:	b085      	sub	sp, #20
 800458e:	296e      	cmp	r1, #110	; 0x6e
 8004590:	4617      	mov	r7, r2
 8004592:	4606      	mov	r6, r0
 8004594:	4698      	mov	r8, r3
 8004596:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004598:	f000 80b3 	beq.w	8004702 <_printf_i+0x182>
 800459c:	d822      	bhi.n	80045e4 <_printf_i+0x64>
 800459e:	2963      	cmp	r1, #99	; 0x63
 80045a0:	d036      	beq.n	8004610 <_printf_i+0x90>
 80045a2:	d80a      	bhi.n	80045ba <_printf_i+0x3a>
 80045a4:	2900      	cmp	r1, #0
 80045a6:	f000 80b9 	beq.w	800471c <_printf_i+0x19c>
 80045aa:	2958      	cmp	r1, #88	; 0x58
 80045ac:	f000 8083 	beq.w	80046b6 <_printf_i+0x136>
 80045b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80045b8:	e032      	b.n	8004620 <_printf_i+0xa0>
 80045ba:	2964      	cmp	r1, #100	; 0x64
 80045bc:	d001      	beq.n	80045c2 <_printf_i+0x42>
 80045be:	2969      	cmp	r1, #105	; 0x69
 80045c0:	d1f6      	bne.n	80045b0 <_printf_i+0x30>
 80045c2:	6820      	ldr	r0, [r4, #0]
 80045c4:	6813      	ldr	r3, [r2, #0]
 80045c6:	0605      	lsls	r5, r0, #24
 80045c8:	f103 0104 	add.w	r1, r3, #4
 80045cc:	d52a      	bpl.n	8004624 <_printf_i+0xa4>
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6011      	str	r1, [r2, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	da03      	bge.n	80045de <_printf_i+0x5e>
 80045d6:	222d      	movs	r2, #45	; 0x2d
 80045d8:	425b      	negs	r3, r3
 80045da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80045de:	486f      	ldr	r0, [pc, #444]	; (800479c <_printf_i+0x21c>)
 80045e0:	220a      	movs	r2, #10
 80045e2:	e039      	b.n	8004658 <_printf_i+0xd8>
 80045e4:	2973      	cmp	r1, #115	; 0x73
 80045e6:	f000 809d 	beq.w	8004724 <_printf_i+0x1a4>
 80045ea:	d808      	bhi.n	80045fe <_printf_i+0x7e>
 80045ec:	296f      	cmp	r1, #111	; 0x6f
 80045ee:	d020      	beq.n	8004632 <_printf_i+0xb2>
 80045f0:	2970      	cmp	r1, #112	; 0x70
 80045f2:	d1dd      	bne.n	80045b0 <_printf_i+0x30>
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	f043 0320 	orr.w	r3, r3, #32
 80045fa:	6023      	str	r3, [r4, #0]
 80045fc:	e003      	b.n	8004606 <_printf_i+0x86>
 80045fe:	2975      	cmp	r1, #117	; 0x75
 8004600:	d017      	beq.n	8004632 <_printf_i+0xb2>
 8004602:	2978      	cmp	r1, #120	; 0x78
 8004604:	d1d4      	bne.n	80045b0 <_printf_i+0x30>
 8004606:	2378      	movs	r3, #120	; 0x78
 8004608:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800460c:	4864      	ldr	r0, [pc, #400]	; (80047a0 <_printf_i+0x220>)
 800460e:	e055      	b.n	80046bc <_printf_i+0x13c>
 8004610:	6813      	ldr	r3, [r2, #0]
 8004612:	1d19      	adds	r1, r3, #4
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6011      	str	r1, [r2, #0]
 8004618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800461c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004620:	2301      	movs	r3, #1
 8004622:	e08c      	b.n	800473e <_printf_i+0x1be>
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	6011      	str	r1, [r2, #0]
 8004628:	f010 0f40 	tst.w	r0, #64	; 0x40
 800462c:	bf18      	it	ne
 800462e:	b21b      	sxthne	r3, r3
 8004630:	e7cf      	b.n	80045d2 <_printf_i+0x52>
 8004632:	6813      	ldr	r3, [r2, #0]
 8004634:	6825      	ldr	r5, [r4, #0]
 8004636:	1d18      	adds	r0, r3, #4
 8004638:	6010      	str	r0, [r2, #0]
 800463a:	0628      	lsls	r0, r5, #24
 800463c:	d501      	bpl.n	8004642 <_printf_i+0xc2>
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	e002      	b.n	8004648 <_printf_i+0xc8>
 8004642:	0668      	lsls	r0, r5, #25
 8004644:	d5fb      	bpl.n	800463e <_printf_i+0xbe>
 8004646:	881b      	ldrh	r3, [r3, #0]
 8004648:	4854      	ldr	r0, [pc, #336]	; (800479c <_printf_i+0x21c>)
 800464a:	296f      	cmp	r1, #111	; 0x6f
 800464c:	bf14      	ite	ne
 800464e:	220a      	movne	r2, #10
 8004650:	2208      	moveq	r2, #8
 8004652:	2100      	movs	r1, #0
 8004654:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004658:	6865      	ldr	r5, [r4, #4]
 800465a:	60a5      	str	r5, [r4, #8]
 800465c:	2d00      	cmp	r5, #0
 800465e:	f2c0 8095 	blt.w	800478c <_printf_i+0x20c>
 8004662:	6821      	ldr	r1, [r4, #0]
 8004664:	f021 0104 	bic.w	r1, r1, #4
 8004668:	6021      	str	r1, [r4, #0]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d13d      	bne.n	80046ea <_printf_i+0x16a>
 800466e:	2d00      	cmp	r5, #0
 8004670:	f040 808e 	bne.w	8004790 <_printf_i+0x210>
 8004674:	4665      	mov	r5, ip
 8004676:	2a08      	cmp	r2, #8
 8004678:	d10b      	bne.n	8004692 <_printf_i+0x112>
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	07db      	lsls	r3, r3, #31
 800467e:	d508      	bpl.n	8004692 <_printf_i+0x112>
 8004680:	6923      	ldr	r3, [r4, #16]
 8004682:	6862      	ldr	r2, [r4, #4]
 8004684:	429a      	cmp	r2, r3
 8004686:	bfde      	ittt	le
 8004688:	2330      	movle	r3, #48	; 0x30
 800468a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800468e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004692:	ebac 0305 	sub.w	r3, ip, r5
 8004696:	6123      	str	r3, [r4, #16]
 8004698:	f8cd 8000 	str.w	r8, [sp]
 800469c:	463b      	mov	r3, r7
 800469e:	aa03      	add	r2, sp, #12
 80046a0:	4621      	mov	r1, r4
 80046a2:	4630      	mov	r0, r6
 80046a4:	f7ff fef6 	bl	8004494 <_printf_common>
 80046a8:	3001      	adds	r0, #1
 80046aa:	d14d      	bne.n	8004748 <_printf_i+0x1c8>
 80046ac:	f04f 30ff 	mov.w	r0, #4294967295
 80046b0:	b005      	add	sp, #20
 80046b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80046b6:	4839      	ldr	r0, [pc, #228]	; (800479c <_printf_i+0x21c>)
 80046b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80046bc:	6813      	ldr	r3, [r2, #0]
 80046be:	6821      	ldr	r1, [r4, #0]
 80046c0:	1d1d      	adds	r5, r3, #4
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6015      	str	r5, [r2, #0]
 80046c6:	060a      	lsls	r2, r1, #24
 80046c8:	d50b      	bpl.n	80046e2 <_printf_i+0x162>
 80046ca:	07ca      	lsls	r2, r1, #31
 80046cc:	bf44      	itt	mi
 80046ce:	f041 0120 	orrmi.w	r1, r1, #32
 80046d2:	6021      	strmi	r1, [r4, #0]
 80046d4:	b91b      	cbnz	r3, 80046de <_printf_i+0x15e>
 80046d6:	6822      	ldr	r2, [r4, #0]
 80046d8:	f022 0220 	bic.w	r2, r2, #32
 80046dc:	6022      	str	r2, [r4, #0]
 80046de:	2210      	movs	r2, #16
 80046e0:	e7b7      	b.n	8004652 <_printf_i+0xd2>
 80046e2:	064d      	lsls	r5, r1, #25
 80046e4:	bf48      	it	mi
 80046e6:	b29b      	uxthmi	r3, r3
 80046e8:	e7ef      	b.n	80046ca <_printf_i+0x14a>
 80046ea:	4665      	mov	r5, ip
 80046ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80046f0:	fb02 3311 	mls	r3, r2, r1, r3
 80046f4:	5cc3      	ldrb	r3, [r0, r3]
 80046f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80046fa:	460b      	mov	r3, r1
 80046fc:	2900      	cmp	r1, #0
 80046fe:	d1f5      	bne.n	80046ec <_printf_i+0x16c>
 8004700:	e7b9      	b.n	8004676 <_printf_i+0xf6>
 8004702:	6813      	ldr	r3, [r2, #0]
 8004704:	6825      	ldr	r5, [r4, #0]
 8004706:	6961      	ldr	r1, [r4, #20]
 8004708:	1d18      	adds	r0, r3, #4
 800470a:	6010      	str	r0, [r2, #0]
 800470c:	0628      	lsls	r0, r5, #24
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	d501      	bpl.n	8004716 <_printf_i+0x196>
 8004712:	6019      	str	r1, [r3, #0]
 8004714:	e002      	b.n	800471c <_printf_i+0x19c>
 8004716:	066a      	lsls	r2, r5, #25
 8004718:	d5fb      	bpl.n	8004712 <_printf_i+0x192>
 800471a:	8019      	strh	r1, [r3, #0]
 800471c:	2300      	movs	r3, #0
 800471e:	6123      	str	r3, [r4, #16]
 8004720:	4665      	mov	r5, ip
 8004722:	e7b9      	b.n	8004698 <_printf_i+0x118>
 8004724:	6813      	ldr	r3, [r2, #0]
 8004726:	1d19      	adds	r1, r3, #4
 8004728:	6011      	str	r1, [r2, #0]
 800472a:	681d      	ldr	r5, [r3, #0]
 800472c:	6862      	ldr	r2, [r4, #4]
 800472e:	2100      	movs	r1, #0
 8004730:	4628      	mov	r0, r5
 8004732:	f7fb fd4d 	bl	80001d0 <memchr>
 8004736:	b108      	cbz	r0, 800473c <_printf_i+0x1bc>
 8004738:	1b40      	subs	r0, r0, r5
 800473a:	6060      	str	r0, [r4, #4]
 800473c:	6863      	ldr	r3, [r4, #4]
 800473e:	6123      	str	r3, [r4, #16]
 8004740:	2300      	movs	r3, #0
 8004742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004746:	e7a7      	b.n	8004698 <_printf_i+0x118>
 8004748:	6923      	ldr	r3, [r4, #16]
 800474a:	462a      	mov	r2, r5
 800474c:	4639      	mov	r1, r7
 800474e:	4630      	mov	r0, r6
 8004750:	47c0      	blx	r8
 8004752:	3001      	adds	r0, #1
 8004754:	d0aa      	beq.n	80046ac <_printf_i+0x12c>
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	079b      	lsls	r3, r3, #30
 800475a:	d413      	bmi.n	8004784 <_printf_i+0x204>
 800475c:	68e0      	ldr	r0, [r4, #12]
 800475e:	9b03      	ldr	r3, [sp, #12]
 8004760:	4298      	cmp	r0, r3
 8004762:	bfb8      	it	lt
 8004764:	4618      	movlt	r0, r3
 8004766:	e7a3      	b.n	80046b0 <_printf_i+0x130>
 8004768:	2301      	movs	r3, #1
 800476a:	464a      	mov	r2, r9
 800476c:	4639      	mov	r1, r7
 800476e:	4630      	mov	r0, r6
 8004770:	47c0      	blx	r8
 8004772:	3001      	adds	r0, #1
 8004774:	d09a      	beq.n	80046ac <_printf_i+0x12c>
 8004776:	3501      	adds	r5, #1
 8004778:	68e3      	ldr	r3, [r4, #12]
 800477a:	9a03      	ldr	r2, [sp, #12]
 800477c:	1a9b      	subs	r3, r3, r2
 800477e:	42ab      	cmp	r3, r5
 8004780:	dcf2      	bgt.n	8004768 <_printf_i+0x1e8>
 8004782:	e7eb      	b.n	800475c <_printf_i+0x1dc>
 8004784:	2500      	movs	r5, #0
 8004786:	f104 0919 	add.w	r9, r4, #25
 800478a:	e7f5      	b.n	8004778 <_printf_i+0x1f8>
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1ac      	bne.n	80046ea <_printf_i+0x16a>
 8004790:	7803      	ldrb	r3, [r0, #0]
 8004792:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004796:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800479a:	e76c      	b.n	8004676 <_printf_i+0xf6>
 800479c:	08006575 	.word	0x08006575
 80047a0:	08006586 	.word	0x08006586

080047a4 <memmove>:
 80047a4:	4288      	cmp	r0, r1
 80047a6:	b510      	push	{r4, lr}
 80047a8:	eb01 0302 	add.w	r3, r1, r2
 80047ac:	d807      	bhi.n	80047be <memmove+0x1a>
 80047ae:	1e42      	subs	r2, r0, #1
 80047b0:	4299      	cmp	r1, r3
 80047b2:	d00a      	beq.n	80047ca <memmove+0x26>
 80047b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80047bc:	e7f8      	b.n	80047b0 <memmove+0xc>
 80047be:	4283      	cmp	r3, r0
 80047c0:	d9f5      	bls.n	80047ae <memmove+0xa>
 80047c2:	1881      	adds	r1, r0, r2
 80047c4:	1ad2      	subs	r2, r2, r3
 80047c6:	42d3      	cmn	r3, r2
 80047c8:	d100      	bne.n	80047cc <memmove+0x28>
 80047ca:	bd10      	pop	{r4, pc}
 80047cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80047d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80047d4:	e7f7      	b.n	80047c6 <memmove+0x22>
	...

080047d8 <_free_r>:
 80047d8:	b538      	push	{r3, r4, r5, lr}
 80047da:	4605      	mov	r5, r0
 80047dc:	2900      	cmp	r1, #0
 80047de:	d045      	beq.n	800486c <_free_r+0x94>
 80047e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047e4:	1f0c      	subs	r4, r1, #4
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	bfb8      	it	lt
 80047ea:	18e4      	addlt	r4, r4, r3
 80047ec:	f000 f8d2 	bl	8004994 <__malloc_lock>
 80047f0:	4a1f      	ldr	r2, [pc, #124]	; (8004870 <_free_r+0x98>)
 80047f2:	6813      	ldr	r3, [r2, #0]
 80047f4:	4610      	mov	r0, r2
 80047f6:	b933      	cbnz	r3, 8004806 <_free_r+0x2e>
 80047f8:	6063      	str	r3, [r4, #4]
 80047fa:	6014      	str	r4, [r2, #0]
 80047fc:	4628      	mov	r0, r5
 80047fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004802:	f000 b8c8 	b.w	8004996 <__malloc_unlock>
 8004806:	42a3      	cmp	r3, r4
 8004808:	d90c      	bls.n	8004824 <_free_r+0x4c>
 800480a:	6821      	ldr	r1, [r4, #0]
 800480c:	1862      	adds	r2, r4, r1
 800480e:	4293      	cmp	r3, r2
 8004810:	bf04      	itt	eq
 8004812:	681a      	ldreq	r2, [r3, #0]
 8004814:	685b      	ldreq	r3, [r3, #4]
 8004816:	6063      	str	r3, [r4, #4]
 8004818:	bf04      	itt	eq
 800481a:	1852      	addeq	r2, r2, r1
 800481c:	6022      	streq	r2, [r4, #0]
 800481e:	6004      	str	r4, [r0, #0]
 8004820:	e7ec      	b.n	80047fc <_free_r+0x24>
 8004822:	4613      	mov	r3, r2
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	b10a      	cbz	r2, 800482c <_free_r+0x54>
 8004828:	42a2      	cmp	r2, r4
 800482a:	d9fa      	bls.n	8004822 <_free_r+0x4a>
 800482c:	6819      	ldr	r1, [r3, #0]
 800482e:	1858      	adds	r0, r3, r1
 8004830:	42a0      	cmp	r0, r4
 8004832:	d10b      	bne.n	800484c <_free_r+0x74>
 8004834:	6820      	ldr	r0, [r4, #0]
 8004836:	4401      	add	r1, r0
 8004838:	1858      	adds	r0, r3, r1
 800483a:	4282      	cmp	r2, r0
 800483c:	6019      	str	r1, [r3, #0]
 800483e:	d1dd      	bne.n	80047fc <_free_r+0x24>
 8004840:	6810      	ldr	r0, [r2, #0]
 8004842:	6852      	ldr	r2, [r2, #4]
 8004844:	605a      	str	r2, [r3, #4]
 8004846:	4401      	add	r1, r0
 8004848:	6019      	str	r1, [r3, #0]
 800484a:	e7d7      	b.n	80047fc <_free_r+0x24>
 800484c:	d902      	bls.n	8004854 <_free_r+0x7c>
 800484e:	230c      	movs	r3, #12
 8004850:	602b      	str	r3, [r5, #0]
 8004852:	e7d3      	b.n	80047fc <_free_r+0x24>
 8004854:	6820      	ldr	r0, [r4, #0]
 8004856:	1821      	adds	r1, r4, r0
 8004858:	428a      	cmp	r2, r1
 800485a:	bf04      	itt	eq
 800485c:	6811      	ldreq	r1, [r2, #0]
 800485e:	6852      	ldreq	r2, [r2, #4]
 8004860:	6062      	str	r2, [r4, #4]
 8004862:	bf04      	itt	eq
 8004864:	1809      	addeq	r1, r1, r0
 8004866:	6021      	streq	r1, [r4, #0]
 8004868:	605c      	str	r4, [r3, #4]
 800486a:	e7c7      	b.n	80047fc <_free_r+0x24>
 800486c:	bd38      	pop	{r3, r4, r5, pc}
 800486e:	bf00      	nop
 8004870:	200004c8 	.word	0x200004c8

08004874 <_malloc_r>:
 8004874:	b570      	push	{r4, r5, r6, lr}
 8004876:	1ccd      	adds	r5, r1, #3
 8004878:	f025 0503 	bic.w	r5, r5, #3
 800487c:	3508      	adds	r5, #8
 800487e:	2d0c      	cmp	r5, #12
 8004880:	bf38      	it	cc
 8004882:	250c      	movcc	r5, #12
 8004884:	2d00      	cmp	r5, #0
 8004886:	4606      	mov	r6, r0
 8004888:	db01      	blt.n	800488e <_malloc_r+0x1a>
 800488a:	42a9      	cmp	r1, r5
 800488c:	d903      	bls.n	8004896 <_malloc_r+0x22>
 800488e:	230c      	movs	r3, #12
 8004890:	6033      	str	r3, [r6, #0]
 8004892:	2000      	movs	r0, #0
 8004894:	bd70      	pop	{r4, r5, r6, pc}
 8004896:	f000 f87d 	bl	8004994 <__malloc_lock>
 800489a:	4a21      	ldr	r2, [pc, #132]	; (8004920 <_malloc_r+0xac>)
 800489c:	6814      	ldr	r4, [r2, #0]
 800489e:	4621      	mov	r1, r4
 80048a0:	b991      	cbnz	r1, 80048c8 <_malloc_r+0x54>
 80048a2:	4c20      	ldr	r4, [pc, #128]	; (8004924 <_malloc_r+0xb0>)
 80048a4:	6823      	ldr	r3, [r4, #0]
 80048a6:	b91b      	cbnz	r3, 80048b0 <_malloc_r+0x3c>
 80048a8:	4630      	mov	r0, r6
 80048aa:	f000 f863 	bl	8004974 <_sbrk_r>
 80048ae:	6020      	str	r0, [r4, #0]
 80048b0:	4629      	mov	r1, r5
 80048b2:	4630      	mov	r0, r6
 80048b4:	f000 f85e 	bl	8004974 <_sbrk_r>
 80048b8:	1c43      	adds	r3, r0, #1
 80048ba:	d124      	bne.n	8004906 <_malloc_r+0x92>
 80048bc:	230c      	movs	r3, #12
 80048be:	6033      	str	r3, [r6, #0]
 80048c0:	4630      	mov	r0, r6
 80048c2:	f000 f868 	bl	8004996 <__malloc_unlock>
 80048c6:	e7e4      	b.n	8004892 <_malloc_r+0x1e>
 80048c8:	680b      	ldr	r3, [r1, #0]
 80048ca:	1b5b      	subs	r3, r3, r5
 80048cc:	d418      	bmi.n	8004900 <_malloc_r+0x8c>
 80048ce:	2b0b      	cmp	r3, #11
 80048d0:	d90f      	bls.n	80048f2 <_malloc_r+0x7e>
 80048d2:	600b      	str	r3, [r1, #0]
 80048d4:	50cd      	str	r5, [r1, r3]
 80048d6:	18cc      	adds	r4, r1, r3
 80048d8:	4630      	mov	r0, r6
 80048da:	f000 f85c 	bl	8004996 <__malloc_unlock>
 80048de:	f104 000b 	add.w	r0, r4, #11
 80048e2:	1d23      	adds	r3, r4, #4
 80048e4:	f020 0007 	bic.w	r0, r0, #7
 80048e8:	1ac3      	subs	r3, r0, r3
 80048ea:	d0d3      	beq.n	8004894 <_malloc_r+0x20>
 80048ec:	425a      	negs	r2, r3
 80048ee:	50e2      	str	r2, [r4, r3]
 80048f0:	e7d0      	b.n	8004894 <_malloc_r+0x20>
 80048f2:	428c      	cmp	r4, r1
 80048f4:	684b      	ldr	r3, [r1, #4]
 80048f6:	bf16      	itet	ne
 80048f8:	6063      	strne	r3, [r4, #4]
 80048fa:	6013      	streq	r3, [r2, #0]
 80048fc:	460c      	movne	r4, r1
 80048fe:	e7eb      	b.n	80048d8 <_malloc_r+0x64>
 8004900:	460c      	mov	r4, r1
 8004902:	6849      	ldr	r1, [r1, #4]
 8004904:	e7cc      	b.n	80048a0 <_malloc_r+0x2c>
 8004906:	1cc4      	adds	r4, r0, #3
 8004908:	f024 0403 	bic.w	r4, r4, #3
 800490c:	42a0      	cmp	r0, r4
 800490e:	d005      	beq.n	800491c <_malloc_r+0xa8>
 8004910:	1a21      	subs	r1, r4, r0
 8004912:	4630      	mov	r0, r6
 8004914:	f000 f82e 	bl	8004974 <_sbrk_r>
 8004918:	3001      	adds	r0, #1
 800491a:	d0cf      	beq.n	80048bc <_malloc_r+0x48>
 800491c:	6025      	str	r5, [r4, #0]
 800491e:	e7db      	b.n	80048d8 <_malloc_r+0x64>
 8004920:	200004c8 	.word	0x200004c8
 8004924:	200004cc 	.word	0x200004cc

08004928 <_realloc_r>:
 8004928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800492a:	4607      	mov	r7, r0
 800492c:	4614      	mov	r4, r2
 800492e:	460e      	mov	r6, r1
 8004930:	b921      	cbnz	r1, 800493c <_realloc_r+0x14>
 8004932:	4611      	mov	r1, r2
 8004934:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004938:	f7ff bf9c 	b.w	8004874 <_malloc_r>
 800493c:	b922      	cbnz	r2, 8004948 <_realloc_r+0x20>
 800493e:	f7ff ff4b 	bl	80047d8 <_free_r>
 8004942:	4625      	mov	r5, r4
 8004944:	4628      	mov	r0, r5
 8004946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004948:	f000 f826 	bl	8004998 <_malloc_usable_size_r>
 800494c:	42a0      	cmp	r0, r4
 800494e:	d20f      	bcs.n	8004970 <_realloc_r+0x48>
 8004950:	4621      	mov	r1, r4
 8004952:	4638      	mov	r0, r7
 8004954:	f7ff ff8e 	bl	8004874 <_malloc_r>
 8004958:	4605      	mov	r5, r0
 800495a:	2800      	cmp	r0, #0
 800495c:	d0f2      	beq.n	8004944 <_realloc_r+0x1c>
 800495e:	4631      	mov	r1, r6
 8004960:	4622      	mov	r2, r4
 8004962:	f7ff fc11 	bl	8004188 <memcpy>
 8004966:	4631      	mov	r1, r6
 8004968:	4638      	mov	r0, r7
 800496a:	f7ff ff35 	bl	80047d8 <_free_r>
 800496e:	e7e9      	b.n	8004944 <_realloc_r+0x1c>
 8004970:	4635      	mov	r5, r6
 8004972:	e7e7      	b.n	8004944 <_realloc_r+0x1c>

08004974 <_sbrk_r>:
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	4c06      	ldr	r4, [pc, #24]	; (8004990 <_sbrk_r+0x1c>)
 8004978:	2300      	movs	r3, #0
 800497a:	4605      	mov	r5, r0
 800497c:	4608      	mov	r0, r1
 800497e:	6023      	str	r3, [r4, #0]
 8004980:	f7ff fb38 	bl	8003ff4 <_sbrk>
 8004984:	1c43      	adds	r3, r0, #1
 8004986:	d102      	bne.n	800498e <_sbrk_r+0x1a>
 8004988:	6823      	ldr	r3, [r4, #0]
 800498a:	b103      	cbz	r3, 800498e <_sbrk_r+0x1a>
 800498c:	602b      	str	r3, [r5, #0]
 800498e:	bd38      	pop	{r3, r4, r5, pc}
 8004990:	200005b0 	.word	0x200005b0

08004994 <__malloc_lock>:
 8004994:	4770      	bx	lr

08004996 <__malloc_unlock>:
 8004996:	4770      	bx	lr

08004998 <_malloc_usable_size_r>:
 8004998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800499c:	1f18      	subs	r0, r3, #4
 800499e:	2b00      	cmp	r3, #0
 80049a0:	bfbc      	itt	lt
 80049a2:	580b      	ldrlt	r3, [r1, r0]
 80049a4:	18c0      	addlt	r0, r0, r3
 80049a6:	4770      	bx	lr

080049a8 <floor>:
 80049a8:	ec51 0b10 	vmov	r0, r1, d0
 80049ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049b0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80049b4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80049b8:	2e13      	cmp	r6, #19
 80049ba:	460c      	mov	r4, r1
 80049bc:	ee10 5a10 	vmov	r5, s0
 80049c0:	4680      	mov	r8, r0
 80049c2:	dc34      	bgt.n	8004a2e <floor+0x86>
 80049c4:	2e00      	cmp	r6, #0
 80049c6:	da16      	bge.n	80049f6 <floor+0x4e>
 80049c8:	a335      	add	r3, pc, #212	; (adr r3, 8004aa0 <floor+0xf8>)
 80049ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ce:	f7fb fc55 	bl	800027c <__adddf3>
 80049d2:	2200      	movs	r2, #0
 80049d4:	2300      	movs	r3, #0
 80049d6:	f7fc f897 	bl	8000b08 <__aeabi_dcmpgt>
 80049da:	b148      	cbz	r0, 80049f0 <floor+0x48>
 80049dc:	2c00      	cmp	r4, #0
 80049de:	da59      	bge.n	8004a94 <floor+0xec>
 80049e0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80049e4:	4a30      	ldr	r2, [pc, #192]	; (8004aa8 <floor+0x100>)
 80049e6:	432b      	orrs	r3, r5
 80049e8:	2500      	movs	r5, #0
 80049ea:	42ab      	cmp	r3, r5
 80049ec:	bf18      	it	ne
 80049ee:	4614      	movne	r4, r2
 80049f0:	4621      	mov	r1, r4
 80049f2:	4628      	mov	r0, r5
 80049f4:	e025      	b.n	8004a42 <floor+0x9a>
 80049f6:	4f2d      	ldr	r7, [pc, #180]	; (8004aac <floor+0x104>)
 80049f8:	4137      	asrs	r7, r6
 80049fa:	ea01 0307 	and.w	r3, r1, r7
 80049fe:	4303      	orrs	r3, r0
 8004a00:	d01f      	beq.n	8004a42 <floor+0x9a>
 8004a02:	a327      	add	r3, pc, #156	; (adr r3, 8004aa0 <floor+0xf8>)
 8004a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a08:	f7fb fc38 	bl	800027c <__adddf3>
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	2300      	movs	r3, #0
 8004a10:	f7fc f87a 	bl	8000b08 <__aeabi_dcmpgt>
 8004a14:	2800      	cmp	r0, #0
 8004a16:	d0eb      	beq.n	80049f0 <floor+0x48>
 8004a18:	2c00      	cmp	r4, #0
 8004a1a:	bfbe      	ittt	lt
 8004a1c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004a20:	fa43 f606 	asrlt.w	r6, r3, r6
 8004a24:	19a4      	addlt	r4, r4, r6
 8004a26:	ea24 0407 	bic.w	r4, r4, r7
 8004a2a:	2500      	movs	r5, #0
 8004a2c:	e7e0      	b.n	80049f0 <floor+0x48>
 8004a2e:	2e33      	cmp	r6, #51	; 0x33
 8004a30:	dd0b      	ble.n	8004a4a <floor+0xa2>
 8004a32:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004a36:	d104      	bne.n	8004a42 <floor+0x9a>
 8004a38:	ee10 2a10 	vmov	r2, s0
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	f7fb fc1d 	bl	800027c <__adddf3>
 8004a42:	ec41 0b10 	vmov	d0, r0, r1
 8004a46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a4a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a52:	fa23 f707 	lsr.w	r7, r3, r7
 8004a56:	4207      	tst	r7, r0
 8004a58:	d0f3      	beq.n	8004a42 <floor+0x9a>
 8004a5a:	a311      	add	r3, pc, #68	; (adr r3, 8004aa0 <floor+0xf8>)
 8004a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a60:	f7fb fc0c 	bl	800027c <__adddf3>
 8004a64:	2200      	movs	r2, #0
 8004a66:	2300      	movs	r3, #0
 8004a68:	f7fc f84e 	bl	8000b08 <__aeabi_dcmpgt>
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	d0bf      	beq.n	80049f0 <floor+0x48>
 8004a70:	2c00      	cmp	r4, #0
 8004a72:	da02      	bge.n	8004a7a <floor+0xd2>
 8004a74:	2e14      	cmp	r6, #20
 8004a76:	d103      	bne.n	8004a80 <floor+0xd8>
 8004a78:	3401      	adds	r4, #1
 8004a7a:	ea25 0507 	bic.w	r5, r5, r7
 8004a7e:	e7b7      	b.n	80049f0 <floor+0x48>
 8004a80:	2301      	movs	r3, #1
 8004a82:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004a86:	fa03 f606 	lsl.w	r6, r3, r6
 8004a8a:	4435      	add	r5, r6
 8004a8c:	4545      	cmp	r5, r8
 8004a8e:	bf38      	it	cc
 8004a90:	18e4      	addcc	r4, r4, r3
 8004a92:	e7f2      	b.n	8004a7a <floor+0xd2>
 8004a94:	2500      	movs	r5, #0
 8004a96:	462c      	mov	r4, r5
 8004a98:	e7aa      	b.n	80049f0 <floor+0x48>
 8004a9a:	bf00      	nop
 8004a9c:	f3af 8000 	nop.w
 8004aa0:	8800759c 	.word	0x8800759c
 8004aa4:	7e37e43c 	.word	0x7e37e43c
 8004aa8:	bff00000 	.word	0xbff00000
 8004aac:	000fffff 	.word	0x000fffff

08004ab0 <log10>:
 8004ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ab2:	ed2d 8b02 	vpush	{d8}
 8004ab6:	b08b      	sub	sp, #44	; 0x2c
 8004ab8:	ec55 4b10 	vmov	r4, r5, d0
 8004abc:	f000 f878 	bl	8004bb0 <__ieee754_log10>
 8004ac0:	4b36      	ldr	r3, [pc, #216]	; (8004b9c <log10+0xec>)
 8004ac2:	eeb0 8a40 	vmov.f32	s16, s0
 8004ac6:	eef0 8a60 	vmov.f32	s17, s1
 8004aca:	f993 6000 	ldrsb.w	r6, [r3]
 8004ace:	1c73      	adds	r3, r6, #1
 8004ad0:	d05c      	beq.n	8004b8c <log10+0xdc>
 8004ad2:	4622      	mov	r2, r4
 8004ad4:	462b      	mov	r3, r5
 8004ad6:	4620      	mov	r0, r4
 8004ad8:	4629      	mov	r1, r5
 8004ada:	f7fc f81f 	bl	8000b1c <__aeabi_dcmpun>
 8004ade:	4607      	mov	r7, r0
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	d153      	bne.n	8004b8c <log10+0xdc>
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	4620      	mov	r0, r4
 8004aea:	4629      	mov	r1, r5
 8004aec:	f7fb fff8 	bl	8000ae0 <__aeabi_dcmple>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d04b      	beq.n	8004b8c <log10+0xdc>
 8004af4:	4b2a      	ldr	r3, [pc, #168]	; (8004ba0 <log10+0xf0>)
 8004af6:	9301      	str	r3, [sp, #4]
 8004af8:	9708      	str	r7, [sp, #32]
 8004afa:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004afe:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004b02:	b9a6      	cbnz	r6, 8004b2e <log10+0x7e>
 8004b04:	4b27      	ldr	r3, [pc, #156]	; (8004ba4 <log10+0xf4>)
 8004b06:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004b0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b0e:	4620      	mov	r0, r4
 8004b10:	2200      	movs	r2, #0
 8004b12:	2300      	movs	r3, #0
 8004b14:	4629      	mov	r1, r5
 8004b16:	f7fb ffcf 	bl	8000ab8 <__aeabi_dcmpeq>
 8004b1a:	bb40      	cbnz	r0, 8004b6e <log10+0xbe>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	2e02      	cmp	r6, #2
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	d119      	bne.n	8004b58 <log10+0xa8>
 8004b24:	f7ff fb06 	bl	8004134 <__errno>
 8004b28:	2321      	movs	r3, #33	; 0x21
 8004b2a:	6003      	str	r3, [r0, #0]
 8004b2c:	e019      	b.n	8004b62 <log10+0xb2>
 8004b2e:	4b1e      	ldr	r3, [pc, #120]	; (8004ba8 <log10+0xf8>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b36:	4620      	mov	r0, r4
 8004b38:	2200      	movs	r2, #0
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	4629      	mov	r1, r5
 8004b3e:	f7fb ffbb 	bl	8000ab8 <__aeabi_dcmpeq>
 8004b42:	2800      	cmp	r0, #0
 8004b44:	d0ea      	beq.n	8004b1c <log10+0x6c>
 8004b46:	2302      	movs	r3, #2
 8004b48:	429e      	cmp	r6, r3
 8004b4a:	9300      	str	r3, [sp, #0]
 8004b4c:	d111      	bne.n	8004b72 <log10+0xc2>
 8004b4e:	f7ff faf1 	bl	8004134 <__errno>
 8004b52:	2322      	movs	r3, #34	; 0x22
 8004b54:	6003      	str	r3, [r0, #0]
 8004b56:	e011      	b.n	8004b7c <log10+0xcc>
 8004b58:	4668      	mov	r0, sp
 8004b5a:	f000 f8b3 	bl	8004cc4 <matherr>
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d0e0      	beq.n	8004b24 <log10+0x74>
 8004b62:	4812      	ldr	r0, [pc, #72]	; (8004bac <log10+0xfc>)
 8004b64:	f000 f8b0 	bl	8004cc8 <nan>
 8004b68:	ed8d 0b06 	vstr	d0, [sp, #24]
 8004b6c:	e006      	b.n	8004b7c <log10+0xcc>
 8004b6e:	2302      	movs	r3, #2
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	4668      	mov	r0, sp
 8004b74:	f000 f8a6 	bl	8004cc4 <matherr>
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	d0e8      	beq.n	8004b4e <log10+0x9e>
 8004b7c:	9b08      	ldr	r3, [sp, #32]
 8004b7e:	b11b      	cbz	r3, 8004b88 <log10+0xd8>
 8004b80:	f7ff fad8 	bl	8004134 <__errno>
 8004b84:	9b08      	ldr	r3, [sp, #32]
 8004b86:	6003      	str	r3, [r0, #0]
 8004b88:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004b8c:	eeb0 0a48 	vmov.f32	s0, s16
 8004b90:	eef0 0a68 	vmov.f32	s1, s17
 8004b94:	b00b      	add	sp, #44	; 0x2c
 8004b96:	ecbd 8b02 	vpop	{d8}
 8004b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b9c:	20000080 	.word	0x20000080
 8004ba0:	08006597 	.word	0x08006597
 8004ba4:	c7efffff 	.word	0xc7efffff
 8004ba8:	fff00000 	.word	0xfff00000
 8004bac:	08006569 	.word	0x08006569

08004bb0 <__ieee754_log10>:
 8004bb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004bb4:	ec55 4b10 	vmov	r4, r5, d0
 8004bb8:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8004bbc:	462b      	mov	r3, r5
 8004bbe:	da2f      	bge.n	8004c20 <__ieee754_log10+0x70>
 8004bc0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8004bc4:	4322      	orrs	r2, r4
 8004bc6:	d10a      	bne.n	8004bde <__ieee754_log10+0x2e>
 8004bc8:	493b      	ldr	r1, [pc, #236]	; (8004cb8 <__ieee754_log10+0x108>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	2300      	movs	r3, #0
 8004bce:	2000      	movs	r0, #0
 8004bd0:	f7fb fe34 	bl	800083c <__aeabi_ddiv>
 8004bd4:	ec41 0b10 	vmov	d0, r0, r1
 8004bd8:	b003      	add	sp, #12
 8004bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004bde:	2d00      	cmp	r5, #0
 8004be0:	da08      	bge.n	8004bf4 <__ieee754_log10+0x44>
 8004be2:	ee10 2a10 	vmov	r2, s0
 8004be6:	4620      	mov	r0, r4
 8004be8:	4629      	mov	r1, r5
 8004bea:	f7fb fb45 	bl	8000278 <__aeabi_dsub>
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	e7ed      	b.n	8004bd0 <__ieee754_log10+0x20>
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	4b31      	ldr	r3, [pc, #196]	; (8004cbc <__ieee754_log10+0x10c>)
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	ee10 0a10 	vmov	r0, s0
 8004bfe:	f7fb fcf3 	bl	80005e8 <__aeabi_dmul>
 8004c02:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8004c06:	4604      	mov	r4, r0
 8004c08:	460d      	mov	r5, r1
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	492c      	ldr	r1, [pc, #176]	; (8004cc0 <__ieee754_log10+0x110>)
 8004c0e:	428b      	cmp	r3, r1
 8004c10:	dd08      	ble.n	8004c24 <__ieee754_log10+0x74>
 8004c12:	4622      	mov	r2, r4
 8004c14:	462b      	mov	r3, r5
 8004c16:	4620      	mov	r0, r4
 8004c18:	4629      	mov	r1, r5
 8004c1a:	f7fb fb2f 	bl	800027c <__adddf3>
 8004c1e:	e7d9      	b.n	8004bd4 <__ieee754_log10+0x24>
 8004c20:	2200      	movs	r2, #0
 8004c22:	e7f3      	b.n	8004c0c <__ieee754_log10+0x5c>
 8004c24:	1518      	asrs	r0, r3, #20
 8004c26:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8004c2a:	4410      	add	r0, r2
 8004c2c:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8004c30:	4448      	add	r0, r9
 8004c32:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8004c36:	f7fb fc6d 	bl	8000514 <__aeabi_i2d>
 8004c3a:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8004c3e:	3303      	adds	r3, #3
 8004c40:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8004c44:	ec45 4b10 	vmov	d0, r4, r5
 8004c48:	4606      	mov	r6, r0
 8004c4a:	460f      	mov	r7, r1
 8004c4c:	f000 f844 	bl	8004cd8 <__ieee754_log>
 8004c50:	a313      	add	r3, pc, #76	; (adr r3, 8004ca0 <__ieee754_log10+0xf0>)
 8004c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c56:	4630      	mov	r0, r6
 8004c58:	4639      	mov	r1, r7
 8004c5a:	ed8d 0b00 	vstr	d0, [sp]
 8004c5e:	f7fb fcc3 	bl	80005e8 <__aeabi_dmul>
 8004c62:	ed9d 0b00 	vldr	d0, [sp]
 8004c66:	4604      	mov	r4, r0
 8004c68:	460d      	mov	r5, r1
 8004c6a:	a30f      	add	r3, pc, #60	; (adr r3, 8004ca8 <__ieee754_log10+0xf8>)
 8004c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c70:	ec51 0b10 	vmov	r0, r1, d0
 8004c74:	f7fb fcb8 	bl	80005e8 <__aeabi_dmul>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	4629      	mov	r1, r5
 8004c80:	f7fb fafc 	bl	800027c <__adddf3>
 8004c84:	a30a      	add	r3, pc, #40	; (adr r3, 8004cb0 <__ieee754_log10+0x100>)
 8004c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8a:	4604      	mov	r4, r0
 8004c8c:	460d      	mov	r5, r1
 8004c8e:	4630      	mov	r0, r6
 8004c90:	4639      	mov	r1, r7
 8004c92:	f7fb fca9 	bl	80005e8 <__aeabi_dmul>
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4620      	mov	r0, r4
 8004c9c:	4629      	mov	r1, r5
 8004c9e:	e7bc      	b.n	8004c1a <__ieee754_log10+0x6a>
 8004ca0:	11f12b36 	.word	0x11f12b36
 8004ca4:	3d59fef3 	.word	0x3d59fef3
 8004ca8:	1526e50e 	.word	0x1526e50e
 8004cac:	3fdbcb7b 	.word	0x3fdbcb7b
 8004cb0:	509f6000 	.word	0x509f6000
 8004cb4:	3fd34413 	.word	0x3fd34413
 8004cb8:	c3500000 	.word	0xc3500000
 8004cbc:	43500000 	.word	0x43500000
 8004cc0:	7fefffff 	.word	0x7fefffff

08004cc4 <matherr>:
 8004cc4:	2000      	movs	r0, #0
 8004cc6:	4770      	bx	lr

08004cc8 <nan>:
 8004cc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8004cd0 <nan+0x8>
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	00000000 	.word	0x00000000
 8004cd4:	7ff80000 	.word	0x7ff80000

08004cd8 <__ieee754_log>:
 8004cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cdc:	ec51 0b10 	vmov	r0, r1, d0
 8004ce0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004ce4:	b087      	sub	sp, #28
 8004ce6:	460d      	mov	r5, r1
 8004ce8:	da27      	bge.n	8004d3a <__ieee754_log+0x62>
 8004cea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004cee:	4303      	orrs	r3, r0
 8004cf0:	ee10 2a10 	vmov	r2, s0
 8004cf4:	d10a      	bne.n	8004d0c <__ieee754_log+0x34>
 8004cf6:	49cc      	ldr	r1, [pc, #816]	; (8005028 <__ieee754_log+0x350>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	2000      	movs	r0, #0
 8004cfe:	f7fb fd9d 	bl	800083c <__aeabi_ddiv>
 8004d02:	ec41 0b10 	vmov	d0, r0, r1
 8004d06:	b007      	add	sp, #28
 8004d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d0c:	2900      	cmp	r1, #0
 8004d0e:	da05      	bge.n	8004d1c <__ieee754_log+0x44>
 8004d10:	460b      	mov	r3, r1
 8004d12:	f7fb fab1 	bl	8000278 <__aeabi_dsub>
 8004d16:	2200      	movs	r2, #0
 8004d18:	2300      	movs	r3, #0
 8004d1a:	e7f0      	b.n	8004cfe <__ieee754_log+0x26>
 8004d1c:	4bc3      	ldr	r3, [pc, #780]	; (800502c <__ieee754_log+0x354>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f7fb fc62 	bl	80005e8 <__aeabi_dmul>
 8004d24:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8004d28:	460d      	mov	r5, r1
 8004d2a:	4ac1      	ldr	r2, [pc, #772]	; (8005030 <__ieee754_log+0x358>)
 8004d2c:	4295      	cmp	r5, r2
 8004d2e:	dd06      	ble.n	8004d3e <__ieee754_log+0x66>
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	f7fb faa2 	bl	800027c <__adddf3>
 8004d38:	e7e3      	b.n	8004d02 <__ieee754_log+0x2a>
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	e7f5      	b.n	8004d2a <__ieee754_log+0x52>
 8004d3e:	152c      	asrs	r4, r5, #20
 8004d40:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004d44:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8004d48:	441c      	add	r4, r3
 8004d4a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8004d4e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8004d52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d56:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8004d5a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8004d5e:	ea42 0105 	orr.w	r1, r2, r5
 8004d62:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8004d66:	2200      	movs	r2, #0
 8004d68:	4bb2      	ldr	r3, [pc, #712]	; (8005034 <__ieee754_log+0x35c>)
 8004d6a:	f7fb fa85 	bl	8000278 <__aeabi_dsub>
 8004d6e:	1cab      	adds	r3, r5, #2
 8004d70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	4682      	mov	sl, r0
 8004d78:	468b      	mov	fp, r1
 8004d7a:	f04f 0200 	mov.w	r2, #0
 8004d7e:	dc53      	bgt.n	8004e28 <__ieee754_log+0x150>
 8004d80:	2300      	movs	r3, #0
 8004d82:	f7fb fe99 	bl	8000ab8 <__aeabi_dcmpeq>
 8004d86:	b1d0      	cbz	r0, 8004dbe <__ieee754_log+0xe6>
 8004d88:	2c00      	cmp	r4, #0
 8004d8a:	f000 8120 	beq.w	8004fce <__ieee754_log+0x2f6>
 8004d8e:	4620      	mov	r0, r4
 8004d90:	f7fb fbc0 	bl	8000514 <__aeabi_i2d>
 8004d94:	a390      	add	r3, pc, #576	; (adr r3, 8004fd8 <__ieee754_log+0x300>)
 8004d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9a:	4606      	mov	r6, r0
 8004d9c:	460f      	mov	r7, r1
 8004d9e:	f7fb fc23 	bl	80005e8 <__aeabi_dmul>
 8004da2:	a38f      	add	r3, pc, #572	; (adr r3, 8004fe0 <__ieee754_log+0x308>)
 8004da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da8:	4604      	mov	r4, r0
 8004daa:	460d      	mov	r5, r1
 8004dac:	4630      	mov	r0, r6
 8004dae:	4639      	mov	r1, r7
 8004db0:	f7fb fc1a 	bl	80005e8 <__aeabi_dmul>
 8004db4:	4602      	mov	r2, r0
 8004db6:	460b      	mov	r3, r1
 8004db8:	4620      	mov	r0, r4
 8004dba:	4629      	mov	r1, r5
 8004dbc:	e7ba      	b.n	8004d34 <__ieee754_log+0x5c>
 8004dbe:	a38a      	add	r3, pc, #552	; (adr r3, 8004fe8 <__ieee754_log+0x310>)
 8004dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc4:	4650      	mov	r0, sl
 8004dc6:	4659      	mov	r1, fp
 8004dc8:	f7fb fc0e 	bl	80005e8 <__aeabi_dmul>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	460b      	mov	r3, r1
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	4999      	ldr	r1, [pc, #612]	; (8005038 <__ieee754_log+0x360>)
 8004dd4:	f7fb fa50 	bl	8000278 <__aeabi_dsub>
 8004dd8:	4652      	mov	r2, sl
 8004dda:	4606      	mov	r6, r0
 8004ddc:	460f      	mov	r7, r1
 8004dde:	465b      	mov	r3, fp
 8004de0:	4650      	mov	r0, sl
 8004de2:	4659      	mov	r1, fp
 8004de4:	f7fb fc00 	bl	80005e8 <__aeabi_dmul>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	4630      	mov	r0, r6
 8004dee:	4639      	mov	r1, r7
 8004df0:	f7fb fbfa 	bl	80005e8 <__aeabi_dmul>
 8004df4:	4606      	mov	r6, r0
 8004df6:	460f      	mov	r7, r1
 8004df8:	b914      	cbnz	r4, 8004e00 <__ieee754_log+0x128>
 8004dfa:	4632      	mov	r2, r6
 8004dfc:	463b      	mov	r3, r7
 8004dfe:	e0a0      	b.n	8004f42 <__ieee754_log+0x26a>
 8004e00:	4620      	mov	r0, r4
 8004e02:	f7fb fb87 	bl	8000514 <__aeabi_i2d>
 8004e06:	a374      	add	r3, pc, #464	; (adr r3, 8004fd8 <__ieee754_log+0x300>)
 8004e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e0c:	4680      	mov	r8, r0
 8004e0e:	4689      	mov	r9, r1
 8004e10:	f7fb fbea 	bl	80005e8 <__aeabi_dmul>
 8004e14:	a372      	add	r3, pc, #456	; (adr r3, 8004fe0 <__ieee754_log+0x308>)
 8004e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1a:	4604      	mov	r4, r0
 8004e1c:	460d      	mov	r5, r1
 8004e1e:	4640      	mov	r0, r8
 8004e20:	4649      	mov	r1, r9
 8004e22:	f7fb fbe1 	bl	80005e8 <__aeabi_dmul>
 8004e26:	e0a5      	b.n	8004f74 <__ieee754_log+0x29c>
 8004e28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004e2c:	f7fb fa26 	bl	800027c <__adddf3>
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	4650      	mov	r0, sl
 8004e36:	4659      	mov	r1, fp
 8004e38:	f7fb fd00 	bl	800083c <__aeabi_ddiv>
 8004e3c:	e9cd 0100 	strd	r0, r1, [sp]
 8004e40:	4620      	mov	r0, r4
 8004e42:	f7fb fb67 	bl	8000514 <__aeabi_i2d>
 8004e46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e4e:	4610      	mov	r0, r2
 8004e50:	4619      	mov	r1, r3
 8004e52:	f7fb fbc9 	bl	80005e8 <__aeabi_dmul>
 8004e56:	4602      	mov	r2, r0
 8004e58:	460b      	mov	r3, r1
 8004e5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e5e:	f7fb fbc3 	bl	80005e8 <__aeabi_dmul>
 8004e62:	a363      	add	r3, pc, #396	; (adr r3, 8004ff0 <__ieee754_log+0x318>)
 8004e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e68:	4680      	mov	r8, r0
 8004e6a:	4689      	mov	r9, r1
 8004e6c:	f7fb fbbc 	bl	80005e8 <__aeabi_dmul>
 8004e70:	a361      	add	r3, pc, #388	; (adr r3, 8004ff8 <__ieee754_log+0x320>)
 8004e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e76:	f7fb fa01 	bl	800027c <__adddf3>
 8004e7a:	4642      	mov	r2, r8
 8004e7c:	464b      	mov	r3, r9
 8004e7e:	f7fb fbb3 	bl	80005e8 <__aeabi_dmul>
 8004e82:	a35f      	add	r3, pc, #380	; (adr r3, 8005000 <__ieee754_log+0x328>)
 8004e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e88:	f7fb f9f8 	bl	800027c <__adddf3>
 8004e8c:	4642      	mov	r2, r8
 8004e8e:	464b      	mov	r3, r9
 8004e90:	f7fb fbaa 	bl	80005e8 <__aeabi_dmul>
 8004e94:	a35c      	add	r3, pc, #368	; (adr r3, 8005008 <__ieee754_log+0x330>)
 8004e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9a:	f7fb f9ef 	bl	800027c <__adddf3>
 8004e9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ea2:	f7fb fba1 	bl	80005e8 <__aeabi_dmul>
 8004ea6:	a35a      	add	r3, pc, #360	; (adr r3, 8005010 <__ieee754_log+0x338>)
 8004ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004eb0:	4640      	mov	r0, r8
 8004eb2:	4649      	mov	r1, r9
 8004eb4:	f7fb fb98 	bl	80005e8 <__aeabi_dmul>
 8004eb8:	a357      	add	r3, pc, #348	; (adr r3, 8005018 <__ieee754_log+0x340>)
 8004eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebe:	f7fb f9dd 	bl	800027c <__adddf3>
 8004ec2:	4642      	mov	r2, r8
 8004ec4:	464b      	mov	r3, r9
 8004ec6:	f7fb fb8f 	bl	80005e8 <__aeabi_dmul>
 8004eca:	a355      	add	r3, pc, #340	; (adr r3, 8005020 <__ieee754_log+0x348>)
 8004ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed0:	f7fb f9d4 	bl	800027c <__adddf3>
 8004ed4:	4642      	mov	r2, r8
 8004ed6:	464b      	mov	r3, r9
 8004ed8:	f7fb fb86 	bl	80005e8 <__aeabi_dmul>
 8004edc:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8004ee8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004eec:	f7fb f9c6 	bl	800027c <__adddf3>
 8004ef0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 8004ef4:	3551      	adds	r5, #81	; 0x51
 8004ef6:	4335      	orrs	r5, r6
 8004ef8:	2d00      	cmp	r5, #0
 8004efa:	4680      	mov	r8, r0
 8004efc:	4689      	mov	r9, r1
 8004efe:	dd48      	ble.n	8004f92 <__ieee754_log+0x2ba>
 8004f00:	2200      	movs	r2, #0
 8004f02:	4b4d      	ldr	r3, [pc, #308]	; (8005038 <__ieee754_log+0x360>)
 8004f04:	4650      	mov	r0, sl
 8004f06:	4659      	mov	r1, fp
 8004f08:	f7fb fb6e 	bl	80005e8 <__aeabi_dmul>
 8004f0c:	4652      	mov	r2, sl
 8004f0e:	465b      	mov	r3, fp
 8004f10:	f7fb fb6a 	bl	80005e8 <__aeabi_dmul>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	4606      	mov	r6, r0
 8004f1a:	460f      	mov	r7, r1
 8004f1c:	4640      	mov	r0, r8
 8004f1e:	4649      	mov	r1, r9
 8004f20:	f7fb f9ac 	bl	800027c <__adddf3>
 8004f24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004f28:	f7fb fb5e 	bl	80005e8 <__aeabi_dmul>
 8004f2c:	4680      	mov	r8, r0
 8004f2e:	4689      	mov	r9, r1
 8004f30:	b964      	cbnz	r4, 8004f4c <__ieee754_log+0x274>
 8004f32:	4602      	mov	r2, r0
 8004f34:	460b      	mov	r3, r1
 8004f36:	4630      	mov	r0, r6
 8004f38:	4639      	mov	r1, r7
 8004f3a:	f7fb f99d 	bl	8000278 <__aeabi_dsub>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	4650      	mov	r0, sl
 8004f44:	4659      	mov	r1, fp
 8004f46:	f7fb f997 	bl	8000278 <__aeabi_dsub>
 8004f4a:	e6da      	b.n	8004d02 <__ieee754_log+0x2a>
 8004f4c:	a322      	add	r3, pc, #136	; (adr r3, 8004fd8 <__ieee754_log+0x300>)
 8004f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f56:	f7fb fb47 	bl	80005e8 <__aeabi_dmul>
 8004f5a:	a321      	add	r3, pc, #132	; (adr r3, 8004fe0 <__ieee754_log+0x308>)
 8004f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f60:	4604      	mov	r4, r0
 8004f62:	460d      	mov	r5, r1
 8004f64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f68:	f7fb fb3e 	bl	80005e8 <__aeabi_dmul>
 8004f6c:	4642      	mov	r2, r8
 8004f6e:	464b      	mov	r3, r9
 8004f70:	f7fb f984 	bl	800027c <__adddf3>
 8004f74:	4602      	mov	r2, r0
 8004f76:	460b      	mov	r3, r1
 8004f78:	4630      	mov	r0, r6
 8004f7a:	4639      	mov	r1, r7
 8004f7c:	f7fb f97c 	bl	8000278 <__aeabi_dsub>
 8004f80:	4652      	mov	r2, sl
 8004f82:	465b      	mov	r3, fp
 8004f84:	f7fb f978 	bl	8000278 <__aeabi_dsub>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4620      	mov	r0, r4
 8004f8e:	4629      	mov	r1, r5
 8004f90:	e7d9      	b.n	8004f46 <__ieee754_log+0x26e>
 8004f92:	4602      	mov	r2, r0
 8004f94:	460b      	mov	r3, r1
 8004f96:	4650      	mov	r0, sl
 8004f98:	4659      	mov	r1, fp
 8004f9a:	f7fb f96d 	bl	8000278 <__aeabi_dsub>
 8004f9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fa2:	f7fb fb21 	bl	80005e8 <__aeabi_dmul>
 8004fa6:	4606      	mov	r6, r0
 8004fa8:	460f      	mov	r7, r1
 8004faa:	2c00      	cmp	r4, #0
 8004fac:	f43f af25 	beq.w	8004dfa <__ieee754_log+0x122>
 8004fb0:	a309      	add	r3, pc, #36	; (adr r3, 8004fd8 <__ieee754_log+0x300>)
 8004fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fba:	f7fb fb15 	bl	80005e8 <__aeabi_dmul>
 8004fbe:	a308      	add	r3, pc, #32	; (adr r3, 8004fe0 <__ieee754_log+0x308>)
 8004fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc4:	4604      	mov	r4, r0
 8004fc6:	460d      	mov	r5, r1
 8004fc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fcc:	e729      	b.n	8004e22 <__ieee754_log+0x14a>
 8004fce:	2000      	movs	r0, #0
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	e696      	b.n	8004d02 <__ieee754_log+0x2a>
 8004fd4:	f3af 8000 	nop.w
 8004fd8:	fee00000 	.word	0xfee00000
 8004fdc:	3fe62e42 	.word	0x3fe62e42
 8004fe0:	35793c76 	.word	0x35793c76
 8004fe4:	3dea39ef 	.word	0x3dea39ef
 8004fe8:	55555555 	.word	0x55555555
 8004fec:	3fd55555 	.word	0x3fd55555
 8004ff0:	df3e5244 	.word	0xdf3e5244
 8004ff4:	3fc2f112 	.word	0x3fc2f112
 8004ff8:	96cb03de 	.word	0x96cb03de
 8004ffc:	3fc74664 	.word	0x3fc74664
 8005000:	94229359 	.word	0x94229359
 8005004:	3fd24924 	.word	0x3fd24924
 8005008:	55555593 	.word	0x55555593
 800500c:	3fe55555 	.word	0x3fe55555
 8005010:	d078c69f 	.word	0xd078c69f
 8005014:	3fc39a09 	.word	0x3fc39a09
 8005018:	1d8e78af 	.word	0x1d8e78af
 800501c:	3fcc71c5 	.word	0x3fcc71c5
 8005020:	9997fa04 	.word	0x9997fa04
 8005024:	3fd99999 	.word	0x3fd99999
 8005028:	c3500000 	.word	0xc3500000
 800502c:	43500000 	.word	0x43500000
 8005030:	7fefffff 	.word	0x7fefffff
 8005034:	3ff00000 	.word	0x3ff00000
 8005038:	3fe00000 	.word	0x3fe00000

0800503c <_init>:
 800503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503e:	bf00      	nop
 8005040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005042:	bc08      	pop	{r3}
 8005044:	469e      	mov	lr, r3
 8005046:	4770      	bx	lr

08005048 <_fini>:
 8005048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800504a:	bf00      	nop
 800504c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800504e:	bc08      	pop	{r3}
 8005050:	469e      	mov	lr, r3
 8005052:	4770      	bx	lr
