# riscv
- vsim: simulator written in SystemVerilog .


The vsim simulator does not currently support memory operations, which causes runtime errors. To build it, execute the following commands:
```sh
$ cd vsim
$ ./runsim.sh
```

