{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542271680892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542271680892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 03:48:00 2018 " "Processing started: Thu Nov 15 03:48:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542271680892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542271680892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataOut_v1 -c DataOut_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataOut_v1 -c DataOut_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542271680892 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542271681158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataout_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataout_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataOut_v1-DataOut_arc_v1 " "Found design unit 1: DataOut_v1-DataOut_arc_v1" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271681533 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataOut_v1 " "Found entity 1: DataOut_v1" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271681533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271681533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataOut_v1 " "Elaborating entity \"DataOut_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542271681564 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out3 DataOut_v1.vhd(25) " "VHDL Signal Declaration warning at DataOut_v1.vhd(25): used implicit default value for signal \"out3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out4 DataOut_v1.vhd(26) " "VHDL Signal Declaration warning at DataOut_v1.vhd(26): used implicit default value for signal \"out4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "diez DataOut_v1.vhd(31) " "VHDL Signal Declaration warning at DataOut_v1.vhd(31): used explicit default value for signal \"diez\" because signal was never assigned a value" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DataOut_v1.vhd(40) " "VHDL Process Statement warning at DataOut_v1.vhd(40): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diez DataOut_v1.vhd(40) " "VHDL Process Statement warning at DataOut_v1.vhd(40): signal \"diez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DataOut_v1.vhd(41) " "VHDL Process Statement warning at DataOut_v1.vhd(41): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp2 DataOut_v1.vhd(41) " "VHDL Process Statement warning at DataOut_v1.vhd(41): signal \"tmp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp2 DataOut_v1.vhd(42) " "VHDL Process Statement warning at DataOut_v1.vhd(42): signal \"tmp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp3 DataOut_v1.vhd(43) " "VHDL Process Statement warning at DataOut_v1.vhd(43): signal \"tmp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diez DataOut_v1.vhd(43) " "VHDL Process Statement warning at DataOut_v1.vhd(43): signal \"diez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DataOut_v1.vhd(44) " "VHDL Process Statement warning at DataOut_v1.vhd(44): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diez DataOut_v1.vhd(44) " "VHDL Process Statement warning at DataOut_v1.vhd(44): signal \"diez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp4 DataOut_v1.vhd(45) " "VHDL Process Statement warning at DataOut_v1.vhd(45): signal \"tmp4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp4 DataOut_v1.vhd(37) " "VHDL Process Statement warning at DataOut_v1.vhd(37): inferring latch(es) for signal or variable \"tmp4\", which holds its previous value in one or more paths through the process" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 DataOut_v1.vhd(37) " "VHDL Process Statement warning at DataOut_v1.vhd(37): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[0\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[1\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[2\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[3\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[4\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[5\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[6\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[7\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[0\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[0\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[1\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[1\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[2\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[2\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[3\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[3\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[4\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[4\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[5\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[5\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[6\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[6\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[7\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[7\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542271681564 "|DataOut_v1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DataOut_v1.vhd" "Mod0" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542271681736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DataOut_v1.vhd" "Div0" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542271681736 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542271681736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542271681798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271681798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271681798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271681798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271681798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271681798 ""}  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542271681798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271681862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271681862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271681877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271681877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271681956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271681956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271682033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271682033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271682080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271682080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271682096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271682096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542271682111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271682111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271682111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271682111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271682111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542271682111 ""}  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542271682111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271682158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271682158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271682173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271682173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271682220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271682220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542271682237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542271682237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[7\] GND " "Pin \"out1\[7\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[0\] GND " "Pin \"out3\[0\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[1\] GND " "Pin \"out3\[1\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[2\] GND " "Pin \"out3\[2\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[3\] GND " "Pin \"out3\[3\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[4\] GND " "Pin \"out3\[4\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[5\] GND " "Pin \"out3\[5\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[6\] GND " "Pin \"out3\[6\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[7\] GND " "Pin \"out3\[7\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[0\] GND " "Pin \"out4\[0\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[1\] GND " "Pin \"out4\[1\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[2\] GND " "Pin \"out4\[2\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[3\] GND " "Pin \"out4\[3\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[4\] GND " "Pin \"out4\[4\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[5\] GND " "Pin \"out4\[5\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[6\] GND " "Pin \"out4\[6\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[7\] GND " "Pin \"out4\[7\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542271682736 "|DataOut_v1|out4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542271682736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542271683017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542271683017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "533 " "Implemented 533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542271683111 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542271683111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "493 " "Implemented 493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542271683111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542271683111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542271683158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 03:48:03 2018 " "Processing ended: Thu Nov 15 03:48:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542271683158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542271683158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542271683158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542271683158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542271684143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 03:48:03 2018 " "Processing started: Thu Nov 15 03:48:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542271684143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542271684143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DataOut_v1 -c DataOut_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DataOut_v1 -c DataOut_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542271684143 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542271684220 ""}
{ "Info" "0" "" "Project  = DataOut_v1" {  } {  } 0 0 "Project  = DataOut_v1" 0 0 "Fitter" 0 0 1542271684220 ""}
{ "Info" "0" "" "Revision = DataOut_v1" {  } {  } 0 0 "Revision = DataOut_v1" 0 0 "Fitter" 0 0 1542271684220 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542271684299 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DataOut_v1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DataOut_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542271684314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542271684330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542271684330 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542271684392 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542271684408 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542271684736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542271684736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542271684736 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542271684736 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542271684736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 1149 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542271684736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542271684736 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542271684736 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[0\] " "Pin out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[1\] " "Pin out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[2\] " "Pin out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[3\] " "Pin out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[4\] " "Pin out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[5\] " "Pin out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[6\] " "Pin out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[7\] " "Pin out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out1[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[0\] " "Pin out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[1\] " "Pin out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[2\] " "Pin out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[3\] " "Pin out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[4\] " "Pin out2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[5\] " "Pin out2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[6\] " "Pin out2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out2\[7\] " "Pin out2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out2[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[0\] " "Pin out3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[1\] " "Pin out3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[2\] " "Pin out3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[3\] " "Pin out3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[4\] " "Pin out3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[5\] " "Pin out3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[6\] " "Pin out3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out3\[7\] " "Pin out3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out3[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[0\] " "Pin out4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[1\] " "Pin out4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[2\] " "Pin out4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[3\] " "Pin out4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[4\] " "Pin out4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[5\] " "Pin out4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[6\] " "Pin out4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out4\[7\] " "Pin out4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out4[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Pin input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input[0] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Pin input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input[1] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[7\] " "Pin input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input[7] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[6\] " "Pin input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input[6] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[5\] " "Pin input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input[5] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[4\] " "Pin input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input[4] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Pin input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input[3] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Pin input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input[2] } } } { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542271684783 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542271684783 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542271684908 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataOut_v1.sdc " "Synopsys Design Constraints File file not found: 'DataOut_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542271684908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542271684908 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~316  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~316  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~315  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~315  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~314  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~314  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~313  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~313  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~312  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~312  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~311  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~311  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~310  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~310  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~309  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~309  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~308  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~308  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~307  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~307  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~306  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~306  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~305  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~305  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~304  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~304  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~303  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~303  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~302  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~302  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~301  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~301  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~300  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~300  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~299  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~299  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~298  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~298  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~297  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~297  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~296  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~296  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~295  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~295  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~294  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~294  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~293  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~293  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~292  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~292  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[10\]~18  from: cin  to: combout " "Cell: tmp3\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[10\]~18  from: dataa  to: combout " "Cell: tmp3\[10\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[11\]~20  from: cin  to: combout " "Cell: tmp3\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[11\]~20  from: dataa  to: combout " "Cell: tmp3\[11\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[12\]~22  from: cin  to: combout " "Cell: tmp3\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[12\]~22  from: dataa  to: combout " "Cell: tmp3\[12\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[13\]~24  from: cin  to: combout " "Cell: tmp3\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[13\]~24  from: dataa  to: combout " "Cell: tmp3\[13\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[14\]~26  from: cin  to: combout " "Cell: tmp3\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[14\]~26  from: dataa  to: combout " "Cell: tmp3\[14\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[15\]~28  from: cin  to: combout " "Cell: tmp3\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[15\]~28  from: dataa  to: combout " "Cell: tmp3\[15\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[16\]~30  from: cin  to: combout " "Cell: tmp3\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[16\]~30  from: dataa  to: combout " "Cell: tmp3\[16\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[17\]~32  from: cin  to: combout " "Cell: tmp3\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[17\]~32  from: dataa  to: combout " "Cell: tmp3\[17\]~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[18\]~34  from: cin  to: combout " "Cell: tmp3\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[18\]~34  from: dataa  to: combout " "Cell: tmp3\[18\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[19\]~36  from: cin  to: combout " "Cell: tmp3\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[19\]~36  from: dataa  to: combout " "Cell: tmp3\[19\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[20\]~38  from: cin  to: combout " "Cell: tmp3\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[20\]~38  from: dataa  to: combout " "Cell: tmp3\[20\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[21\]~40  from: cin  to: combout " "Cell: tmp3\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[21\]~40  from: dataa  to: combout " "Cell: tmp3\[21\]~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[22\]~42  from: cin  to: combout " "Cell: tmp3\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[22\]~42  from: dataa  to: combout " "Cell: tmp3\[22\]~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[23\]~44  from: cin  to: combout " "Cell: tmp3\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[23\]~44  from: dataa  to: combout " "Cell: tmp3\[23\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[24\]~46  from: cin  to: combout " "Cell: tmp3\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[24\]~46  from: dataa  to: combout " "Cell: tmp3\[24\]~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[25\]~48  from: cin  to: combout " "Cell: tmp3\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[25\]~48  from: dataa  to: combout " "Cell: tmp3\[25\]~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[26\]~50  from: cin  to: combout " "Cell: tmp3\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[26\]~50  from: dataa  to: combout " "Cell: tmp3\[26\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[27\]~52  from: cin  to: combout " "Cell: tmp3\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[27\]~52  from: dataa  to: combout " "Cell: tmp3\[27\]~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[28\]~54  from: cin  to: combout " "Cell: tmp3\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[28\]~54  from: dataa  to: combout " "Cell: tmp3\[28\]~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[29\]~56  from: cin  to: combout " "Cell: tmp3\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[29\]~56  from: dataa  to: combout " "Cell: tmp3\[29\]~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[2\]~2  from: cin  to: combout " "Cell: tmp3\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[2\]~2  from: datab  to: combout " "Cell: tmp3\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[30\]~58  from: cin  to: combout " "Cell: tmp3\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[30\]~58  from: dataa  to: combout " "Cell: tmp3\[30\]~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[31\]~60  from: cin  to: combout " "Cell: tmp3\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[31\]~60  from: dataa  to: combout " "Cell: tmp3\[31\]~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[3\]~4  from: cin  to: combout " "Cell: tmp3\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[3\]~4  from: datab  to: combout " "Cell: tmp3\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[4\]~6  from: cin  to: combout " "Cell: tmp3\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[4\]~6  from: datab  to: combout " "Cell: tmp3\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[5\]~8  from: cin  to: combout " "Cell: tmp3\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[5\]~8  from: datab  to: combout " "Cell: tmp3\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[6\]~10  from: cin  to: combout " "Cell: tmp3\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[6\]~10  from: datab  to: combout " "Cell: tmp3\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[7\]~12  from: cin  to: combout " "Cell: tmp3\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[7\]~12  from: datab  to: combout " "Cell: tmp3\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[8\]~14  from: cin  to: combout " "Cell: tmp3\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[8\]~14  from: dataa  to: combout " "Cell: tmp3\[8\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[9\]~16  from: cin  to: combout " "Cell: tmp3\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[9\]~16  from: dataa  to: combout " "Cell: tmp3\[9\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271684908 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542271684908 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542271684908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LessThan0~9  " "Automatically promoted node LessThan0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542271684923 ""}  } { { "DataOut_v1.vhd" "" { Text "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542271684923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542271685017 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542271685017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542271685017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542271685017 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542271685017 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542271685017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542271685017 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542271685017 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542271685017 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542271685017 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542271685017 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 8 32 0 " "Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 8 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542271685017 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542271685017 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542271685017 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542271685017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542271685017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542271685017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542271685017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542271685017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542271685017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542271685017 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542271685017 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542271685017 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542271685017 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542271685034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542271685814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542271685939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542271685955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542271686862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542271686862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542271686956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542271688048 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542271688048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542271688377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542271688377 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542271688377 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542271688392 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542271688392 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[0\] 0 " "Pin \"out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[1\] 0 " "Pin \"out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[2\] 0 " "Pin \"out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[3\] 0 " "Pin \"out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[4\] 0 " "Pin \"out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[5\] 0 " "Pin \"out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[6\] 0 " "Pin \"out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[7\] 0 " "Pin \"out1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[0\] 0 " "Pin \"out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[1\] 0 " "Pin \"out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[2\] 0 " "Pin \"out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[3\] 0 " "Pin \"out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[4\] 0 " "Pin \"out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[5\] 0 " "Pin \"out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[6\] 0 " "Pin \"out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2\[7\] 0 " "Pin \"out2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[0\] 0 " "Pin \"out3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[1\] 0 " "Pin \"out3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[2\] 0 " "Pin \"out3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[3\] 0 " "Pin \"out3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[4\] 0 " "Pin \"out3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[5\] 0 " "Pin \"out3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[6\] 0 " "Pin \"out3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3\[7\] 0 " "Pin \"out3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[0\] 0 " "Pin \"out4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[1\] 0 " "Pin \"out4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[2\] 0 " "Pin \"out4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[3\] 0 " "Pin \"out4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[4\] 0 " "Pin \"out4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[5\] 0 " "Pin \"out4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[6\] 0 " "Pin \"out4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4\[7\] 0 " "Pin \"out4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542271688408 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1542271688408 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542271688549 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542271688581 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542271688705 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542271688877 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542271688924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/output_files/DataOut_v1.fit.smsg " "Generated suppressed messages file C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/output_files/DataOut_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542271689017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542271689268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 03:48:09 2018 " "Processing ended: Thu Nov 15 03:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542271689268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542271689268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542271689268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542271689268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542271690127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542271690127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 03:48:10 2018 " "Processing started: Thu Nov 15 03:48:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542271690127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542271690127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DataOut_v1 -c DataOut_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DataOut_v1 -c DataOut_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542271690127 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542271691502 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542271691534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542271691892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 03:48:11 2018 " "Processing ended: Thu Nov 15 03:48:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542271691892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542271691892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542271691892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542271691892 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542271692501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542271692909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542271692909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 03:48:12 2018 " "Processing started: Thu Nov 15 03:48:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542271692909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542271692909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DataOut_v1 -c DataOut_v1 " "Command: quartus_sta DataOut_v1 -c DataOut_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542271692909 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1542271692971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542271693095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542271693112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542271693112 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542271693189 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataOut_v1.sdc " "Synopsys Design Constraints File file not found: 'DataOut_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542271693220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542271693220 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input\[1\] input\[1\] " "create_clock -period 1.000 -name input\[1\] input\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693220 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693220 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~316  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~316  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~315  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~315  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~314  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~314  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~313  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~313  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~312  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~312  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~311  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~311  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~310  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~310  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~309  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~309  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~308  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~308  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~307  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~307  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~306  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~306  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~305  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~305  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~304  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~304  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~303  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~303  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~302  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~302  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~301  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~301  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~300  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~300  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~299  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~299  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~298  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~298  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~297  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~297  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~296  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~296  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~295  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~295  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~294  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~294  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~293  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~293  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~292  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~292  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[10\]~18  from: cin  to: combout " "Cell: tmp3\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[10\]~18  from: datab  to: combout " "Cell: tmp3\[10\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[11\]~20  from: cin  to: combout " "Cell: tmp3\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[11\]~20  from: datab  to: combout " "Cell: tmp3\[11\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[12\]~22  from: cin  to: combout " "Cell: tmp3\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[12\]~22  from: dataa  to: combout " "Cell: tmp3\[12\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[13\]~24  from: cin  to: combout " "Cell: tmp3\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[13\]~24  from: datab  to: combout " "Cell: tmp3\[13\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[14\]~26  from: cin  to: combout " "Cell: tmp3\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[14\]~26  from: dataa  to: combout " "Cell: tmp3\[14\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[15\]~28  from: cin  to: combout " "Cell: tmp3\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[15\]~28  from: datab  to: combout " "Cell: tmp3\[15\]~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[16\]~30  from: cin  to: combout " "Cell: tmp3\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[16\]~30  from: datab  to: combout " "Cell: tmp3\[16\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[17\]~32  from: cin  to: combout " "Cell: tmp3\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[17\]~32  from: datab  to: combout " "Cell: tmp3\[17\]~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[18\]~34  from: cin  to: combout " "Cell: tmp3\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[18\]~34  from: datab  to: combout " "Cell: tmp3\[18\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[19\]~36  from: cin  to: combout " "Cell: tmp3\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[19\]~36  from: datab  to: combout " "Cell: tmp3\[19\]~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[20\]~38  from: cin  to: combout " "Cell: tmp3\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[20\]~38  from: dataa  to: combout " "Cell: tmp3\[20\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[21\]~40  from: cin  to: combout " "Cell: tmp3\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[21\]~40  from: datab  to: combout " "Cell: tmp3\[21\]~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[22\]~42  from: cin  to: combout " "Cell: tmp3\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[22\]~42  from: dataa  to: combout " "Cell: tmp3\[22\]~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[23\]~44  from: cin  to: combout " "Cell: tmp3\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[23\]~44  from: dataa  to: combout " "Cell: tmp3\[23\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[24\]~46  from: cin  to: combout " "Cell: tmp3\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[24\]~46  from: datab  to: combout " "Cell: tmp3\[24\]~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[25\]~48  from: cin  to: combout " "Cell: tmp3\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[25\]~48  from: dataa  to: combout " "Cell: tmp3\[25\]~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[26\]~50  from: cin  to: combout " "Cell: tmp3\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[26\]~50  from: datab  to: combout " "Cell: tmp3\[26\]~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[27\]~52  from: cin  to: combout " "Cell: tmp3\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[27\]~52  from: datab  to: combout " "Cell: tmp3\[27\]~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[28\]~54  from: cin  to: combout " "Cell: tmp3\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[28\]~54  from: datab  to: combout " "Cell: tmp3\[28\]~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[29\]~56  from: cin  to: combout " "Cell: tmp3\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[29\]~56  from: datab  to: combout " "Cell: tmp3\[29\]~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[2\]~2  from: cin  to: combout " "Cell: tmp3\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[2\]~2  from: dataa  to: combout " "Cell: tmp3\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[30\]~58  from: cin  to: combout " "Cell: tmp3\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[30\]~58  from: dataa  to: combout " "Cell: tmp3\[30\]~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[31\]~60  from: cin  to: combout " "Cell: tmp3\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[31\]~60  from: datad  to: combout " "Cell: tmp3\[31\]~60  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[3\]~4  from: cin  to: combout " "Cell: tmp3\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[3\]~4  from: datab  to: combout " "Cell: tmp3\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[4\]~6  from: cin  to: combout " "Cell: tmp3\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[4\]~6  from: datab  to: combout " "Cell: tmp3\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[5\]~8  from: cin  to: combout " "Cell: tmp3\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[5\]~8  from: datab  to: combout " "Cell: tmp3\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[6\]~10  from: cin  to: combout " "Cell: tmp3\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[6\]~10  from: datab  to: combout " "Cell: tmp3\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[7\]~12  from: cin  to: combout " "Cell: tmp3\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[7\]~12  from: datab  to: combout " "Cell: tmp3\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[8\]~14  from: cin  to: combout " "Cell: tmp3\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[8\]~14  from: datab  to: combout " "Cell: tmp3\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[9\]~16  from: cin  to: combout " "Cell: tmp3\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[9\]~16  from: datab  to: combout " "Cell: tmp3\[9\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542271693236 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542271693236 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1542271693236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542271693251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.524 " "Worst-case setup slack is -8.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.524       -42.535 input\[1\]  " "   -8.524       -42.535 input\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542271693267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.087 " "Worst-case hold slack is -9.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.087       -45.298 input\[1\]  " "   -9.087       -45.298 input\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542271693267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542271693267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542271693267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.052 " "Worst-case minimum pulse width slack is -7.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.052     -3005.447 input\[1\]  " "   -7.052     -3005.447 input\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542271693283 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542271693330 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1542271693330 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~316  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1000\]~316  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~315  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1001\]~315  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~314  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1002\]~314  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~313  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1003\]~313  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~312  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1004\]~312  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~311  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1005\]~311  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~310  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1006\]~310  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~309  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1007\]~309  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~308  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1008\]~308  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~307  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1009\]~307  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~306  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1010\]~306  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~305  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1011\]~305  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~304  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1012\]~304  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~303  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1013\]~303  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~302  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1014\]~302  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~301  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1015\]~301  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~300  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1016\]~300  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~299  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1017\]~299  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~298  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1018\]~298  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~297  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1019\]~297  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~296  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1020\]~296  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~295  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1021\]~295  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~294  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1022\]~294  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~293  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[1023\]~293  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[993\]~286  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[994\]~287  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[995\]~288  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datac  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[996\]~289  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[997\]~290  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[998\]~291  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~292  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[999\]~292  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[10\]~18  from: cin  to: combout " "Cell: tmp3\[10\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[10\]~18  from: datab  to: combout " "Cell: tmp3\[10\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[11\]~20  from: cin  to: combout " "Cell: tmp3\[11\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[11\]~20  from: datab  to: combout " "Cell: tmp3\[11\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[12\]~22  from: cin  to: combout " "Cell: tmp3\[12\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[12\]~22  from: dataa  to: combout " "Cell: tmp3\[12\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[13\]~24  from: cin  to: combout " "Cell: tmp3\[13\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[13\]~24  from: datab  to: combout " "Cell: tmp3\[13\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[14\]~26  from: cin  to: combout " "Cell: tmp3\[14\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[14\]~26  from: dataa  to: combout " "Cell: tmp3\[14\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[15\]~28  from: cin  to: combout " "Cell: tmp3\[15\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[15\]~28  from: datab  to: combout " "Cell: tmp3\[15\]~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[16\]~30  from: cin  to: combout " "Cell: tmp3\[16\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[16\]~30  from: datab  to: combout " "Cell: tmp3\[16\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[17\]~32  from: cin  to: combout " "Cell: tmp3\[17\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[17\]~32  from: datab  to: combout " "Cell: tmp3\[17\]~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[18\]~34  from: cin  to: combout " "Cell: tmp3\[18\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[18\]~34  from: datab  to: combout " "Cell: tmp3\[18\]~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[19\]~36  from: cin  to: combout " "Cell: tmp3\[19\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[19\]~36  from: datab  to: combout " "Cell: tmp3\[19\]~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[20\]~38  from: cin  to: combout " "Cell: tmp3\[20\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[20\]~38  from: dataa  to: combout " "Cell: tmp3\[20\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[21\]~40  from: cin  to: combout " "Cell: tmp3\[21\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[21\]~40  from: datab  to: combout " "Cell: tmp3\[21\]~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[22\]~42  from: cin  to: combout " "Cell: tmp3\[22\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[22\]~42  from: dataa  to: combout " "Cell: tmp3\[22\]~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[23\]~44  from: cin  to: combout " "Cell: tmp3\[23\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[23\]~44  from: dataa  to: combout " "Cell: tmp3\[23\]~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[24\]~46  from: cin  to: combout " "Cell: tmp3\[24\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[24\]~46  from: datab  to: combout " "Cell: tmp3\[24\]~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[25\]~48  from: cin  to: combout " "Cell: tmp3\[25\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[25\]~48  from: dataa  to: combout " "Cell: tmp3\[25\]~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[26\]~50  from: cin  to: combout " "Cell: tmp3\[26\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[26\]~50  from: datab  to: combout " "Cell: tmp3\[26\]~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[27\]~52  from: cin  to: combout " "Cell: tmp3\[27\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[27\]~52  from: datab  to: combout " "Cell: tmp3\[27\]~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[28\]~54  from: cin  to: combout " "Cell: tmp3\[28\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[28\]~54  from: datab  to: combout " "Cell: tmp3\[28\]~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[29\]~56  from: cin  to: combout " "Cell: tmp3\[29\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[29\]~56  from: datab  to: combout " "Cell: tmp3\[29\]~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[2\]~2  from: cin  to: combout " "Cell: tmp3\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[2\]~2  from: dataa  to: combout " "Cell: tmp3\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[30\]~58  from: cin  to: combout " "Cell: tmp3\[30\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[30\]~58  from: dataa  to: combout " "Cell: tmp3\[30\]~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[31\]~60  from: cin  to: combout " "Cell: tmp3\[31\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[31\]~60  from: datad  to: combout " "Cell: tmp3\[31\]~60  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[3\]~4  from: cin  to: combout " "Cell: tmp3\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[3\]~4  from: datab  to: combout " "Cell: tmp3\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[4\]~6  from: cin  to: combout " "Cell: tmp3\[4\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[4\]~6  from: datab  to: combout " "Cell: tmp3\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[5\]~8  from: cin  to: combout " "Cell: tmp3\[5\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[5\]~8  from: datab  to: combout " "Cell: tmp3\[5\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[6\]~10  from: cin  to: combout " "Cell: tmp3\[6\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[6\]~10  from: datab  to: combout " "Cell: tmp3\[6\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[7\]~12  from: cin  to: combout " "Cell: tmp3\[7\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[7\]~12  from: datab  to: combout " "Cell: tmp3\[7\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[8\]~14  from: cin  to: combout " "Cell: tmp3\[8\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[8\]~14  from: datab  to: combout " "Cell: tmp3\[8\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[9\]~16  from: cin  to: combout " "Cell: tmp3\[9\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: tmp3\[9\]~16  from: datab  to: combout " "Cell: tmp3\[9\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693345 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542271693345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542271693345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.049 " "Worst-case setup slack is -3.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.049       -15.180 input\[1\]  " "   -3.049       -15.180 input\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542271693549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.222 " "Worst-case hold slack is -4.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.222       -18.608 input\[1\]  " "   -4.222       -18.608 input\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542271693564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542271693564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542271693564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.481 " "Worst-case minimum pulse width slack is -2.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.481      -976.772 input\[1\]  " "   -2.481      -976.772 input\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542271693580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542271693580 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542271693643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542271693673 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542271693673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542271693783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 03:48:13 2018 " "Processing ended: Thu Nov 15 03:48:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542271693783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542271693783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542271693783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542271693783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542271694642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542271694642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 03:48:14 2018 " "Processing started: Thu Nov 15 03:48:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542271694642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542271694642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DataOut_v1 -c DataOut_v1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DataOut_v1 -c DataOut_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542271694642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DataOut_v1.vo C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/simulation/modelsim/ simulation " "Generated file DataOut_v1.vo in folder \"C:/VDHL_Proyecto/VHDL_Project/DataOut_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542271694971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542271695017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 03:48:15 2018 " "Processing ended: Thu Nov 15 03:48:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542271695017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542271695017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542271695017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542271695017 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542271695673 ""}
