LIBRARY IEEE;
	USE IEEE.STD_LOGIC_1164.ALL;

entity decodificador7seg is
    port (
		 -- Sinais de entrada
       dadoEntrada : in STD_LOGIC_VECTOR(3 DOWNTO 0);
       -- Sinais de sa√≠da
       A, B, C, D, E, F, G : out STD_LOGIC
    );
 end decodificador7seg;

architecture decodificador of decodificador7seg is
    signal saida : STD_LOGIC_VECTOR(0 to 6);
 begin
	with dadoEntrada select
		 saida <= "0000001" when "0000", -- '0'
		 "1001111" when "0001", -- '1'
		 "0010010" when "0010", -- '2'
		 "0000110" when "0011", -- '3'
		 "1001100" when "0100", -- '4'
		 "0100100" when "0101", -- '5'
		 "0100000" when "0110", -- '6'
		 "0001111" when "0111", -- '7'
		 "0000000" when "1000", -- '8'
		 "0000100" when "1001", -- '9'
		 "0001000" when "1010", -- 'A'
		 "1100000" when "1011", -- 'B'
		 "0110001" when "1100", -- 'C'
		 "1000010" when "1101", -- 'D'
		 "0110000" when "1110", -- 'E'
		 "0111000" when "1111", -- 'F'
		 "1111111" when others; 

	A <= saida(0);
	B <= saida(1);
	C <= saida(2);
	D <= saida(3);
	E <= saida(4);
	F <= saida(5);
	G <= saida(6);
end;