.text

.include "macros.inc"

.global TRKDoSetOption
TRKDoSetOption:
/* 80528108 00523648  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 8052810C 0052364C  7C 08 02 A6 */	mflr r0
/* 80528110 00523650  3C 80 80 55 */	lis r4, lbl_8054EC50@ha
/* 80528114 00523654  90 01 00 54 */	stw r0, 0x54(r1)
/* 80528118 00523658  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 8052811C 0052365C  3B E4 EC 50 */	addi r31, r4, lbl_8054EC50@l
/* 80528120 00523660  93 C1 00 48 */	stw r30, 0x48(r1)
/* 80528124 00523664  88 03 00 18 */	lbz r0, 0x18(r3)
/* 80528128 00523668  8B C3 00 1C */	lbz r30, 0x1c(r3)
/* 8052812C 0052366C  28 00 00 01 */	cmplwi r0, 1
/* 80528130 00523670  40 82 00 30 */	bne lbl_80528160
/* 80528134 00523674  38 7F 00 00 */	addi r3, r31, 0
/* 80528138 00523678  4B FF FE 01 */	bl usr_puts_serial
/* 8052813C 0052367C  28 1E 00 00 */	cmplwi r30, 0
/* 80528140 00523680  41 82 00 10 */	beq lbl_80528150
/* 80528144 00523684  38 7F 00 20 */	addi r3, r31, 0x20
/* 80528148 00523688  4B FF FD F1 */	bl usr_puts_serial
/* 8052814C 0052368C  48 00 00 0C */	b lbl_80528158
lbl_80528150:
/* 80528150 00523690  38 7F 00 28 */	addi r3, r31, 0x28
/* 80528154 00523694  4B FF FD E5 */	bl usr_puts_serial
lbl_80528158:
/* 80528158 00523698  7F C3 F3 78 */	mr r3, r30
/* 8052815C 0052369C  48 00 40 81 */	bl SetUseSerialIO
lbl_80528160:
/* 80528160 005236A0  38 61 00 08 */	addi r3, r1, 8
/* 80528164 005236A4  38 80 00 00 */	li r4, 0
/* 80528168 005236A8  38 A0 00 40 */	li r5, 0x40
/* 8052816C 005236AC  4B AD C3 01 */	bl TRK_memset
/* 80528170 005236B0  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528174 005236B4  38 00 00 80 */	li r0, 0x80
/* 80528178 005236B8  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 8052817C 005236BC  38 C0 00 40 */	li r6, 0x40
/* 80528180 005236C0  81 09 00 00 */	lwz r8, 0(r9)
/* 80528184 005236C4  38 A0 00 00 */	li r5, 0
/* 80528188 005236C8  98 01 00 0C */	stb r0, 0xc(r1)
/* 8052818C 005236CC  38 61 00 08 */	addi r3, r1, 8
/* 80528190 005236D0  38 E8 00 01 */	addi r7, r8, 1
/* 80528194 005236D4  38 80 00 40 */	li r4, 0x40
/* 80528198 005236D8  91 01 00 14 */	stw r8, 0x14(r1)
/* 8052819C 005236DC  38 07 00 01 */	addi r0, r7, 1
/* 805281A0 005236E0  90 E9 00 00 */	stw r7, 0(r9)
/* 805281A4 005236E4  90 C1 00 08 */	stw r6, 8(r1)
/* 805281A8 005236E8  98 A1 00 10 */	stb r5, 0x10(r1)
/* 805281AC 005236EC  90 09 00 00 */	stw r0, 0(r9)
/* 805281B0 005236F0  90 E1 00 14 */	stw r7, 0x14(r1)
/* 805281B4 005236F4  48 00 3C 99 */	bl TRKWriteUARTN
/* 805281B8 005236F8  80 01 00 54 */	lwz r0, 0x54(r1)
/* 805281BC 005236FC  38 60 00 00 */	li r3, 0
/* 805281C0 00523700  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 805281C4 00523704  83 C1 00 48 */	lwz r30, 0x48(r1)
/* 805281C8 00523708  7C 08 03 A6 */	mtlr r0
/* 805281CC 0052370C  38 21 00 50 */	addi r1, r1, 0x50
/* 805281D0 00523710  4E 80 00 20 */	blr 

.global TRKDoStop
TRKDoStop:
/* 805281D4 00523714  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 805281D8 00523718  7C 08 02 A6 */	mflr r0
/* 805281DC 0052371C  90 01 00 54 */	stw r0, 0x54(r1)
/* 805281E0 00523720  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 805281E4 00523724  48 00 1C 5D */	bl TRKTargetStop
/* 805281E8 00523728  2C 03 07 04 */	cmpwi r3, 0x704
/* 805281EC 0052372C  41 82 00 2C */	beq lbl_80528218
/* 805281F0 00523730  40 80 00 10 */	bge lbl_80528200
/* 805281F4 00523734  2C 03 00 00 */	cmpwi r3, 0
/* 805281F8 00523738  41 82 00 18 */	beq lbl_80528210
/* 805281FC 0052373C  48 00 00 34 */	b lbl_80528230
lbl_80528200:
/* 80528200 00523740  2C 03 07 06 */	cmpwi r3, 0x706
/* 80528204 00523744  41 82 00 24 */	beq lbl_80528228
/* 80528208 00523748  40 80 00 28 */	bge lbl_80528230
/* 8052820C 0052374C  48 00 00 14 */	b lbl_80528220
lbl_80528210:
/* 80528210 00523750  3B E0 00 00 */	li r31, 0
/* 80528214 00523754  48 00 00 20 */	b lbl_80528234
lbl_80528218:
/* 80528218 00523758  3B E0 00 21 */	li r31, 0x21
/* 8052821C 0052375C  48 00 00 18 */	b lbl_80528234
lbl_80528220:
/* 80528220 00523760  3B E0 00 22 */	li r31, 0x22
/* 80528224 00523764  48 00 00 10 */	b lbl_80528234
lbl_80528228:
/* 80528228 00523768  3B E0 00 20 */	li r31, 0x20
/* 8052822C 0052376C  48 00 00 08 */	b lbl_80528234
lbl_80528230:
/* 80528230 00523770  3B E0 00 01 */	li r31, 1
lbl_80528234:
/* 80528234 00523774  38 61 00 08 */	addi r3, r1, 8
/* 80528238 00523778  38 80 00 00 */	li r4, 0
/* 8052823C 0052377C  38 A0 00 40 */	li r5, 0x40
/* 80528240 00523780  4B AD C2 2D */	bl TRK_memset
/* 80528244 00523784  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528248 00523788  38 00 00 80 */	li r0, 0x80
/* 8052824C 0052378C  39 03 C1 D8 */	addi r8, r3, lbl_8069C1D8@l
/* 80528250 00523790  38 A0 00 40 */	li r5, 0x40
/* 80528254 00523794  80 E8 00 00 */	lwz r7, 0(r8)
/* 80528258 00523798  38 61 00 08 */	addi r3, r1, 8
/* 8052825C 0052379C  98 01 00 0C */	stb r0, 0xc(r1)
/* 80528260 005237A0  38 80 00 40 */	li r4, 0x40
/* 80528264 005237A4  38 C7 00 01 */	addi r6, r7, 1
/* 80528268 005237A8  90 E1 00 14 */	stw r7, 0x14(r1)
/* 8052826C 005237AC  38 06 00 01 */	addi r0, r6, 1
/* 80528270 005237B0  90 C8 00 00 */	stw r6, 0(r8)
/* 80528274 005237B4  90 A1 00 08 */	stw r5, 8(r1)
/* 80528278 005237B8  9B E1 00 10 */	stb r31, 0x10(r1)
/* 8052827C 005237BC  90 08 00 00 */	stw r0, 0(r8)
/* 80528280 005237C0  90 C1 00 14 */	stw r6, 0x14(r1)
/* 80528284 005237C4  48 00 3B C9 */	bl TRKWriteUARTN
/* 80528288 005237C8  80 01 00 54 */	lwz r0, 0x54(r1)
/* 8052828C 005237CC  38 60 00 00 */	li r3, 0
/* 80528290 005237D0  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 80528294 005237D4  7C 08 03 A6 */	mtlr r0
/* 80528298 005237D8  38 21 00 50 */	addi r1, r1, 0x50
/* 8052829C 005237DC  4E 80 00 20 */	blr 

.global TRKDoStep
TRKDoStep:
/* 805282A0 005237E0  94 21 FE A0 */	stwu r1, -0x160(r1)
/* 805282A4 005237E4  7C 08 02 A6 */	mflr r0
/* 805282A8 005237E8  38 80 00 00 */	li r4, 0
/* 805282AC 005237EC  90 01 01 64 */	stw r0, 0x164(r1)
/* 805282B0 005237F0  BF 61 01 4C */	stmw r27, 0x14c(r1)
/* 805282B4 005237F4  7C 7B 1B 78 */	mr r27, r3
/* 805282B8 005237F8  4B FF F8 95 */	bl TRKSetBufferPosition
/* 805282BC 005237FC  8B FB 00 18 */	lbz r31, 0x18(r27)
/* 805282C0 00523800  83 BB 00 20 */	lwz r29, 0x20(r27)
/* 805282C4 00523804  2C 1F 00 10 */	cmpwi r31, 0x10
/* 805282C8 00523808  83 9B 00 24 */	lwz r28, 0x24(r27)
/* 805282CC 0052380C  41 82 00 2C */	beq lbl_805282F8
/* 805282D0 00523810  40 80 00 1C */	bge lbl_805282EC
/* 805282D4 00523814  2C 1F 00 01 */	cmpwi r31, 1
/* 805282D8 00523818  41 82 00 8C */	beq lbl_80528364
/* 805282DC 0052381C  40 80 00 FC */	bge lbl_805283D8
/* 805282E0 00523820  2C 1F 00 00 */	cmpwi r31, 0
/* 805282E4 00523824  40 80 00 14 */	bge lbl_805282F8
/* 805282E8 00523828  48 00 00 F0 */	b lbl_805283D8
lbl_805282EC:
/* 805282EC 0052382C  2C 1F 00 12 */	cmpwi r31, 0x12
/* 805282F0 00523830  40 80 00 E8 */	bge lbl_805283D8
/* 805282F4 00523834  48 00 00 70 */	b lbl_80528364
lbl_805282F8:
/* 805282F8 00523838  8B DB 00 1C */	lbz r30, 0x1c(r27)
/* 805282FC 0052383C  28 1E 00 01 */	cmplwi r30, 1
/* 80528300 00523840  40 80 01 38 */	bge lbl_80528438
/* 80528304 00523844  38 61 01 08 */	addi r3, r1, 0x108
/* 80528308 00523848  38 80 00 00 */	li r4, 0
/* 8052830C 0052384C  38 A0 00 40 */	li r5, 0x40
/* 80528310 00523850  4B AD C1 5D */	bl TRK_memset
/* 80528314 00523854  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528318 00523858  38 00 00 80 */	li r0, 0x80
/* 8052831C 0052385C  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80528320 00523860  38 C0 00 40 */	li r6, 0x40
/* 80528324 00523864  81 09 00 00 */	lwz r8, 0(r9)
/* 80528328 00523868  38 A0 00 11 */	li r5, 0x11
/* 8052832C 0052386C  98 01 01 0C */	stb r0, 0x10c(r1)
/* 80528330 00523870  38 61 01 08 */	addi r3, r1, 0x108
/* 80528334 00523874  38 E8 00 01 */	addi r7, r8, 1
/* 80528338 00523878  38 80 00 40 */	li r4, 0x40
/* 8052833C 0052387C  91 01 01 14 */	stw r8, 0x114(r1)
/* 80528340 00523880  38 07 00 01 */	addi r0, r7, 1
/* 80528344 00523884  90 E9 00 00 */	stw r7, 0(r9)
/* 80528348 00523888  90 C1 01 08 */	stw r6, 0x108(r1)
/* 8052834C 0052388C  98 A1 01 10 */	stb r5, 0x110(r1)
/* 80528350 00523890  90 09 00 00 */	stw r0, 0(r9)
/* 80528354 00523894  90 E1 01 14 */	stw r7, 0x114(r1)
/* 80528358 00523898  48 00 3A F5 */	bl TRKWriteUARTN
/* 8052835C 0052389C  38 60 00 00 */	li r3, 0
/* 80528360 005238A0  48 00 02 00 */	b lbl_80528560
lbl_80528364:
/* 80528364 005238A4  48 00 1D 15 */	bl TRKTargetGetPC
/* 80528368 005238A8  7C 03 E8 40 */	cmplw r3, r29
/* 8052836C 005238AC  41 80 00 0C */	blt lbl_80528378
/* 80528370 005238B0  7C 03 E0 40 */	cmplw r3, r28
/* 80528374 005238B4  40 81 00 C4 */	ble lbl_80528438
lbl_80528378:
/* 80528378 005238B8  38 61 00 C8 */	addi r3, r1, 0xc8
/* 8052837C 005238BC  38 80 00 00 */	li r4, 0
/* 80528380 005238C0  38 A0 00 40 */	li r5, 0x40
/* 80528384 005238C4  4B AD C0 E9 */	bl TRK_memset
/* 80528388 005238C8  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 8052838C 005238CC  38 00 00 80 */	li r0, 0x80
/* 80528390 005238D0  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80528394 005238D4  38 C0 00 40 */	li r6, 0x40
/* 80528398 005238D8  81 09 00 00 */	lwz r8, 0(r9)
/* 8052839C 005238DC  38 A0 00 11 */	li r5, 0x11
/* 805283A0 005238E0  98 01 00 CC */	stb r0, 0xcc(r1)
/* 805283A4 005238E4  38 61 00 C8 */	addi r3, r1, 0xc8
/* 805283A8 005238E8  38 E8 00 01 */	addi r7, r8, 1
/* 805283AC 005238EC  38 80 00 40 */	li r4, 0x40
/* 805283B0 005238F0  91 01 00 D4 */	stw r8, 0xd4(r1)
/* 805283B4 005238F4  38 07 00 01 */	addi r0, r7, 1
/* 805283B8 005238F8  90 E9 00 00 */	stw r7, 0(r9)
/* 805283BC 005238FC  90 C1 00 C8 */	stw r6, 0xc8(r1)
/* 805283C0 00523900  98 A1 00 D0 */	stb r5, 0xd0(r1)
/* 805283C4 00523904  90 09 00 00 */	stw r0, 0(r9)
/* 805283C8 00523908  90 E1 00 D4 */	stw r7, 0xd4(r1)
/* 805283CC 0052390C  48 00 3A 81 */	bl TRKWriteUARTN
/* 805283D0 00523910  38 60 00 00 */	li r3, 0
/* 805283D4 00523914  48 00 01 8C */	b lbl_80528560
lbl_805283D8:
/* 805283D8 00523918  38 61 00 88 */	addi r3, r1, 0x88
/* 805283DC 0052391C  38 80 00 00 */	li r4, 0
/* 805283E0 00523920  38 A0 00 40 */	li r5, 0x40
/* 805283E4 00523924  4B AD C0 89 */	bl TRK_memset
/* 805283E8 00523928  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 805283EC 0052392C  38 00 00 80 */	li r0, 0x80
/* 805283F0 00523930  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 805283F4 00523934  38 C0 00 40 */	li r6, 0x40
/* 805283F8 00523938  81 09 00 00 */	lwz r8, 0(r9)
/* 805283FC 0052393C  38 A0 00 12 */	li r5, 0x12
/* 80528400 00523940  98 01 00 8C */	stb r0, 0x8c(r1)
/* 80528404 00523944  38 61 00 88 */	addi r3, r1, 0x88
/* 80528408 00523948  38 E8 00 01 */	addi r7, r8, 1
/* 8052840C 0052394C  38 80 00 40 */	li r4, 0x40
/* 80528410 00523950  91 01 00 94 */	stw r8, 0x94(r1)
/* 80528414 00523954  38 07 00 01 */	addi r0, r7, 1
/* 80528418 00523958  90 E9 00 00 */	stw r7, 0(r9)
/* 8052841C 0052395C  90 C1 00 88 */	stw r6, 0x88(r1)
/* 80528420 00523960  98 A1 00 90 */	stb r5, 0x90(r1)
/* 80528424 00523964  90 09 00 00 */	stw r0, 0(r9)
/* 80528428 00523968  90 E1 00 94 */	stw r7, 0x94(r1)
/* 8052842C 0052396C  48 00 3A 21 */	bl TRKWriteUARTN
/* 80528430 00523970  38 60 00 00 */	li r3, 0
/* 80528434 00523974  48 00 01 2C */	b lbl_80528560
lbl_80528438:
/* 80528438 00523978  48 00 1A 31 */	bl TRKTargetStopped
/* 8052843C 0052397C  2C 03 00 00 */	cmpwi r3, 0
/* 80528440 00523980  40 82 00 64 */	bne lbl_805284A4
/* 80528444 00523984  38 61 00 48 */	addi r3, r1, 0x48
/* 80528448 00523988  38 80 00 00 */	li r4, 0
/* 8052844C 0052398C  38 A0 00 40 */	li r5, 0x40
/* 80528450 00523990  4B AD C0 1D */	bl TRK_memset
/* 80528454 00523994  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528458 00523998  38 00 00 80 */	li r0, 0x80
/* 8052845C 0052399C  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80528460 005239A0  38 C0 00 40 */	li r6, 0x40
/* 80528464 005239A4  81 09 00 00 */	lwz r8, 0(r9)
/* 80528468 005239A8  38 A0 00 16 */	li r5, 0x16
/* 8052846C 005239AC  98 01 00 4C */	stb r0, 0x4c(r1)
/* 80528470 005239B0  38 61 00 48 */	addi r3, r1, 0x48
/* 80528474 005239B4  38 E8 00 01 */	addi r7, r8, 1
/* 80528478 005239B8  38 80 00 40 */	li r4, 0x40
/* 8052847C 005239BC  91 01 00 54 */	stw r8, 0x54(r1)
/* 80528480 005239C0  38 07 00 01 */	addi r0, r7, 1
/* 80528484 005239C4  90 E9 00 00 */	stw r7, 0(r9)
/* 80528488 005239C8  90 C1 00 48 */	stw r6, 0x48(r1)
/* 8052848C 005239CC  98 A1 00 50 */	stb r5, 0x50(r1)
/* 80528490 005239D0  90 09 00 00 */	stw r0, 0(r9)
/* 80528494 005239D4  90 E1 00 54 */	stw r7, 0x54(r1)
/* 80528498 005239D8  48 00 39 B5 */	bl TRKWriteUARTN
/* 8052849C 005239DC  38 60 00 00 */	li r3, 0
/* 805284A0 005239E0  48 00 00 C0 */	b lbl_80528560
lbl_805284A4:
/* 805284A4 005239E4  38 61 00 08 */	addi r3, r1, 8
/* 805284A8 005239E8  38 80 00 00 */	li r4, 0
/* 805284AC 005239EC  38 A0 00 40 */	li r5, 0x40
/* 805284B0 005239F0  4B AD BF BD */	bl TRK_memset
/* 805284B4 005239F4  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 805284B8 005239F8  38 00 00 80 */	li r0, 0x80
/* 805284BC 005239FC  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 805284C0 00523A00  38 C0 00 40 */	li r6, 0x40
/* 805284C4 00523A04  81 09 00 00 */	lwz r8, 0(r9)
/* 805284C8 00523A08  38 A0 00 00 */	li r5, 0
/* 805284CC 00523A0C  98 01 00 0C */	stb r0, 0xc(r1)
/* 805284D0 00523A10  38 61 00 08 */	addi r3, r1, 8
/* 805284D4 00523A14  38 E8 00 01 */	addi r7, r8, 1
/* 805284D8 00523A18  38 80 00 40 */	li r4, 0x40
/* 805284DC 00523A1C  91 01 00 14 */	stw r8, 0x14(r1)
/* 805284E0 00523A20  38 07 00 01 */	addi r0, r7, 1
/* 805284E4 00523A24  90 E9 00 00 */	stw r7, 0(r9)
/* 805284E8 00523A28  90 C1 00 08 */	stw r6, 8(r1)
/* 805284EC 00523A2C  98 A1 00 10 */	stb r5, 0x10(r1)
/* 805284F0 00523A30  90 09 00 00 */	stw r0, 0(r9)
/* 805284F4 00523A34  90 E1 00 14 */	stw r7, 0x14(r1)
/* 805284F8 00523A38  48 00 39 55 */	bl TRKWriteUARTN
/* 805284FC 00523A3C  2C 1F 00 10 */	cmpwi r31, 0x10
/* 80528500 00523A40  38 60 00 00 */	li r3, 0
/* 80528504 00523A44  41 82 00 2C */	beq lbl_80528530
/* 80528508 00523A48  40 80 00 1C */	bge lbl_80528524
/* 8052850C 00523A4C  2C 1F 00 01 */	cmpwi r31, 1
/* 80528510 00523A50  41 82 00 38 */	beq lbl_80528548
/* 80528514 00523A54  40 80 00 4C */	bge lbl_80528560
/* 80528518 00523A58  2C 1F 00 00 */	cmpwi r31, 0
/* 8052851C 00523A5C  40 80 00 14 */	bge lbl_80528530
/* 80528520 00523A60  48 00 00 40 */	b lbl_80528560
lbl_80528524:
/* 80528524 00523A64  2C 1F 00 12 */	cmpwi r31, 0x12
/* 80528528 00523A68  40 80 00 38 */	bge lbl_80528560
/* 8052852C 00523A6C  48 00 00 1C */	b lbl_80528548
lbl_80528530:
/* 80528530 00523A70  20 1F 00 10 */	subfic r0, r31, 0x10
/* 80528534 00523A74  7F C3 F3 78 */	mr r3, r30
/* 80528538 00523A78  7C 00 00 34 */	cntlzw r0, r0
/* 8052853C 00523A7C  54 04 D9 7E */	srwi r4, r0, 5
/* 80528540 00523A80  48 00 1B C5 */	bl TRKTargetSingleStep
/* 80528544 00523A84  48 00 00 1C */	b lbl_80528560
lbl_80528548:
/* 80528548 00523A88  20 1F 00 11 */	subfic r0, r31, 0x11
/* 8052854C 00523A8C  7F A3 EB 78 */	mr r3, r29
/* 80528550 00523A90  7C 00 00 34 */	cntlzw r0, r0
/* 80528554 00523A94  7F 84 E3 78 */	mr r4, r28
/* 80528558 00523A98  54 05 D9 7E */	srwi r5, r0, 5
/* 8052855C 00523A9C  48 00 1B 2D */	bl TRKTargetStepOutOfRange
lbl_80528560:
/* 80528560 00523AA0  BB 61 01 4C */	lmw r27, 0x14c(r1)
/* 80528564 00523AA4  80 01 01 64 */	lwz r0, 0x164(r1)
/* 80528568 00523AA8  7C 08 03 A6 */	mtlr r0
/* 8052856C 00523AAC  38 21 01 60 */	addi r1, r1, 0x160
/* 80528570 00523AB0  4E 80 00 20 */	blr 

.global TRKDoContinue
TRKDoContinue:
/* 80528574 00523AB4  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 80528578 00523AB8  7C 08 02 A6 */	mflr r0
/* 8052857C 00523ABC  90 01 00 94 */	stw r0, 0x94(r1)
/* 80528580 00523AC0  48 00 18 E9 */	bl TRKTargetStopped
/* 80528584 00523AC4  2C 03 00 00 */	cmpwi r3, 0
/* 80528588 00523AC8  40 82 00 64 */	bne lbl_805285EC
/* 8052858C 00523ACC  38 61 00 48 */	addi r3, r1, 0x48
/* 80528590 00523AD0  38 80 00 00 */	li r4, 0
/* 80528594 00523AD4  38 A0 00 40 */	li r5, 0x40
/* 80528598 00523AD8  4B AD BE D5 */	bl TRK_memset
/* 8052859C 00523ADC  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 805285A0 00523AE0  38 00 00 80 */	li r0, 0x80
/* 805285A4 00523AE4  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 805285A8 00523AE8  38 C0 00 40 */	li r6, 0x40
/* 805285AC 00523AEC  81 09 00 00 */	lwz r8, 0(r9)
/* 805285B0 00523AF0  38 A0 00 16 */	li r5, 0x16
/* 805285B4 00523AF4  98 01 00 4C */	stb r0, 0x4c(r1)
/* 805285B8 00523AF8  38 61 00 48 */	addi r3, r1, 0x48
/* 805285BC 00523AFC  38 E8 00 01 */	addi r7, r8, 1
/* 805285C0 00523B00  38 80 00 40 */	li r4, 0x40
/* 805285C4 00523B04  91 01 00 54 */	stw r8, 0x54(r1)
/* 805285C8 00523B08  38 07 00 01 */	addi r0, r7, 1
/* 805285CC 00523B0C  90 E9 00 00 */	stw r7, 0(r9)
/* 805285D0 00523B10  90 C1 00 48 */	stw r6, 0x48(r1)
/* 805285D4 00523B14  98 A1 00 50 */	stb r5, 0x50(r1)
/* 805285D8 00523B18  90 09 00 00 */	stw r0, 0(r9)
/* 805285DC 00523B1C  90 E1 00 54 */	stw r7, 0x54(r1)
/* 805285E0 00523B20  48 00 38 6D */	bl TRKWriteUARTN
/* 805285E4 00523B24  38 60 00 00 */	li r3, 0
/* 805285E8 00523B28  48 00 00 60 */	b lbl_80528648
lbl_805285EC:
/* 805285EC 00523B2C  38 61 00 08 */	addi r3, r1, 8
/* 805285F0 00523B30  38 80 00 00 */	li r4, 0
/* 805285F4 00523B34  38 A0 00 40 */	li r5, 0x40
/* 805285F8 00523B38  4B AD BE 75 */	bl TRK_memset
/* 805285FC 00523B3C  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528600 00523B40  38 00 00 80 */	li r0, 0x80
/* 80528604 00523B44  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80528608 00523B48  38 C0 00 40 */	li r6, 0x40
/* 8052860C 00523B4C  81 09 00 00 */	lwz r8, 0(r9)
/* 80528610 00523B50  38 A0 00 00 */	li r5, 0
/* 80528614 00523B54  98 01 00 0C */	stb r0, 0xc(r1)
/* 80528618 00523B58  38 61 00 08 */	addi r3, r1, 8
/* 8052861C 00523B5C  38 E8 00 01 */	addi r7, r8, 1
/* 80528620 00523B60  38 80 00 40 */	li r4, 0x40
/* 80528624 00523B64  91 01 00 14 */	stw r8, 0x14(r1)
/* 80528628 00523B68  38 07 00 01 */	addi r0, r7, 1
/* 8052862C 00523B6C  90 E9 00 00 */	stw r7, 0(r9)
/* 80528630 00523B70  90 C1 00 08 */	stw r6, 8(r1)
/* 80528634 00523B74  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80528638 00523B78  90 09 00 00 */	stw r0, 0(r9)
/* 8052863C 00523B7C  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80528640 00523B80  48 00 38 0D */	bl TRKWriteUARTN
/* 80528644 00523B84  48 00 3B 55 */	bl TRKTargetContinue
lbl_80528648:
/* 80528648 00523B88  80 01 00 94 */	lwz r0, 0x94(r1)
/* 8052864C 00523B8C  7C 08 03 A6 */	mtlr r0
/* 80528650 00523B90  38 21 00 90 */	addi r1, r1, 0x90
/* 80528654 00523B94  4E 80 00 20 */	blr 

.global TRKDoWriteRegisters
TRKDoWriteRegisters:
/* 80528658 00523B98  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 8052865C 00523B9C  7C 08 02 A6 */	mflr r0
/* 80528660 00523BA0  38 80 00 00 */	li r4, 0
/* 80528664 00523BA4  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 80528668 00523BA8  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 8052866C 00523BAC  93 C1 00 D8 */	stw r30, 0xd8(r1)
/* 80528670 00523BB0  93 A1 00 D4 */	stw r29, 0xd4(r1)
/* 80528674 00523BB4  93 81 00 D0 */	stw r28, 0xd0(r1)
/* 80528678 00523BB8  7C 7C 1B 78 */	mr r28, r3
/* 8052867C 00523BBC  8B E3 00 18 */	lbz r31, 0x18(r3)
/* 80528680 00523BC0  A3 C3 00 1C */	lhz r30, 0x1c(r3)
/* 80528684 00523BC4  A3 A3 00 20 */	lhz r29, 0x20(r3)
/* 80528688 00523BC8  4B FF F4 C5 */	bl TRKSetBufferPosition
/* 8052868C 00523BCC  7C 1E E8 40 */	cmplw r30, r29
/* 80528690 00523BD0  40 81 00 64 */	ble lbl_805286F4
/* 80528694 00523BD4  38 61 00 4C */	addi r3, r1, 0x4c
/* 80528698 00523BD8  38 80 00 00 */	li r4, 0
/* 8052869C 00523BDC  38 A0 00 40 */	li r5, 0x40
/* 805286A0 00523BE0  4B AD BD CD */	bl TRK_memset
/* 805286A4 00523BE4  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 805286A8 00523BE8  38 00 00 80 */	li r0, 0x80
/* 805286AC 00523BEC  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 805286B0 00523BF0  38 C0 00 40 */	li r6, 0x40
/* 805286B4 00523BF4  81 09 00 00 */	lwz r8, 0(r9)
/* 805286B8 00523BF8  38 A0 00 14 */	li r5, 0x14
/* 805286BC 00523BFC  98 01 00 50 */	stb r0, 0x50(r1)
/* 805286C0 00523C00  38 61 00 4C */	addi r3, r1, 0x4c
/* 805286C4 00523C04  38 E8 00 01 */	addi r7, r8, 1
/* 805286C8 00523C08  38 80 00 40 */	li r4, 0x40
/* 805286CC 00523C0C  91 01 00 58 */	stw r8, 0x58(r1)
/* 805286D0 00523C10  38 07 00 01 */	addi r0, r7, 1
/* 805286D4 00523C14  90 E9 00 00 */	stw r7, 0(r9)
/* 805286D8 00523C18  90 C1 00 4C */	stw r6, 0x4c(r1)
/* 805286DC 00523C1C  98 A1 00 54 */	stb r5, 0x54(r1)
/* 805286E0 00523C20  90 09 00 00 */	stw r0, 0(r9)
/* 805286E4 00523C24  90 E1 00 58 */	stw r7, 0x58(r1)
/* 805286E8 00523C28  48 00 37 65 */	bl TRKWriteUARTN
/* 805286EC 00523C2C  38 60 00 00 */	li r3, 0
/* 805286F0 00523C30  48 00 02 04 */	b lbl_805288F4
lbl_805286F4:
/* 805286F4 00523C34  7F 83 E3 78 */	mr r3, r28
/* 805286F8 00523C38  38 80 00 40 */	li r4, 0x40
/* 805286FC 00523C3C  4B FF F4 51 */	bl TRKSetBufferPosition
/* 80528700 00523C40  2C 1F 00 02 */	cmpwi r31, 2
/* 80528704 00523C44  41 82 00 64 */	beq lbl_80528768
/* 80528708 00523C48  40 80 00 14 */	bge lbl_8052871C
/* 8052870C 00523C4C  2C 1F 00 00 */	cmpwi r31, 0
/* 80528710 00523C50  41 82 00 18 */	beq lbl_80528728
/* 80528714 00523C54  40 80 00 34 */	bge lbl_80528748
/* 80528718 00523C58  48 00 00 90 */	b lbl_805287A8
lbl_8052871C:
/* 8052871C 00523C5C  2C 1F 00 04 */	cmpwi r31, 4
/* 80528720 00523C60  40 80 00 88 */	bge lbl_805287A8
/* 80528724 00523C64  48 00 00 64 */	b lbl_80528788
lbl_80528728:
/* 80528728 00523C68  7F C3 F3 78 */	mr r3, r30
/* 8052872C 00523C6C  7F A4 EB 78 */	mr r4, r29
/* 80528730 00523C70  7F 85 E3 78 */	mr r5, r28
/* 80528734 00523C74  38 C1 00 08 */	addi r6, r1, 8
/* 80528738 00523C78  38 E0 00 00 */	li r7, 0
/* 8052873C 00523C7C  48 00 28 01 */	bl TRKTargetAccessDefault
/* 80528740 00523C80  7C 7F 1B 78 */	mr r31, r3
/* 80528744 00523C84  48 00 00 68 */	b lbl_805287AC
lbl_80528748:
/* 80528748 00523C88  7F C3 F3 78 */	mr r3, r30
/* 8052874C 00523C8C  7F A4 EB 78 */	mr r4, r29
/* 80528750 00523C90  7F 85 E3 78 */	mr r5, r28
/* 80528754 00523C94  38 C1 00 08 */	addi r6, r1, 8
/* 80528758 00523C98  38 E0 00 00 */	li r7, 0
/* 8052875C 00523C9C  48 00 22 D5 */	bl TRKTargetAccessFP
/* 80528760 00523CA0  7C 7F 1B 78 */	mr r31, r3
/* 80528764 00523CA4  48 00 00 48 */	b lbl_805287AC
lbl_80528768:
/* 80528768 00523CA8  7F C3 F3 78 */	mr r3, r30
/* 8052876C 00523CAC  7F A4 EB 78 */	mr r4, r29
/* 80528770 00523CB0  7F 85 E3 78 */	mr r5, r28
/* 80528774 00523CB4  38 C1 00 08 */	addi r6, r1, 8
/* 80528778 00523CB8  38 E0 00 00 */	li r7, 0
/* 8052877C 00523CBC  48 00 21 45 */	bl TRKTargetAccessExtended1
/* 80528780 00523CC0  7C 7F 1B 78 */	mr r31, r3
/* 80528784 00523CC4  48 00 00 28 */	b lbl_805287AC
lbl_80528788:
/* 80528788 00523CC8  7F C3 F3 78 */	mr r3, r30
/* 8052878C 00523CCC  7F A4 EB 78 */	mr r4, r29
/* 80528790 00523CD0  7F 85 E3 78 */	mr r5, r28
/* 80528794 00523CD4  38 C1 00 08 */	addi r6, r1, 8
/* 80528798 00523CD8  38 E0 00 00 */	li r7, 0
/* 8052879C 00523CDC  48 00 1C ED */	bl TRKTargetAccessExtended2
/* 805287A0 00523CE0  7C 7F 1B 78 */	mr r31, r3
/* 805287A4 00523CE4  48 00 00 08 */	b lbl_805287AC
lbl_805287A8:
/* 805287A8 00523CE8  3B E0 07 03 */	li r31, 0x703
lbl_805287AC:
/* 805287AC 00523CEC  7F 83 E3 78 */	mr r3, r28
/* 805287B0 00523CF0  38 80 00 00 */	li r4, 0
/* 805287B4 00523CF4  4B FF F3 C9 */	bl TRKResetBuffer
/* 805287B8 00523CF8  2C 1F 00 00 */	cmpwi r31, 0
/* 805287BC 00523CFC  40 82 00 54 */	bne lbl_80528810
/* 805287C0 00523D00  38 61 00 8C */	addi r3, r1, 0x8c
/* 805287C4 00523D04  38 80 00 00 */	li r4, 0
/* 805287C8 00523D08  38 A0 00 40 */	li r5, 0x40
/* 805287CC 00523D0C  4B AD BC A1 */	bl TRK_memset
/* 805287D0 00523D10  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 805287D4 00523D14  38 00 00 40 */	li r0, 0x40
/* 805287D8 00523D18  38 E3 C1 D8 */	addi r7, r3, lbl_8069C1D8@l
/* 805287DC 00523D1C  38 A0 00 80 */	li r5, 0x80
/* 805287E0 00523D20  80 C7 00 00 */	lwz r6, 0(r7)
/* 805287E4 00523D24  7F 83 E3 78 */	mr r3, r28
/* 805287E8 00523D28  90 01 00 8C */	stw r0, 0x8c(r1)
/* 805287EC 00523D2C  38 81 00 8C */	addi r4, r1, 0x8c
/* 805287F0 00523D30  38 06 00 01 */	addi r0, r6, 1
/* 805287F4 00523D34  98 A1 00 90 */	stb r5, 0x90(r1)
/* 805287F8 00523D38  38 A0 00 40 */	li r5, 0x40
/* 805287FC 00523D3C  9B E1 00 94 */	stb r31, 0x94(r1)
/* 80528800 00523D40  90 07 00 00 */	stw r0, 0(r7)
/* 80528804 00523D44  90 C1 00 98 */	stw r6, 0x98(r1)
/* 80528808 00523D48  4B FF F2 A1 */	bl TRKAppendBuffer
/* 8052880C 00523D4C  7C 7F 1B 78 */	mr r31, r3
lbl_80528810:
/* 80528810 00523D50  2C 1F 00 00 */	cmpwi r31, 0
/* 80528814 00523D54  41 82 00 D8 */	beq lbl_805288EC
/* 80528818 00523D58  2C 1F 07 03 */	cmpwi r31, 0x703
/* 8052881C 00523D5C  41 82 00 38 */	beq lbl_80528854
/* 80528820 00523D60  40 80 00 1C */	bge lbl_8052883C
/* 80528824 00523D64  2C 1F 07 01 */	cmpwi r31, 0x701
/* 80528828 00523D68  41 82 00 34 */	beq lbl_8052885C
/* 8052882C 00523D6C  40 80 00 40 */	bge lbl_8052886C
/* 80528830 00523D70  2C 1F 03 02 */	cmpwi r31, 0x302
/* 80528834 00523D74  41 82 00 30 */	beq lbl_80528864
/* 80528838 00523D78  48 00 00 54 */	b lbl_8052888C
lbl_8052883C:
/* 8052883C 00523D7C  2C 1F 07 06 */	cmpwi r31, 0x706
/* 80528840 00523D80  41 82 00 44 */	beq lbl_80528884
/* 80528844 00523D84  40 80 00 48 */	bge lbl_8052888C
/* 80528848 00523D88  2C 1F 07 05 */	cmpwi r31, 0x705
/* 8052884C 00523D8C  40 80 00 30 */	bge lbl_8052887C
/* 80528850 00523D90  48 00 00 24 */	b lbl_80528874
lbl_80528854:
/* 80528854 00523D94  3B E0 00 12 */	li r31, 0x12
/* 80528858 00523D98  48 00 00 38 */	b lbl_80528890
lbl_8052885C:
/* 8052885C 00523D9C  3B E0 00 14 */	li r31, 0x14
/* 80528860 00523DA0  48 00 00 30 */	b lbl_80528890
lbl_80528864:
/* 80528864 00523DA4  3B E0 00 02 */	li r31, 2
/* 80528868 00523DA8  48 00 00 28 */	b lbl_80528890
lbl_8052886C:
/* 8052886C 00523DAC  3B E0 00 15 */	li r31, 0x15
/* 80528870 00523DB0  48 00 00 20 */	b lbl_80528890
lbl_80528874:
/* 80528874 00523DB4  3B E0 00 21 */	li r31, 0x21
/* 80528878 00523DB8  48 00 00 18 */	b lbl_80528890
lbl_8052887C:
/* 8052887C 00523DBC  3B E0 00 22 */	li r31, 0x22
/* 80528880 00523DC0  48 00 00 10 */	b lbl_80528890
lbl_80528884:
/* 80528884 00523DC4  3B E0 00 20 */	li r31, 0x20
/* 80528888 00523DC8  48 00 00 08 */	b lbl_80528890
lbl_8052888C:
/* 8052888C 00523DCC  3B E0 00 03 */	li r31, 3
lbl_80528890:
/* 80528890 00523DD0  38 61 00 0C */	addi r3, r1, 0xc
/* 80528894 00523DD4  38 80 00 00 */	li r4, 0
/* 80528898 00523DD8  38 A0 00 40 */	li r5, 0x40
/* 8052889C 00523DDC  4B AD BB D1 */	bl TRK_memset
/* 805288A0 00523DE0  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 805288A4 00523DE4  38 00 00 80 */	li r0, 0x80
/* 805288A8 00523DE8  39 03 C1 D8 */	addi r8, r3, lbl_8069C1D8@l
/* 805288AC 00523DEC  38 A0 00 40 */	li r5, 0x40
/* 805288B0 00523DF0  80 E8 00 00 */	lwz r7, 0(r8)
/* 805288B4 00523DF4  38 61 00 0C */	addi r3, r1, 0xc
/* 805288B8 00523DF8  98 01 00 10 */	stb r0, 0x10(r1)
/* 805288BC 00523DFC  38 80 00 40 */	li r4, 0x40
/* 805288C0 00523E00  38 C7 00 01 */	addi r6, r7, 1
/* 805288C4 00523E04  90 E1 00 18 */	stw r7, 0x18(r1)
/* 805288C8 00523E08  38 06 00 01 */	addi r0, r6, 1
/* 805288CC 00523E0C  90 C8 00 00 */	stw r6, 0(r8)
/* 805288D0 00523E10  90 A1 00 0C */	stw r5, 0xc(r1)
/* 805288D4 00523E14  9B E1 00 14 */	stb r31, 0x14(r1)
/* 805288D8 00523E18  90 08 00 00 */	stw r0, 0(r8)
/* 805288DC 00523E1C  90 C1 00 18 */	stw r6, 0x18(r1)
/* 805288E0 00523E20  48 00 35 6D */	bl TRKWriteUARTN
/* 805288E4 00523E24  38 60 00 00 */	li r3, 0
/* 805288E8 00523E28  48 00 00 0C */	b lbl_805288F4
lbl_805288EC:
/* 805288EC 00523E2C  7F 83 E3 78 */	mr r3, r28
/* 805288F0 00523E30  4B FF EC 31 */	bl TRKMessageSend
lbl_805288F4:
/* 805288F4 00523E34  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 805288F8 00523E38  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 805288FC 00523E3C  83 C1 00 D8 */	lwz r30, 0xd8(r1)
/* 80528900 00523E40  83 A1 00 D4 */	lwz r29, 0xd4(r1)
/* 80528904 00523E44  83 81 00 D0 */	lwz r28, 0xd0(r1)
/* 80528908 00523E48  7C 08 03 A6 */	mtlr r0
/* 8052890C 00523E4C  38 21 00 E0 */	addi r1, r1, 0xe0
/* 80528910 00523E50  4E 80 00 20 */	blr 

.global TRKDoReadRegisters
TRKDoReadRegisters:
/* 80528914 00523E54  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 80528918 00523E58  7C 08 02 A6 */	mflr r0
/* 8052891C 00523E5C  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 80528920 00523E60  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 80528924 00523E64  7C 7F 1B 78 */	mr r31, r3
/* 80528928 00523E68  A0 83 00 1C */	lhz r4, 0x1c(r3)
/* 8052892C 00523E6C  A0 03 00 20 */	lhz r0, 0x20(r3)
/* 80528930 00523E70  7C 04 00 40 */	cmplw r4, r0
/* 80528934 00523E74  40 81 00 64 */	ble lbl_80528998
/* 80528938 00523E78  38 61 00 4C */	addi r3, r1, 0x4c
/* 8052893C 00523E7C  38 80 00 00 */	li r4, 0
/* 80528940 00523E80  38 A0 00 40 */	li r5, 0x40
/* 80528944 00523E84  4B AD BB 29 */	bl TRK_memset
/* 80528948 00523E88  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 8052894C 00523E8C  38 00 00 80 */	li r0, 0x80
/* 80528950 00523E90  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80528954 00523E94  38 C0 00 40 */	li r6, 0x40
/* 80528958 00523E98  81 09 00 00 */	lwz r8, 0(r9)
/* 8052895C 00523E9C  38 A0 00 14 */	li r5, 0x14
/* 80528960 00523EA0  98 01 00 50 */	stb r0, 0x50(r1)
/* 80528964 00523EA4  38 61 00 4C */	addi r3, r1, 0x4c
/* 80528968 00523EA8  38 E8 00 01 */	addi r7, r8, 1
/* 8052896C 00523EAC  38 80 00 40 */	li r4, 0x40
/* 80528970 00523EB0  91 01 00 58 */	stw r8, 0x58(r1)
/* 80528974 00523EB4  38 07 00 01 */	addi r0, r7, 1
/* 80528978 00523EB8  90 E9 00 00 */	stw r7, 0(r9)
/* 8052897C 00523EBC  90 C1 00 4C */	stw r6, 0x4c(r1)
/* 80528980 00523EC0  98 A1 00 54 */	stb r5, 0x54(r1)
/* 80528984 00523EC4  90 09 00 00 */	stw r0, 0(r9)
/* 80528988 00523EC8  90 E1 00 58 */	stw r7, 0x58(r1)
/* 8052898C 00523ECC  48 00 34 C1 */	bl TRKWriteUARTN
/* 80528990 00523ED0  38 60 00 00 */	li r3, 0
/* 80528994 00523ED4  48 00 01 90 */	b lbl_80528B24
lbl_80528998:
/* 80528998 00523ED8  3C 80 80 6A */	lis r4, lbl_8069C1D8@ha
/* 8052899C 00523EDC  38 00 00 80 */	li r0, 0x80
/* 805289A0 00523EE0  38 C4 C1 D8 */	addi r6, r4, lbl_8069C1D8@l
/* 805289A4 00523EE4  38 E0 04 68 */	li r7, 0x468
/* 805289A8 00523EE8  80 A6 00 00 */	lwz r5, 0(r6)
/* 805289AC 00523EEC  38 80 00 00 */	li r4, 0
/* 805289B0 00523EF0  98 01 00 90 */	stb r0, 0x90(r1)
/* 805289B4 00523EF4  38 05 00 01 */	addi r0, r5, 1
/* 805289B8 00523EF8  90 E1 00 8C */	stw r7, 0x8c(r1)
/* 805289BC 00523EFC  90 06 00 00 */	stw r0, 0(r6)
/* 805289C0 00523F00  90 A1 00 98 */	stw r5, 0x98(r1)
/* 805289C4 00523F04  4B FF F1 B9 */	bl TRKResetBuffer
/* 805289C8 00523F08  7F E3 FB 78 */	mr r3, r31
/* 805289CC 00523F0C  38 81 00 8C */	addi r4, r1, 0x8c
/* 805289D0 00523F10  38 A0 00 40 */	li r5, 0x40
/* 805289D4 00523F14  4B FF EE E5 */	bl TRKAppendBuffer_ui8
/* 805289D8 00523F18  7F E5 FB 78 */	mr r5, r31
/* 805289DC 00523F1C  38 C1 00 08 */	addi r6, r1, 8
/* 805289E0 00523F20  38 60 00 00 */	li r3, 0
/* 805289E4 00523F24  38 80 00 24 */	li r4, 0x24
/* 805289E8 00523F28  38 E0 00 01 */	li r7, 1
/* 805289EC 00523F2C  48 00 25 51 */	bl TRKTargetAccessDefault
/* 805289F0 00523F30  2C 03 00 00 */	cmpwi r3, 0
/* 805289F4 00523F34  40 82 00 1C */	bne lbl_80528A10
/* 805289F8 00523F38  7F E5 FB 78 */	mr r5, r31
/* 805289FC 00523F3C  38 C1 00 08 */	addi r6, r1, 8
/* 80528A00 00523F40  38 60 00 00 */	li r3, 0
/* 80528A04 00523F44  38 80 00 21 */	li r4, 0x21
/* 80528A08 00523F48  38 E0 00 01 */	li r7, 1
/* 80528A0C 00523F4C  48 00 20 25 */	bl TRKTargetAccessFP
lbl_80528A10:
/* 80528A10 00523F50  2C 03 00 00 */	cmpwi r3, 0
/* 80528A14 00523F54  40 82 00 1C */	bne lbl_80528A30
/* 80528A18 00523F58  7F E5 FB 78 */	mr r5, r31
/* 80528A1C 00523F5C  38 C1 00 08 */	addi r6, r1, 8
/* 80528A20 00523F60  38 60 00 00 */	li r3, 0
/* 80528A24 00523F64  38 80 00 60 */	li r4, 0x60
/* 80528A28 00523F68  38 E0 00 01 */	li r7, 1
/* 80528A2C 00523F6C  48 00 1E 95 */	bl TRKTargetAccessExtended1
lbl_80528A30:
/* 80528A30 00523F70  2C 03 00 00 */	cmpwi r3, 0
/* 80528A34 00523F74  40 82 00 1C */	bne lbl_80528A50
/* 80528A38 00523F78  7F E5 FB 78 */	mr r5, r31
/* 80528A3C 00523F7C  38 C1 00 08 */	addi r6, r1, 8
/* 80528A40 00523F80  38 60 00 00 */	li r3, 0
/* 80528A44 00523F84  38 80 00 1F */	li r4, 0x1f
/* 80528A48 00523F88  38 E0 00 01 */	li r7, 1
/* 80528A4C 00523F8C  48 00 1A 3D */	bl TRKTargetAccessExtended2
lbl_80528A50:
/* 80528A50 00523F90  2C 03 00 00 */	cmpwi r3, 0
/* 80528A54 00523F94  41 82 00 C8 */	beq lbl_80528B1C
/* 80528A58 00523F98  2C 03 07 04 */	cmpwi r3, 0x704
/* 80528A5C 00523F9C  41 82 00 48 */	beq lbl_80528AA4
/* 80528A60 00523FA0  40 80 00 1C */	bge lbl_80528A7C
/* 80528A64 00523FA4  2C 03 07 02 */	cmpwi r3, 0x702
/* 80528A68 00523FA8  41 82 00 34 */	beq lbl_80528A9C
/* 80528A6C 00523FAC  40 80 00 20 */	bge lbl_80528A8C
/* 80528A70 00523FB0  2C 03 07 01 */	cmpwi r3, 0x701
/* 80528A74 00523FB4  40 80 00 20 */	bge lbl_80528A94
/* 80528A78 00523FB8  48 00 00 44 */	b lbl_80528ABC
lbl_80528A7C:
/* 80528A7C 00523FBC  2C 03 07 06 */	cmpwi r3, 0x706
/* 80528A80 00523FC0  41 82 00 34 */	beq lbl_80528AB4
/* 80528A84 00523FC4  40 80 00 38 */	bge lbl_80528ABC
/* 80528A88 00523FC8  48 00 00 24 */	b lbl_80528AAC
lbl_80528A8C:
/* 80528A8C 00523FCC  3B E0 00 12 */	li r31, 0x12
/* 80528A90 00523FD0  48 00 00 30 */	b lbl_80528AC0
lbl_80528A94:
/* 80528A94 00523FD4  3B E0 00 14 */	li r31, 0x14
/* 80528A98 00523FD8  48 00 00 28 */	b lbl_80528AC0
lbl_80528A9C:
/* 80528A9C 00523FDC  3B E0 00 15 */	li r31, 0x15
/* 80528AA0 00523FE0  48 00 00 20 */	b lbl_80528AC0
lbl_80528AA4:
/* 80528AA4 00523FE4  3B E0 00 21 */	li r31, 0x21
/* 80528AA8 00523FE8  48 00 00 18 */	b lbl_80528AC0
lbl_80528AAC:
/* 80528AAC 00523FEC  3B E0 00 22 */	li r31, 0x22
/* 80528AB0 00523FF0  48 00 00 10 */	b lbl_80528AC0
lbl_80528AB4:
/* 80528AB4 00523FF4  3B E0 00 20 */	li r31, 0x20
/* 80528AB8 00523FF8  48 00 00 08 */	b lbl_80528AC0
lbl_80528ABC:
/* 80528ABC 00523FFC  3B E0 00 03 */	li r31, 3
lbl_80528AC0:
/* 80528AC0 00524000  38 61 00 0C */	addi r3, r1, 0xc
/* 80528AC4 00524004  38 80 00 00 */	li r4, 0
/* 80528AC8 00524008  38 A0 00 40 */	li r5, 0x40
/* 80528ACC 0052400C  4B AD B9 A1 */	bl TRK_memset
/* 80528AD0 00524010  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528AD4 00524014  38 00 00 80 */	li r0, 0x80
/* 80528AD8 00524018  39 03 C1 D8 */	addi r8, r3, lbl_8069C1D8@l
/* 80528ADC 0052401C  38 A0 00 40 */	li r5, 0x40
/* 80528AE0 00524020  80 E8 00 00 */	lwz r7, 0(r8)
/* 80528AE4 00524024  38 61 00 0C */	addi r3, r1, 0xc
/* 80528AE8 00524028  98 01 00 10 */	stb r0, 0x10(r1)
/* 80528AEC 0052402C  38 80 00 40 */	li r4, 0x40
/* 80528AF0 00524030  38 C7 00 01 */	addi r6, r7, 1
/* 80528AF4 00524034  90 E1 00 18 */	stw r7, 0x18(r1)
/* 80528AF8 00524038  38 06 00 01 */	addi r0, r6, 1
/* 80528AFC 0052403C  90 C8 00 00 */	stw r6, 0(r8)
/* 80528B00 00524040  90 A1 00 0C */	stw r5, 0xc(r1)
/* 80528B04 00524044  9B E1 00 14 */	stb r31, 0x14(r1)
/* 80528B08 00524048  90 08 00 00 */	stw r0, 0(r8)
/* 80528B0C 0052404C  90 C1 00 18 */	stw r6, 0x18(r1)
/* 80528B10 00524050  48 00 33 3D */	bl TRKWriteUARTN
/* 80528B14 00524054  38 60 00 00 */	li r3, 0
/* 80528B18 00524058  48 00 00 0C */	b lbl_80528B24
lbl_80528B1C:
/* 80528B1C 0052405C  7F E3 FB 78 */	mr r3, r31
/* 80528B20 00524060  4B FF EA 01 */	bl TRKMessageSend
lbl_80528B24:
/* 80528B24 00524064  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 80528B28 00524068  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 80528B2C 0052406C  7C 08 03 A6 */	mtlr r0
/* 80528B30 00524070  38 21 00 E0 */	addi r1, r1, 0xe0
/* 80528B34 00524074  4E 80 00 20 */	blr 

.global TRKDoWriteMemory
TRKDoWriteMemory:
/* 80528B38 00524078  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 80528B3C 0052407C  7C 2C 0B 78 */	mr r12, r1
/* 80528B40 00524080  21 6B F6 C0 */	subfic r11, r11, -2368
/* 80528B44 00524084  7C 21 59 6E */	stwux r1, r1, r11
/* 80528B48 00524088  7C 08 02 A6 */	mflr r0
/* 80528B4C 0052408C  90 0C 00 04 */	stw r0, 4(r12)
/* 80528B50 00524090  93 EC FF FC */	stw r31, -4(r12)
/* 80528B54 00524094  93 CC FF F8 */	stw r30, -8(r12)
/* 80528B58 00524098  93 AC FF F4 */	stw r29, -0xc(r12)
/* 80528B5C 0052409C  7C 7D 1B 78 */	mr r29, r3
/* 80528B60 005240A0  8B E3 00 18 */	lbz r31, 0x18(r3)
/* 80528B64 005240A4  83 C3 00 20 */	lwz r30, 0x20(r3)
/* 80528B68 005240A8  57 E0 07 BD */	rlwinm. r0, r31, 0, 0x1e, 0x1e
/* 80528B6C 005240AC  A0 83 00 1C */	lhz r4, 0x1c(r3)
/* 80528B70 005240B0  41 82 00 64 */	beq lbl_80528BD4
/* 80528B74 005240B4  38 61 00 64 */	addi r3, r1, 0x64
/* 80528B78 005240B8  38 80 00 00 */	li r4, 0
/* 80528B7C 005240BC  38 A0 00 40 */	li r5, 0x40
/* 80528B80 005240C0  4B AD B8 ED */	bl TRK_memset
/* 80528B84 005240C4  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528B88 005240C8  38 00 00 80 */	li r0, 0x80
/* 80528B8C 005240CC  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80528B90 005240D0  38 C0 00 40 */	li r6, 0x40
/* 80528B94 005240D4  81 09 00 00 */	lwz r8, 0(r9)
/* 80528B98 005240D8  38 A0 00 12 */	li r5, 0x12
/* 80528B9C 005240DC  98 01 00 68 */	stb r0, 0x68(r1)
/* 80528BA0 005240E0  38 61 00 64 */	addi r3, r1, 0x64
/* 80528BA4 005240E4  38 E8 00 01 */	addi r7, r8, 1
/* 80528BA8 005240E8  38 80 00 40 */	li r4, 0x40
/* 80528BAC 005240EC  91 01 00 70 */	stw r8, 0x70(r1)
/* 80528BB0 005240F0  38 07 00 01 */	addi r0, r7, 1
/* 80528BB4 005240F4  90 E9 00 00 */	stw r7, 0(r9)
/* 80528BB8 005240F8  90 C1 00 64 */	stw r6, 0x64(r1)
/* 80528BBC 005240FC  98 A1 00 6C */	stb r5, 0x6c(r1)
/* 80528BC0 00524100  90 09 00 00 */	stw r0, 0(r9)
/* 80528BC4 00524104  90 E1 00 70 */	stw r7, 0x70(r1)
/* 80528BC8 00524108  48 00 32 85 */	bl TRKWriteUARTN
/* 80528BCC 0052410C  38 60 00 00 */	li r3, 0
/* 80528BD0 00524110  48 00 01 64 */	b lbl_80528D34
lbl_80528BD4:
/* 80528BD4 00524114  90 81 00 20 */	stw r4, 0x20(r1)
/* 80528BD8 00524118  38 80 00 40 */	li r4, 0x40
/* 80528BDC 0052411C  4B FF EF 71 */	bl TRKSetBufferPosition
/* 80528BE0 00524120  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 80528BE4 00524124  7F A3 EB 78 */	mr r3, r29
/* 80528BE8 00524128  38 81 01 00 */	addi r4, r1, 0x100
/* 80528BEC 0052412C  4B FF EE 31 */	bl TRKReadBuffer
/* 80528BF0 00524130  57 E0 EF FE */	rlwinm r0, r31, 0x1d, 0x1f, 0x1f
/* 80528BF4 00524134  7F C4 F3 78 */	mr r4, r30
/* 80528BF8 00524138  38 61 01 00 */	addi r3, r1, 0x100
/* 80528BFC 0052413C  38 A1 00 20 */	addi r5, r1, 0x20
/* 80528C00 00524140  68 06 00 01 */	xori r6, r0, 1
/* 80528C04 00524144  38 E0 00 00 */	li r7, 0
/* 80528C08 00524148  48 00 24 75 */	bl TRKTargetAccessMemory
/* 80528C0C 0052414C  7C 60 1B 78 */	mr r0, r3
/* 80528C10 00524150  7F A3 EB 78 */	mr r3, r29
/* 80528C14 00524154  7C 1F 03 78 */	mr r31, r0
/* 80528C18 00524158  38 80 00 00 */	li r4, 0
/* 80528C1C 0052415C  4B FF EF 61 */	bl TRKResetBuffer
/* 80528C20 00524160  2C 1F 00 00 */	cmpwi r31, 0
/* 80528C24 00524164  40 82 00 54 */	bne lbl_80528C78
/* 80528C28 00524168  38 61 00 A4 */	addi r3, r1, 0xa4
/* 80528C2C 0052416C  38 80 00 00 */	li r4, 0
/* 80528C30 00524170  38 A0 00 40 */	li r5, 0x40
/* 80528C34 00524174  4B AD B8 39 */	bl TRK_memset
/* 80528C38 00524178  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528C3C 0052417C  38 00 00 40 */	li r0, 0x40
/* 80528C40 00524180  38 E3 C1 D8 */	addi r7, r3, lbl_8069C1D8@l
/* 80528C44 00524184  38 A0 00 80 */	li r5, 0x80
/* 80528C48 00524188  80 C7 00 00 */	lwz r6, 0(r7)
/* 80528C4C 0052418C  7F A3 EB 78 */	mr r3, r29
/* 80528C50 00524190  90 01 00 A4 */	stw r0, 0xa4(r1)
/* 80528C54 00524194  38 81 00 A4 */	addi r4, r1, 0xa4
/* 80528C58 00524198  38 06 00 01 */	addi r0, r6, 1
/* 80528C5C 0052419C  98 A1 00 A8 */	stb r5, 0xa8(r1)
/* 80528C60 005241A0  38 A0 00 40 */	li r5, 0x40
/* 80528C64 005241A4  9B E1 00 AC */	stb r31, 0xac(r1)
/* 80528C68 005241A8  90 07 00 00 */	stw r0, 0(r7)
/* 80528C6C 005241AC  90 C1 00 B0 */	stw r6, 0xb0(r1)
/* 80528C70 005241B0  4B FF EE 39 */	bl TRKAppendBuffer
/* 80528C74 005241B4  7C 7F 1B 78 */	mr r31, r3
lbl_80528C78:
/* 80528C78 005241B8  2C 1F 00 00 */	cmpwi r31, 0
/* 80528C7C 005241BC  41 82 00 B0 */	beq lbl_80528D2C
/* 80528C80 005241C0  38 1F F9 00 */	addi r0, r31, -1792
/* 80528C84 005241C4  28 00 00 06 */	cmplwi r0, 6
/* 80528C88 005241C8  41 81 00 44 */	bgt lbl_80528CCC
/* 80528C8C 005241CC  3C 60 80 5F */	lis r3, lbl_805F5950@ha
/* 80528C90 005241D0  54 00 10 3A */	slwi r0, r0, 2
/* 80528C94 005241D4  38 63 59 50 */	addi r3, r3, lbl_805F5950@l
/* 80528C98 005241D8  7C 03 00 2E */	lwzx r0, r3, r0
/* 80528C9C 005241DC  7C 09 03 A6 */	mtctr r0
/* 80528CA0 005241E0  4E 80 04 20 */	bctr 
/* 80528CA4 005241E4  3B E0 00 15 */	li r31, 0x15
/* 80528CA8 005241E8  48 00 00 28 */	b lbl_80528CD0
/* 80528CAC 005241EC  3B E0 00 13 */	li r31, 0x13
/* 80528CB0 005241F0  48 00 00 20 */	b lbl_80528CD0
/* 80528CB4 005241F4  3B E0 00 21 */	li r31, 0x21
/* 80528CB8 005241F8  48 00 00 18 */	b lbl_80528CD0
/* 80528CBC 005241FC  3B E0 00 22 */	li r31, 0x22
/* 80528CC0 00524200  48 00 00 10 */	b lbl_80528CD0
/* 80528CC4 00524204  3B E0 00 20 */	li r31, 0x20
/* 80528CC8 00524208  48 00 00 08 */	b lbl_80528CD0
lbl_80528CCC:
/* 80528CCC 0052420C  3B E0 00 03 */	li r31, 3
lbl_80528CD0:
/* 80528CD0 00524210  38 61 00 24 */	addi r3, r1, 0x24
/* 80528CD4 00524214  38 80 00 00 */	li r4, 0
/* 80528CD8 00524218  38 A0 00 40 */	li r5, 0x40
/* 80528CDC 0052421C  4B AD B7 91 */	bl TRK_memset
/* 80528CE0 00524220  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528CE4 00524224  38 00 00 80 */	li r0, 0x80
/* 80528CE8 00524228  39 03 C1 D8 */	addi r8, r3, lbl_8069C1D8@l
/* 80528CEC 0052422C  38 A0 00 40 */	li r5, 0x40
/* 80528CF0 00524230  80 E8 00 00 */	lwz r7, 0(r8)
/* 80528CF4 00524234  38 61 00 24 */	addi r3, r1, 0x24
/* 80528CF8 00524238  98 01 00 28 */	stb r0, 0x28(r1)
/* 80528CFC 0052423C  38 80 00 40 */	li r4, 0x40
/* 80528D00 00524240  38 C7 00 01 */	addi r6, r7, 1
/* 80528D04 00524244  90 E1 00 30 */	stw r7, 0x30(r1)
/* 80528D08 00524248  38 06 00 01 */	addi r0, r6, 1
/* 80528D0C 0052424C  90 C8 00 00 */	stw r6, 0(r8)
/* 80528D10 00524250  90 A1 00 24 */	stw r5, 0x24(r1)
/* 80528D14 00524254  9B E1 00 2C */	stb r31, 0x2c(r1)
/* 80528D18 00524258  90 08 00 00 */	stw r0, 0(r8)
/* 80528D1C 0052425C  90 C1 00 30 */	stw r6, 0x30(r1)
/* 80528D20 00524260  48 00 31 2D */	bl TRKWriteUARTN
/* 80528D24 00524264  38 60 00 00 */	li r3, 0
/* 80528D28 00524268  48 00 00 0C */	b lbl_80528D34
lbl_80528D2C:
/* 80528D2C 0052426C  7F A3 EB 78 */	mr r3, r29
/* 80528D30 00524270  4B FF E7 F1 */	bl TRKMessageSend
lbl_80528D34:
/* 80528D34 00524274  81 41 00 00 */	lwz r10, 0(r1)
/* 80528D38 00524278  80 0A 00 04 */	lwz r0, 4(r10)
/* 80528D3C 0052427C  83 EA FF FC */	lwz r31, -4(r10)
/* 80528D40 00524280  83 CA FF F8 */	lwz r30, -8(r10)
/* 80528D44 00524284  83 AA FF F4 */	lwz r29, -0xc(r10)
/* 80528D48 00524288  7C 08 03 A6 */	mtlr r0
/* 80528D4C 0052428C  7D 41 53 78 */	mr r1, r10
/* 80528D50 00524290  4E 80 00 20 */	blr 

.global TRKDoReadMemory
TRKDoReadMemory:
/* 80528D54 00524294  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 80528D58 00524298  7C 2C 0B 78 */	mr r12, r1
/* 80528D5C 0052429C  21 6B F6 C0 */	subfic r11, r11, -2368
/* 80528D60 005242A0  7C 21 59 6E */	stwux r1, r1, r11
/* 80528D64 005242A4  7C 08 02 A6 */	mflr r0
/* 80528D68 005242A8  90 0C 00 04 */	stw r0, 4(r12)
/* 80528D6C 005242AC  93 EC FF FC */	stw r31, -4(r12)
/* 80528D70 005242B0  7C 7F 1B 78 */	mr r31, r3
/* 80528D74 005242B4  93 CC FF F8 */	stw r30, -8(r12)
/* 80528D78 005242B8  93 AC FF F4 */	stw r29, -0xc(r12)
/* 80528D7C 005242BC  93 8C FF F0 */	stw r28, -0x10(r12)
/* 80528D80 005242C0  8B C3 00 18 */	lbz r30, 0x18(r3)
/* 80528D84 005242C4  83 83 00 20 */	lwz r28, 0x20(r3)
/* 80528D88 005242C8  57 C0 07 BD */	rlwinm. r0, r30, 0, 0x1e, 0x1e
/* 80528D8C 005242CC  A0 63 00 1C */	lhz r3, 0x1c(r3)
/* 80528D90 005242D0  41 82 00 64 */	beq lbl_80528DF4
/* 80528D94 005242D4  38 61 00 64 */	addi r3, r1, 0x64
/* 80528D98 005242D8  38 80 00 00 */	li r4, 0
/* 80528D9C 005242DC  38 A0 00 40 */	li r5, 0x40
/* 80528DA0 005242E0  4B AD B6 CD */	bl TRK_memset
/* 80528DA4 005242E4  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528DA8 005242E8  38 00 00 80 */	li r0, 0x80
/* 80528DAC 005242EC  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80528DB0 005242F0  38 C0 00 40 */	li r6, 0x40
/* 80528DB4 005242F4  81 09 00 00 */	lwz r8, 0(r9)
/* 80528DB8 005242F8  38 A0 00 12 */	li r5, 0x12
/* 80528DBC 005242FC  98 01 00 68 */	stb r0, 0x68(r1)
/* 80528DC0 00524300  38 61 00 64 */	addi r3, r1, 0x64
/* 80528DC4 00524304  38 E8 00 01 */	addi r7, r8, 1
/* 80528DC8 00524308  38 80 00 40 */	li r4, 0x40
/* 80528DCC 0052430C  91 01 00 70 */	stw r8, 0x70(r1)
/* 80528DD0 00524310  38 07 00 01 */	addi r0, r7, 1
/* 80528DD4 00524314  90 E9 00 00 */	stw r7, 0(r9)
/* 80528DD8 00524318  90 C1 00 64 */	stw r6, 0x64(r1)
/* 80528DDC 0052431C  98 A1 00 6C */	stb r5, 0x6c(r1)
/* 80528DE0 00524320  90 09 00 00 */	stw r0, 0(r9)
/* 80528DE4 00524324  90 E1 00 70 */	stw r7, 0x70(r1)
/* 80528DE8 00524328  48 00 30 65 */	bl TRKWriteUARTN
/* 80528DEC 0052432C  38 60 00 00 */	li r3, 0
/* 80528DF0 00524330  48 00 01 88 */	b lbl_80528F78
lbl_80528DF4:
/* 80528DF4 00524334  57 C0 EF FE */	rlwinm r0, r30, 0x1d, 0x1f, 0x1f
/* 80528DF8 00524338  90 61 00 20 */	stw r3, 0x20(r1)
/* 80528DFC 0052433C  7F 84 E3 78 */	mr r4, r28
/* 80528E00 00524340  38 61 01 00 */	addi r3, r1, 0x100
/* 80528E04 00524344  38 A1 00 20 */	addi r5, r1, 0x20
/* 80528E08 00524348  68 06 00 01 */	xori r6, r0, 1
/* 80528E0C 0052434C  38 E0 00 01 */	li r7, 1
/* 80528E10 00524350  48 00 22 6D */	bl TRKTargetAccessMemory
/* 80528E14 00524354  7C 60 1B 78 */	mr r0, r3
/* 80528E18 00524358  7F E3 FB 78 */	mr r3, r31
/* 80528E1C 0052435C  7C 1D 03 78 */	mr r29, r0
/* 80528E20 00524360  38 80 00 00 */	li r4, 0
/* 80528E24 00524364  4B FF ED 59 */	bl TRKResetBuffer
/* 80528E28 00524368  2C 1D 00 00 */	cmpwi r29, 0
/* 80528E2C 0052436C  40 82 00 90 */	bne lbl_80528EBC
/* 80528E30 00524370  38 61 00 A4 */	addi r3, r1, 0xa4
/* 80528E34 00524374  38 80 00 00 */	li r4, 0
/* 80528E38 00524378  38 A0 00 40 */	li r5, 0x40
/* 80528E3C 0052437C  4B AD B6 31 */	bl TRK_memset
/* 80528E40 00524380  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528E44 00524384  80 81 00 20 */	lwz r4, 0x20(r1)
/* 80528E48 00524388  38 E3 C1 D8 */	addi r7, r3, lbl_8069C1D8@l
/* 80528E4C 0052438C  39 00 00 80 */	li r8, 0x80
/* 80528E50 00524390  80 C7 00 00 */	lwz r6, 0(r7)
/* 80528E54 00524394  38 04 00 40 */	addi r0, r4, 0x40
/* 80528E58 00524398  90 01 00 A4 */	stw r0, 0xa4(r1)
/* 80528E5C 0052439C  7F E3 FB 78 */	mr r3, r31
/* 80528E60 005243A0  38 06 00 01 */	addi r0, r6, 1
/* 80528E64 005243A4  38 81 00 A4 */	addi r4, r1, 0xa4
/* 80528E68 005243A8  9B A1 00 AC */	stb r29, 0xac(r1)
/* 80528E6C 005243AC  38 A0 00 40 */	li r5, 0x40
/* 80528E70 005243B0  99 01 00 A8 */	stb r8, 0xa8(r1)
/* 80528E74 005243B4  90 07 00 00 */	stw r0, 0(r7)
/* 80528E78 005243B8  90 C1 00 B0 */	stw r6, 0xb0(r1)
/* 80528E7C 005243BC  4B FF EC 2D */	bl TRKAppendBuffer
/* 80528E80 005243C0  57 C0 06 73 */	rlwinm. r0, r30, 0, 0x19, 0x19
/* 80528E84 005243C4  41 82 00 24 */	beq lbl_80528EA8
/* 80528E88 005243C8  57 80 06 FE */	clrlwi r0, r28, 0x1b
/* 80528E8C 005243CC  38 81 01 00 */	addi r4, r1, 0x100
/* 80528E90 005243D0  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 80528E94 005243D4  7F E3 FB 78 */	mr r3, r31
/* 80528E98 005243D8  7C 84 02 14 */	add r4, r4, r0
/* 80528E9C 005243DC  4B FF EC 0D */	bl TRKAppendBuffer
/* 80528EA0 005243E0  7C 7D 1B 78 */	mr r29, r3
/* 80528EA4 005243E4  48 00 00 18 */	b lbl_80528EBC
lbl_80528EA8:
/* 80528EA8 005243E8  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 80528EAC 005243EC  7F E3 FB 78 */	mr r3, r31
/* 80528EB0 005243F0  38 81 01 00 */	addi r4, r1, 0x100
/* 80528EB4 005243F4  4B FF EB F5 */	bl TRKAppendBuffer
/* 80528EB8 005243F8  7C 7D 1B 78 */	mr r29, r3
lbl_80528EBC:
/* 80528EBC 005243FC  2C 1D 00 00 */	cmpwi r29, 0
/* 80528EC0 00524400  41 82 00 B0 */	beq lbl_80528F70
/* 80528EC4 00524404  38 1D F9 00 */	addi r0, r29, -1792
/* 80528EC8 00524408  28 00 00 06 */	cmplwi r0, 6
/* 80528ECC 0052440C  41 81 00 44 */	bgt lbl_80528F10
/* 80528ED0 00524410  3C 60 80 5F */	lis r3, lbl_805F596C@ha
/* 80528ED4 00524414  54 00 10 3A */	slwi r0, r0, 2
/* 80528ED8 00524418  38 63 59 6C */	addi r3, r3, lbl_805F596C@l
/* 80528EDC 0052441C  7C 03 00 2E */	lwzx r0, r3, r0
/* 80528EE0 00524420  7C 09 03 A6 */	mtctr r0
/* 80528EE4 00524424  4E 80 04 20 */	bctr 
/* 80528EE8 00524428  3B A0 00 15 */	li r29, 0x15
/* 80528EEC 0052442C  48 00 00 28 */	b lbl_80528F14
/* 80528EF0 00524430  3B A0 00 13 */	li r29, 0x13
/* 80528EF4 00524434  48 00 00 20 */	b lbl_80528F14
/* 80528EF8 00524438  3B A0 00 21 */	li r29, 0x21
/* 80528EFC 0052443C  48 00 00 18 */	b lbl_80528F14
/* 80528F00 00524440  3B A0 00 22 */	li r29, 0x22
/* 80528F04 00524444  48 00 00 10 */	b lbl_80528F14
/* 80528F08 00524448  3B A0 00 20 */	li r29, 0x20
/* 80528F0C 0052444C  48 00 00 08 */	b lbl_80528F14
lbl_80528F10:
/* 80528F10 00524450  3B A0 00 03 */	li r29, 3
lbl_80528F14:
/* 80528F14 00524454  38 61 00 24 */	addi r3, r1, 0x24
/* 80528F18 00524458  38 80 00 00 */	li r4, 0
/* 80528F1C 0052445C  38 A0 00 40 */	li r5, 0x40
/* 80528F20 00524460  4B AD B5 4D */	bl TRK_memset
/* 80528F24 00524464  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528F28 00524468  38 00 00 80 */	li r0, 0x80
/* 80528F2C 0052446C  39 03 C1 D8 */	addi r8, r3, lbl_8069C1D8@l
/* 80528F30 00524470  38 A0 00 40 */	li r5, 0x40
/* 80528F34 00524474  80 E8 00 00 */	lwz r7, 0(r8)
/* 80528F38 00524478  38 61 00 24 */	addi r3, r1, 0x24
/* 80528F3C 0052447C  98 01 00 28 */	stb r0, 0x28(r1)
/* 80528F40 00524480  38 80 00 40 */	li r4, 0x40
/* 80528F44 00524484  38 C7 00 01 */	addi r6, r7, 1
/* 80528F48 00524488  90 E1 00 30 */	stw r7, 0x30(r1)
/* 80528F4C 0052448C  38 06 00 01 */	addi r0, r6, 1
/* 80528F50 00524490  90 C8 00 00 */	stw r6, 0(r8)
/* 80528F54 00524494  90 A1 00 24 */	stw r5, 0x24(r1)
/* 80528F58 00524498  9B A1 00 2C */	stb r29, 0x2c(r1)
/* 80528F5C 0052449C  90 08 00 00 */	stw r0, 0(r8)
/* 80528F60 005244A0  90 C1 00 30 */	stw r6, 0x30(r1)
/* 80528F64 005244A4  48 00 2E E9 */	bl TRKWriteUARTN
/* 80528F68 005244A8  38 60 00 00 */	li r3, 0
/* 80528F6C 005244AC  48 00 00 0C */	b lbl_80528F78
lbl_80528F70:
/* 80528F70 005244B0  7F E3 FB 78 */	mr r3, r31
/* 80528F74 005244B4  4B FF E5 AD */	bl TRKMessageSend
lbl_80528F78:
/* 80528F78 005244B8  81 41 00 00 */	lwz r10, 0(r1)
/* 80528F7C 005244BC  80 0A 00 04 */	lwz r0, 4(r10)
/* 80528F80 005244C0  83 EA FF FC */	lwz r31, -4(r10)
/* 80528F84 005244C4  83 CA FF F8 */	lwz r30, -8(r10)
/* 80528F88 005244C8  83 AA FF F4 */	lwz r29, -0xc(r10)
/* 80528F8C 005244CC  83 8A FF F0 */	lwz r28, -0x10(r10)
/* 80528F90 005244D0  7C 08 03 A6 */	mtlr r0
/* 80528F94 005244D4  7D 41 53 78 */	mr r1, r10
/* 80528F98 005244D8  4E 80 00 20 */	blr 

.global TRKDoSupportMask
TRKDoSupportMask:
/* 80528F9C 005244DC  38 60 00 00 */	li r3, 0
/* 80528FA0 005244E0  4E 80 00 20 */	blr 

.global TRKDoVersions
TRKDoVersions:
/* 80528FA4 005244E4  38 60 00 00 */	li r3, 0
/* 80528FA8 005244E8  4E 80 00 20 */	blr 

.global TRKDoOverride
TRKDoOverride:
/* 80528FAC 005244EC  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80528FB0 005244F0  7C 08 02 A6 */	mflr r0
/* 80528FB4 005244F4  38 80 00 00 */	li r4, 0
/* 80528FB8 005244F8  38 A0 00 40 */	li r5, 0x40
/* 80528FBC 005244FC  90 01 00 54 */	stw r0, 0x54(r1)
/* 80528FC0 00524500  38 61 00 08 */	addi r3, r1, 8
/* 80528FC4 00524504  4B AD B4 A9 */	bl TRK_memset
/* 80528FC8 00524508  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80528FCC 0052450C  38 00 00 80 */	li r0, 0x80
/* 80528FD0 00524510  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80528FD4 00524514  38 C0 00 40 */	li r6, 0x40
/* 80528FD8 00524518  81 09 00 00 */	lwz r8, 0(r9)
/* 80528FDC 0052451C  38 A0 00 00 */	li r5, 0
/* 80528FE0 00524520  98 01 00 0C */	stb r0, 0xc(r1)
/* 80528FE4 00524524  38 61 00 08 */	addi r3, r1, 8
/* 80528FE8 00524528  38 E8 00 01 */	addi r7, r8, 1
/* 80528FEC 0052452C  38 80 00 40 */	li r4, 0x40
/* 80528FF0 00524530  91 01 00 14 */	stw r8, 0x14(r1)
/* 80528FF4 00524534  38 07 00 01 */	addi r0, r7, 1
/* 80528FF8 00524538  90 E9 00 00 */	stw r7, 0(r9)
/* 80528FFC 0052453C  90 C1 00 08 */	stw r6, 8(r1)
/* 80529000 00524540  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80529004 00524544  90 09 00 00 */	stw r0, 0(r9)
/* 80529008 00524548  90 E1 00 14 */	stw r7, 0x14(r1)
/* 8052900C 0052454C  48 00 2E 41 */	bl TRKWriteUARTN
/* 80529010 00524550  48 00 2A E1 */	bl __TRK_copy_vectors
/* 80529014 00524554  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80529018 00524558  38 60 00 00 */	li r3, 0
/* 8052901C 0052455C  7C 08 03 A6 */	mtlr r0
/* 80529020 00524560  38 21 00 50 */	addi r1, r1, 0x50
/* 80529024 00524564  4E 80 00 20 */	blr 

.global TRKDoReset
TRKDoReset:
/* 80529028 00524568  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 8052902C 0052456C  7C 08 02 A6 */	mflr r0
/* 80529030 00524570  38 80 00 00 */	li r4, 0
/* 80529034 00524574  38 A0 00 40 */	li r5, 0x40
/* 80529038 00524578  90 01 00 54 */	stw r0, 0x54(r1)
/* 8052903C 0052457C  38 61 00 08 */	addi r3, r1, 8
/* 80529040 00524580  4B AD B4 2D */	bl TRK_memset
/* 80529044 00524584  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80529048 00524588  38 00 00 80 */	li r0, 0x80
/* 8052904C 0052458C  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80529050 00524590  38 C0 00 40 */	li r6, 0x40
/* 80529054 00524594  81 09 00 00 */	lwz r8, 0(r9)
/* 80529058 00524598  38 A0 00 00 */	li r5, 0
/* 8052905C 0052459C  98 01 00 0C */	stb r0, 0xc(r1)
/* 80529060 005245A0  38 61 00 08 */	addi r3, r1, 8
/* 80529064 005245A4  38 E8 00 01 */	addi r7, r8, 1
/* 80529068 005245A8  38 80 00 40 */	li r4, 0x40
/* 8052906C 005245AC  91 01 00 14 */	stw r8, 0x14(r1)
/* 80529070 005245B0  38 07 00 01 */	addi r0, r7, 1
/* 80529074 005245B4  90 E9 00 00 */	stw r7, 0(r9)
/* 80529078 005245B8  90 C1 00 08 */	stw r6, 8(r1)
/* 8052907C 005245BC  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80529080 005245C0  90 09 00 00 */	stw r0, 0(r9)
/* 80529084 005245C4  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80529088 005245C8  48 00 2D C5 */	bl TRKWriteUARTN
/* 8052908C 005245CC  4B AD D3 69 */	bl __TRKreset
/* 80529090 005245D0  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80529094 005245D4  38 60 00 00 */	li r3, 0
/* 80529098 005245D8  7C 08 03 A6 */	mtlr r0
/* 8052909C 005245DC  38 21 00 50 */	addi r1, r1, 0x50
/* 805290A0 005245E0  4E 80 00 20 */	blr 

.global TRKDoDisconnect
TRKDoDisconnect:
/* 805290A4 005245E4  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 805290A8 005245E8  7C 08 02 A6 */	mflr r0
/* 805290AC 005245EC  3C 60 80 6A */	lis r3, lbl_8069C1DC@ha
/* 805290B0 005245F0  38 A0 00 40 */	li r5, 0x40
/* 805290B4 005245F4  90 01 00 64 */	stw r0, 0x64(r1)
/* 805290B8 005245F8  38 83 C1 DC */	addi r4, r3, lbl_8069C1DC@l
/* 805290BC 005245FC  38 00 00 00 */	li r0, 0
/* 805290C0 00524600  38 61 00 14 */	addi r3, r1, 0x14
/* 805290C4 00524604  90 04 00 00 */	stw r0, 0(r4)
/* 805290C8 00524608  38 80 00 00 */	li r4, 0
/* 805290CC 0052460C  4B AD B3 A1 */	bl TRK_memset
/* 805290D0 00524610  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 805290D4 00524614  38 00 00 80 */	li r0, 0x80
/* 805290D8 00524618  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 805290DC 0052461C  38 C0 00 40 */	li r6, 0x40
/* 805290E0 00524620  81 09 00 00 */	lwz r8, 0(r9)
/* 805290E4 00524624  38 A0 00 00 */	li r5, 0
/* 805290E8 00524628  98 01 00 18 */	stb r0, 0x18(r1)
/* 805290EC 0052462C  38 61 00 14 */	addi r3, r1, 0x14
/* 805290F0 00524630  38 E8 00 01 */	addi r7, r8, 1
/* 805290F4 00524634  38 80 00 40 */	li r4, 0x40
/* 805290F8 00524638  91 01 00 20 */	stw r8, 0x20(r1)
/* 805290FC 0052463C  38 07 00 01 */	addi r0, r7, 1
/* 80529100 00524640  90 E9 00 00 */	stw r7, 0(r9)
/* 80529104 00524644  90 C1 00 14 */	stw r6, 0x14(r1)
/* 80529108 00524648  98 A1 00 1C */	stb r5, 0x1c(r1)
/* 8052910C 0052464C  90 09 00 00 */	stw r0, 0(r9)
/* 80529110 00524650  90 E1 00 20 */	stw r7, 0x20(r1)
/* 80529114 00524654  48 00 2D 39 */	bl TRKWriteUARTN
/* 80529118 00524658  38 61 00 08 */	addi r3, r1, 8
/* 8052911C 0052465C  38 80 00 01 */	li r4, 1
/* 80529120 00524660  4B FF E0 79 */	bl TRKConstructEvent
/* 80529124 00524664  38 61 00 08 */	addi r3, r1, 8
/* 80529128 00524668  4B FF E0 89 */	bl TRKPostEvent
/* 8052912C 0052466C  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80529130 00524670  38 60 00 00 */	li r3, 0
/* 80529134 00524674  7C 08 03 A6 */	mtlr r0
/* 80529138 00524678  38 21 00 60 */	addi r1, r1, 0x60
/* 8052913C 0052467C  4E 80 00 20 */	blr 

.global TRKDoConnect
TRKDoConnect:
/* 80529140 00524680  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80529144 00524684  7C 08 02 A6 */	mflr r0
/* 80529148 00524688  3C 60 80 6A */	lis r3, lbl_8069C1DC@ha
/* 8052914C 0052468C  38 A0 00 40 */	li r5, 0x40
/* 80529150 00524690  90 01 00 54 */	stw r0, 0x54(r1)
/* 80529154 00524694  38 83 C1 DC */	addi r4, r3, lbl_8069C1DC@l
/* 80529158 00524698  38 00 00 01 */	li r0, 1
/* 8052915C 0052469C  38 61 00 08 */	addi r3, r1, 8
/* 80529160 005246A0  90 04 00 00 */	stw r0, 0(r4)
/* 80529164 005246A4  38 80 00 00 */	li r4, 0
/* 80529168 005246A8  4B AD B3 05 */	bl TRK_memset
/* 8052916C 005246AC  3C 60 80 6A */	lis r3, lbl_8069C1D8@ha
/* 80529170 005246B0  38 00 00 80 */	li r0, 0x80
/* 80529174 005246B4  39 23 C1 D8 */	addi r9, r3, lbl_8069C1D8@l
/* 80529178 005246B8  38 C0 00 40 */	li r6, 0x40
/* 8052917C 005246BC  81 09 00 00 */	lwz r8, 0(r9)
/* 80529180 005246C0  38 A0 00 00 */	li r5, 0
/* 80529184 005246C4  98 01 00 0C */	stb r0, 0xc(r1)
/* 80529188 005246C8  38 61 00 08 */	addi r3, r1, 8
/* 8052918C 005246CC  38 E8 00 01 */	addi r7, r8, 1
/* 80529190 005246D0  38 80 00 40 */	li r4, 0x40
/* 80529194 005246D4  91 01 00 14 */	stw r8, 0x14(r1)
/* 80529198 005246D8  38 07 00 01 */	addi r0, r7, 1
/* 8052919C 005246DC  90 E9 00 00 */	stw r7, 0(r9)
/* 805291A0 005246E0  90 C1 00 08 */	stw r6, 8(r1)
/* 805291A4 005246E4  98 A1 00 10 */	stb r5, 0x10(r1)
/* 805291A8 005246E8  90 09 00 00 */	stw r0, 0(r9)
/* 805291AC 005246EC  90 E1 00 14 */	stw r7, 0x14(r1)
/* 805291B0 005246F0  48 00 2C 9D */	bl TRKWriteUARTN
/* 805291B4 005246F4  80 01 00 54 */	lwz r0, 0x54(r1)
/* 805291B8 005246F8  38 60 00 00 */	li r3, 0
/* 805291BC 005246FC  7C 08 03 A6 */	mtlr r0
/* 805291C0 00524700  38 21 00 50 */	addi r1, r1, 0x50
/* 805291C4 00524704  4E 80 00 20 */	blr 

.global SetTRKConnected
SetTRKConnected:
/* 805291C8 00524708  3C 80 80 6A */	lis r4, lbl_8069C1DC@ha
/* 805291CC 0052470C  90 64 C1 DC */	stw r3, lbl_8069C1DC@l(r4)
/* 805291D0 00524710  4E 80 00 20 */	blr 

.global GetTRKConnected
GetTRKConnected:
/* 805291D4 00524714  3C 60 80 6A */	lis r3, lbl_8069C1DC@ha
/* 805291D8 00524718  38 63 C1 DC */	addi r3, r3, lbl_8069C1DC@l
/* 805291DC 0052471C  80 63 00 00 */	lwz r3, 0(r3)
/* 805291E0 00524720  4E 80 00 20 */	blr 
