{"index": 272, "svad": "This property verifies that the bready signal is driven to 0 one clock cycle after the reset signal M_AXI_ARESETN is asserted. The assertion triggers on every positive edge of the M_AXI_ACLK clock. When M_AXI_ARESETN becomes 0, the property requires that bready must be 0 on the next clock cycle. The assertion is disabled when M_AXI_ARESETN is 1.", "reference_sva": "property p_bready_reset_logic;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN==1)\n        (M_AXI_ARESETN == 0) |-> ##1 (bready == 0);\nendproperty\nassert_p_bready_reset_logic: assert property (p_bready_reset_logic) else $error(\"Assertion failed: bready signal is not 0 one cycle after reset is asserted\");", "generated_sva": "property bready_after_reset;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN)\n    !M_AXI_ARESETN |=> !bready;\nendproperty\n\nassert property (bready_after_reset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_bready_reset_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `bready`\n\n* **Clocks & Resets:**\n    * Primary Clock: `M_AXI_ACLK` (posedge)\n    * Reset Signal: `M_AXI_ARESETN` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(M_AXI_ARESETN == 0)`\n    * Response condition: `##1 (bready == 0)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(M_AXI_ARESETN == 0)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (bready == 0)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (M_AXI_ARESETN==1)`\n    * Property is disabled when reset `M_AXI_ARESETN` is active high\n\n* **Assertion Structure:**\n    * `@(posedge M_AXI_ACLK) (M_AXI_ARESETN == 0) |-> ##1 (bready == 0)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_bready_reset_logic;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN==1)\n        (M_AXI_ARESETN == 0) |-> ##1 (bready == 0);\nendproperty\nassert_p_bready_reset_logic: assert property (p_bready_reset_logic) else $error(\"Assertion failed: bready signal is not 0 one cycle after reset is asserted\");\n```\n\n**Summary:**\nProperty `p_bready_reset_logic` uses overlapping implication synchronized to `M_AXI_ACLK`.", "error_message": null, "generation_time": 2.2289671897888184, "verification_time": 0.018240690231323242, "from_cache": false}