{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 23:22:47 2012 " "Info: Processing started: Sun Feb 12 23:22:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off treadmill -c treadmill " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off treadmill -c treadmill" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "hex_7seg.v " "Warning: Can't analyze file -- file hex_7seg.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 treadmill.v(103) " "Warning (10229): Verilog HDL Expression warning at treadmill.v(103): truncated literal to match 3 bits" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 treadmill.v(114) " "Warning (10229): Verilog HDL Expression warning at treadmill.v(114): truncated literal to match 3 bits" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treadmill.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file treadmill.v" { { "Info" "ISGN_ENTITY_NAME" "1 treadmill " "Info: Found entity 1: treadmill" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(6) " "Warning (10268): Verilog HDL information at timer.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/timer.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/timer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file slow_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 slow_clock " "Info: Found entity 1: slow_clock" {  } { { "slow_clock.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/slow_clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 distance.v(8) " "Warning (10229): Verilog HDL Expression warning at distance.v(8): truncated literal to match 3 bits" {  } { { "distance.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/distance.v" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance " "Info: Found entity 1: distance" {  } { { "distance.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/distance.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modify_speed.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modify_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 modify_speed " "Info: Found entity 1: modify_speed" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modify_slope.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modify_slope.v" { { "Info" "ISGN_ENTITY_NAME" "1 modify_slope " "Info: Found entity 1: modify_slope" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dist_clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dist_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 dist_clock " "Info: Found entity 1: dist_clock" {  } { { "dist_clock.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/dist_clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor " "Info: Found entity 1: motor" {  } { { "motor.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/motor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Info: Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/hex_display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "treadmill " "Info: Elaborating entity \"treadmill\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..9\] treadmill.v(10) " "Warning (10034): Output port \"LEDR\[17..9\]\" at treadmill.v(10) has no driver" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_clock slow_clock:s_clock " "Info: Elaborating entity \"slow_clock\" for hierarchy \"slow_clock:s_clock\"" {  } { { "treadmill.v" "s_clock" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 slow_clock.v(12) " "Warning (10230): Verilog HDL assignment warning at slow_clock.v(12): truncated value with size 32 to match size of target (26)" {  } { { "slow_clock.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/slow_clock.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dist_clock dist_clock:d_clock " "Info: Elaborating entity \"dist_clock\" for hierarchy \"dist_clock:d_clock\"" {  } { { "treadmill.v" "d_clock" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 dist_clock.v(11) " "Warning (10230): Verilog HDL assignment warning at dist_clock.v(11): truncated value with size 32 to match size of target (31)" {  } { { "dist_clock.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/dist_clock.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:time1 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:time1\"" {  } { { "treadmill.v" "time1" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance distance:dist1 " "Info: Elaborating entity \"distance\" for hierarchy \"distance:dist1\"" {  } { { "treadmill.v" "dist1" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dash distance.v(8) " "Warning (10036): Verilog HDL or VHDL warning at distance.v(8): object \"dash\" assigned a value but never read" {  } { { "distance.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/distance.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.v(12) " "Warning (10230): Verilog HDL assignment warning at distance.v(12): truncated value with size 32 to match size of target (4)" {  } { { "distance.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/distance.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.v(16) " "Warning (10230): Verilog HDL assignment warning at distance.v(16): truncated value with size 32 to match size of target (4)" {  } { { "distance.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/distance.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 distance.v(22) " "Warning (10230): Verilog HDL assignment warning at distance.v(22): truncated value with size 32 to match size of target (4)" {  } { { "distance.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/distance.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modify_speed modify_speed:speed_control " "Info: Elaborating entity \"modify_speed\" for hierarchy \"modify_speed:speed_control\"" {  } { { "treadmill.v" "speed_control" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_speed.v(21) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(21): truncated value with size 32 to match size of target (4)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modify_speed.v(22) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(22): truncated value with size 32 to match size of target (8)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_speed.v(26) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(26): truncated value with size 32 to match size of target (4)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modify_speed.v(27) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(27): truncated value with size 32 to match size of target (8)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_speed.v(33) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(33): truncated value with size 32 to match size of target (4)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modify_speed.v(34) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(34): truncated value with size 32 to match size of target (8)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_speed.v(40) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(40): truncated value with size 32 to match size of target (4)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modify_speed.v(41) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(41): truncated value with size 32 to match size of target (8)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_speed.v(45) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(45): truncated value with size 32 to match size of target (4)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modify_speed.v(46) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(46): truncated value with size 32 to match size of target (8)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_speed.v(52) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(52): truncated value with size 32 to match size of target (4)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modify_speed.v(53) " "Warning (10230): Verilog HDL assignment warning at modify_speed.v(53): truncated value with size 32 to match size of target (8)" {  } { { "modify_speed.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_speed.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modify_slope modify_slope:slope_control " "Info: Elaborating entity \"modify_slope\" for hierarchy \"modify_slope:slope_control\"" {  } { { "treadmill.v" "slope_control" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_slope.v(19) " "Warning (10230): Verilog HDL assignment warning at modify_slope.v(19): truncated value with size 32 to match size of target (4)" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_slope.v(20) " "Warning (10230): Verilog HDL assignment warning at modify_slope.v(20): truncated value with size 32 to match size of target (4)" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_slope.v(25) " "Warning (10230): Verilog HDL assignment warning at modify_slope.v(25): truncated value with size 32 to match size of target (4)" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_slope.v(26) " "Warning (10230): Verilog HDL assignment warning at modify_slope.v(26): truncated value with size 32 to match size of target (4)" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_slope.v(32) " "Warning (10230): Verilog HDL assignment warning at modify_slope.v(32): truncated value with size 32 to match size of target (4)" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_slope.v(33) " "Warning (10230): Verilog HDL assignment warning at modify_slope.v(33): truncated value with size 32 to match size of target (4)" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_slope.v(38) " "Warning (10230): Verilog HDL assignment warning at modify_slope.v(38): truncated value with size 32 to match size of target (4)" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modify_slope.v(39) " "Warning (10230): Verilog HDL assignment warning at modify_slope.v(39): truncated value with size 32 to match size of target (4)" {  } { { "modify_slope.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/modify_slope.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor motor:pmw " "Info: Elaborating entity \"motor\" for hierarchy \"motor:pmw\"" {  } { { "treadmill.v" "pmw" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 motor.v(11) " "Warning (10230): Verilog HDL assignment warning at motor.v(11): truncated value with size 32 to match size of target (8)" {  } { { "motor.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/motor.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:dsp0 " "Info: Elaborating entity \"hex_display\" for hierarchy \"hex_display:dsp0\"" {  } { { "treadmill.v" "dsp0" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "treadmill.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/assignment_2/treadmill.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "399 " "Info: Implemented 399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Info: Implemented 83 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Info: Implemented 292 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 23:22:54 2012 " "Info: Processing ended: Sun Feb 12 23:22:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
