// Seed: 2948024082
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_2.id_17 = 0;
  logic [-1 : -1  ==?  -1] id_3 = -1, id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd20,
    parameter id_5 = 32'd36
) (
    output tri1 id_0,
    input wand _id_1,
    input wor id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri _id_5,
    input wor id_6
);
  wire [id_5 : id_1  <=  -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_2 (
    output supply0 id_0,
    output wor id_1
    , id_23,
    input tri0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8,
    output wand id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    input tri0 id_13,
    input wor id_14,
    input supply0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input uwire id_18,
    input wire id_19,
    output wor id_20,
    input supply1 id_21
);
  assign id_20 = id_9++;
  module_0 modCall_1 (
      id_23,
      id_23
  );
endmodule
