

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_130_19'
================================================================
* Date:           Fri May 10 16:22:35 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_23 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.048 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_130_19  |        3|        3|         2|          1|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1494|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    44|       0|     749|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     494|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    44|     494|    2333|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U111  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U112  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U113  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U114  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U115  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U116  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U117  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U118  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U119  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U120  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U121  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U126       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U127       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U130       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_x_U124     |mux_16_4_32_1_1_x     |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_x_U125     |mux_16_4_32_1_1_x     |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_x_U128     |mux_16_4_32_1_1_x     |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_x_U129     |mux_16_4_32_1_1_x     |        0|   0|  0|  65|    0|
    |mux_7_3_32_1_1_U122        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_7_3_32_1_1_U123        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  44|  0| 749|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln130_fu_492_p2         |         +|   0|  0|  10|           3|           3|
    |add_ln143_10_fu_1078_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln143_1_fu_790_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln143_2_fu_796_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln143_3_fu_845_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln143_4_fu_851_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln143_5_fu_936_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln143_6_fu_942_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln143_7_fu_1013_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln143_8_fu_1019_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln143_9_fu_1072_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln143_fu_543_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln35_1_fu_622_p2        |         -|   0|  0|  10|           3|           3|
    |sub_ln35_2_fu_674_p2        |         -|   0|  0|  12|           4|           4|
    |sub_ln35_3_fu_860_p2        |         -|   0|  0|  10|           3|           3|
    |sub_ln35_4_fu_951_p2        |         -|   0|  0|  10|           3|           3|
    |sub_ln35_fu_569_p2          |         -|   0|  0|  10|           3|           3|
    |tmp_19_fu_1034_p17          |         -|   0|  0|  12|           4|           4|
    |and_ln143_1_fu_771_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln143_2_fu_784_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln143_3_fu_826_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln143_4_fu_839_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln143_5_fu_917_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln143_6_fu_930_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln143_7_fu_1007_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln143_fu_537_p2         |       and|   0|  0|  64|          64|          64|
    |icmp_ln130_fu_376_p2        |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln143_1_fu_422_p2      |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln143_2_fu_428_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln143_3_fu_434_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln143_4_fu_468_p2      |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln143_5_fu_474_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln143_6_fu_480_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln143_7_fu_486_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln143_fu_416_p2        |      icmp|   0|  0|  12|           4|           2|
    |empty_fu_382_p2             |        or|   0|  0|   3|           3|           1|
    |select_ln143_10_fu_923_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln143_11_fu_1000_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln143_1_fu_809_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln143_2_fu_530_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln143_3_fu_549_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln143_4_fu_764_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln143_5_fu_777_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln143_6_fu_802_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln143_7_fu_819_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln143_8_fu_832_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln143_9_fu_910_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln143_fu_556_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1494|        1290|        1357|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add289740_fu_106         |   9|          2|   64|        128|
    |add289_160741_fu_110     |   9|          2|   64|        128|
    |add289_2742_fu_114       |   9|          2|   64|        128|
    |add289_3743_fu_118       |   9|          2|   64|        128|
    |add289_4744_fu_122       |   9|          2|   64|        128|
    |add289_5745_fu_126       |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    3|          6|
    |i_fu_130                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|  392|        784|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add289740_fu_106         |  64|   0|   64|          0|
    |add289_160741_fu_110     |  64|   0|   64|          0|
    |add289_2742_fu_114       |  64|   0|   64|          0|
    |add289_3743_fu_118       |  64|   0|   64|          0|
    |add289_4744_fu_122       |  64|   0|   64|          0|
    |add289_5745_fu_126       |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |conv36_cast_reg_1250     |  32|   0|   64|         32|
    |i_fu_130                 |   3|   0|    3|          0|
    |icmp_ln143_1_reg_1271    |   1|   0|    1|          0|
    |icmp_ln143_2_reg_1277    |   1|   0|    1|          0|
    |icmp_ln143_3_reg_1283    |   1|   0|    1|          0|
    |icmp_ln143_4_reg_1294    |   1|   0|    1|          0|
    |icmp_ln143_5_reg_1301    |   1|   0|    1|          0|
    |icmp_ln143_6_reg_1307    |   1|   0|    1|          0|
    |icmp_ln143_7_reg_1313    |   1|   0|    1|          0|
    |icmp_ln143_reg_1264      |   1|   0|    1|          0|
    |tmp_11_reg_1259          |  32|   0|   32|          0|
    |tmp_16_reg_1289          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 494|   0|  526|         32|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|add212_6753_reload        |   in|   64|     ap_none|               add212_6753_reload|        scalar|
|add212_5752_reload        |   in|   64|     ap_none|               add212_5752_reload|        scalar|
|add212_4751_reload        |   in|   64|     ap_none|               add212_4751_reload|        scalar|
|add212_3750_reload        |   in|   64|     ap_none|               add212_3750_reload|        scalar|
|add212_281749_reload      |   in|   64|     ap_none|             add212_281749_reload|        scalar|
|add212_172748_reload      |   in|   64|     ap_none|             add212_172748_reload|        scalar|
|arg1_r_2_reload           |   in|   32|     ap_none|                  arg1_r_2_reload|        scalar|
|arg1_r_4_reload           |   in|   32|     ap_none|                  arg1_r_4_reload|        scalar|
|arg1_r_6_reload           |   in|   32|     ap_none|                  arg1_r_6_reload|        scalar|
|conv36                    |   in|   32|     ap_none|                           conv36|        scalar|
|arg2_r_14_reload          |   in|   32|     ap_none|                 arg2_r_14_reload|        scalar|
|arg2_r_15_reload          |   in|   32|     ap_none|                 arg2_r_15_reload|        scalar|
|arg2_r_13_reload          |   in|   32|     ap_none|                 arg2_r_13_reload|        scalar|
|arg2_r_12_reload          |   in|   32|     ap_none|                 arg2_r_12_reload|        scalar|
|arg2_r_11_reload          |   in|   32|     ap_none|                 arg2_r_11_reload|        scalar|
|arg2_r_10_reload          |   in|   32|     ap_none|                 arg2_r_10_reload|        scalar|
|arg1_r_1_reload           |   in|   32|     ap_none|                  arg1_r_1_reload|        scalar|
|arg1_r_3_reload           |   in|   32|     ap_none|                  arg1_r_3_reload|        scalar|
|arg1_r_5_reload           |   in|   32|     ap_none|                  arg1_r_5_reload|        scalar|
|add289_5745_out           |  out|   64|      ap_vld|                  add289_5745_out|       pointer|
|add289_5745_out_ap_vld    |  out|    1|      ap_vld|                  add289_5745_out|       pointer|
|add289_4744_out           |  out|   64|      ap_vld|                  add289_4744_out|       pointer|
|add289_4744_out_ap_vld    |  out|    1|      ap_vld|                  add289_4744_out|       pointer|
|add289_3743_out           |  out|   64|      ap_vld|                  add289_3743_out|       pointer|
|add289_3743_out_ap_vld    |  out|    1|      ap_vld|                  add289_3743_out|       pointer|
|add289_2742_out           |  out|   64|      ap_vld|                  add289_2742_out|       pointer|
|add289_2742_out_ap_vld    |  out|    1|      ap_vld|                  add289_2742_out|       pointer|
|add289_160741_out         |  out|   64|      ap_vld|                add289_160741_out|       pointer|
|add289_160741_out_ap_vld  |  out|    1|      ap_vld|                add289_160741_out|       pointer|
|add289740_out             |  out|   64|      ap_vld|                    add289740_out|       pointer|
|add289740_out_ap_vld      |  out|    1|      ap_vld|                    add289740_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------+--------------+

