
N64_Piggy_Pad_Cable.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001248  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  080013e0  080013e0  000113e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080013e8  080013e8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080013e8  080013e8  000113e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080013f0  080013f0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080013f0  080013f0  000113f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080013f4  080013f4  000113f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080013f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  2000000c  08001404  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000088  08001404  00020088  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005fc5  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011dd  00000000  00000000  00026001  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00002fce  00000000  00000000  000271de  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000528  00000000  00000000  0002a1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000510  00000000  00000000  0002a6d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000010ab  00000000  00000000  0002abe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000522c  00000000  00000000  0002bc93  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00082fa0  00000000  00000000  00030ebf  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000b3e5f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000d00  00000000  00000000  000b3edc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080013c8 	.word	0x080013c8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	080013c8 	.word	0x080013c8

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b972 	b.w	80004d4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	4688      	mov	r8, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14b      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000216:	428a      	cmp	r2, r1
 8000218:	4615      	mov	r5, r2
 800021a:	d967      	bls.n	80002ec <__udivmoddi4+0xe4>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0720 	rsb	r7, r2, #32
 8000226:	fa01 f302 	lsl.w	r3, r1, r2
 800022a:	fa20 f707 	lsr.w	r7, r0, r7
 800022e:	4095      	lsls	r5, r2
 8000230:	ea47 0803 	orr.w	r8, r7, r3
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000240:	fa1f fc85 	uxth.w	ip, r5
 8000244:	fb0e 8817 	mls	r8, lr, r7, r8
 8000248:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024c:	fb07 f10c 	mul.w	r1, r7, ip
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18eb      	adds	r3, r5, r3
 8000256:	f107 30ff 	add.w	r0, r7, #4294967295
 800025a:	f080 811b 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8118 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000264:	3f02      	subs	r7, #2
 8000266:	442b      	add	r3, r5
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000270:	fb0e 3310 	mls	r3, lr, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fc0c 	mul.w	ip, r0, ip
 800027c:	45a4      	cmp	ip, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	192c      	adds	r4, r5, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x290>
 800028a:	45a4      	cmp	ip, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x290>
 8000290:	3802      	subs	r0, #2
 8000292:	442c      	add	r4, r5
 8000294:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000298:	eba4 040c 	sub.w	r4, r4, ip
 800029c:	2700      	movs	r7, #0
 800029e:	b11e      	cbz	r6, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c6 4300 	strd	r4, r3, [r6]
 80002a8:	4639      	mov	r1, r7
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xbe>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80eb 	beq.w	800048e <__udivmoddi4+0x286>
 80002b8:	2700      	movs	r7, #0
 80002ba:	e9c6 0100 	strd	r0, r1, [r6]
 80002be:	4638      	mov	r0, r7
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f783 	clz	r7, r3
 80002ca:	2f00      	cmp	r7, #0
 80002cc:	d147      	bne.n	800035e <__udivmoddi4+0x156>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd0>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2c4>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4698      	mov	r8, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa0>
 80002e6:	e9c6 4800 	strd	r4, r8, [r6]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa0>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xe8>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 808f 	bne.w	8000418 <__udivmoddi4+0x210>
 80002fa:	1b49      	subs	r1, r1, r5
 80002fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000300:	fa1f f885 	uxth.w	r8, r5
 8000304:	2701      	movs	r7, #1
 8000306:	fbb1 fcfe 	udiv	ip, r1, lr
 800030a:	0c23      	lsrs	r3, r4, #16
 800030c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb08 f10c 	mul.w	r1, r8, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x124>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4299      	cmp	r1, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 800032a:	4684      	mov	ip, r0
 800032c:	1a59      	subs	r1, r3, r1
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1410 	mls	r4, lr, r0, r1
 8000338:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x14c>
 8000344:	192c      	adds	r4, r5, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x14a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80b6 	bhi.w	80004be <__udivmoddi4+0x2b6>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e79f      	b.n	800029e <__udivmoddi4+0x96>
 800035e:	f1c7 0c20 	rsb	ip, r7, #32
 8000362:	40bb      	lsls	r3, r7
 8000364:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000368:	ea4e 0e03 	orr.w	lr, lr, r3
 800036c:	fa01 f407 	lsl.w	r4, r1, r7
 8000370:	fa20 f50c 	lsr.w	r5, r0, ip
 8000374:	fa21 f30c 	lsr.w	r3, r1, ip
 8000378:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800037c:	4325      	orrs	r5, r4
 800037e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000382:	0c2c      	lsrs	r4, r5, #16
 8000384:	fb08 3319 	mls	r3, r8, r9, r3
 8000388:	fa1f fa8e 	uxth.w	sl, lr
 800038c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000390:	fb09 f40a 	mul.w	r4, r9, sl
 8000394:	429c      	cmp	r4, r3
 8000396:	fa02 f207 	lsl.w	r2, r2, r7
 800039a:	fa00 f107 	lsl.w	r1, r0, r7
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1e 0303 	adds.w	r3, lr, r3
 80003a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a8:	f080 8087 	bcs.w	80004ba <__udivmoddi4+0x2b2>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f240 8084 	bls.w	80004ba <__udivmoddi4+0x2b2>
 80003b2:	f1a9 0902 	sub.w	r9, r9, #2
 80003b6:	4473      	add	r3, lr
 80003b8:	1b1b      	subs	r3, r3, r4
 80003ba:	b2ad      	uxth	r5, r5
 80003bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c0:	fb08 3310 	mls	r3, r8, r0, r3
 80003c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003cc:	45a2      	cmp	sl, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1e 0404 	adds.w	r4, lr, r4
 80003d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d8:	d26b      	bcs.n	80004b2 <__udivmoddi4+0x2aa>
 80003da:	45a2      	cmp	sl, r4
 80003dc:	d969      	bls.n	80004b2 <__udivmoddi4+0x2aa>
 80003de:	3802      	subs	r0, #2
 80003e0:	4474      	add	r4, lr
 80003e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e6:	fba0 8902 	umull	r8, r9, r0, r2
 80003ea:	eba4 040a 	sub.w	r4, r4, sl
 80003ee:	454c      	cmp	r4, r9
 80003f0:	46c2      	mov	sl, r8
 80003f2:	464b      	mov	r3, r9
 80003f4:	d354      	bcc.n	80004a0 <__udivmoddi4+0x298>
 80003f6:	d051      	beq.n	800049c <__udivmoddi4+0x294>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d069      	beq.n	80004d0 <__udivmoddi4+0x2c8>
 80003fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000400:	eb64 0403 	sbc.w	r4, r4, r3
 8000404:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000408:	40fd      	lsrs	r5, r7
 800040a:	40fc      	lsrs	r4, r7
 800040c:	ea4c 0505 	orr.w	r5, ip, r5
 8000410:	e9c6 5400 	strd	r5, r4, [r6]
 8000414:	2700      	movs	r7, #0
 8000416:	e747      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000418:	f1c2 0320 	rsb	r3, r2, #32
 800041c:	fa20 f703 	lsr.w	r7, r0, r3
 8000420:	4095      	lsls	r5, r2
 8000422:	fa01 f002 	lsl.w	r0, r1, r2
 8000426:	fa21 f303 	lsr.w	r3, r1, r3
 800042a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042e:	4338      	orrs	r0, r7
 8000430:	0c01      	lsrs	r1, r0, #16
 8000432:	fbb3 f7fe 	udiv	r7, r3, lr
 8000436:	fa1f f885 	uxth.w	r8, r5
 800043a:	fb0e 3317 	mls	r3, lr, r7, r3
 800043e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000442:	fb07 f308 	mul.w	r3, r7, r8
 8000446:	428b      	cmp	r3, r1
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x256>
 800044e:	1869      	adds	r1, r5, r1
 8000450:	f107 3cff 	add.w	ip, r7, #4294967295
 8000454:	d22f      	bcs.n	80004b6 <__udivmoddi4+0x2ae>
 8000456:	428b      	cmp	r3, r1
 8000458:	d92d      	bls.n	80004b6 <__udivmoddi4+0x2ae>
 800045a:	3f02      	subs	r7, #2
 800045c:	4429      	add	r1, r5
 800045e:	1acb      	subs	r3, r1, r3
 8000460:	b281      	uxth	r1, r0
 8000462:	fbb3 f0fe 	udiv	r0, r3, lr
 8000466:	fb0e 3310 	mls	r3, lr, r0, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb00 f308 	mul.w	r3, r0, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x27e>
 8000476:	1869      	adds	r1, r5, r1
 8000478:	f100 3cff 	add.w	ip, r0, #4294967295
 800047c:	d217      	bcs.n	80004ae <__udivmoddi4+0x2a6>
 800047e:	428b      	cmp	r3, r1
 8000480:	d915      	bls.n	80004ae <__udivmoddi4+0x2a6>
 8000482:	3802      	subs	r0, #2
 8000484:	4429      	add	r1, r5
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048c:	e73b      	b.n	8000306 <__udivmoddi4+0xfe>
 800048e:	4637      	mov	r7, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e709      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000494:	4607      	mov	r7, r0
 8000496:	e6e7      	b.n	8000268 <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x8c>
 800049c:	4541      	cmp	r1, r8
 800049e:	d2ab      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a4:	eb69 020e 	sbc.w	r2, r9, lr
 80004a8:	3801      	subs	r0, #1
 80004aa:	4613      	mov	r3, r2
 80004ac:	e7a4      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004ae:	4660      	mov	r0, ip
 80004b0:	e7e9      	b.n	8000486 <__udivmoddi4+0x27e>
 80004b2:	4618      	mov	r0, r3
 80004b4:	e795      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b6:	4667      	mov	r7, ip
 80004b8:	e7d1      	b.n	800045e <__udivmoddi4+0x256>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e77c      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004be:	3802      	subs	r0, #2
 80004c0:	442c      	add	r4, r5
 80004c2:	e747      	b.n	8000354 <__udivmoddi4+0x14c>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	442b      	add	r3, r5
 80004ca:	e72f      	b.n	800032c <__udivmoddi4+0x124>
 80004cc:	4638      	mov	r0, r7
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xda>
 80004d0:	4637      	mov	r7, r6
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0xa0>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80004d8:	4770      	bx	lr
	...

080004dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004dc:	b510      	push	{r4, lr}
 80004de:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e0:	4b0e      	ldr	r3, [pc, #56]	; (800051c <HAL_InitTick+0x40>)
 80004e2:	7818      	ldrb	r0, [r3, #0]
 80004e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004e8:	fbb3 f3f0 	udiv	r3, r3, r0
 80004ec:	4a0c      	ldr	r2, [pc, #48]	; (8000520 <HAL_InitTick+0x44>)
 80004ee:	6810      	ldr	r0, [r2, #0]
 80004f0:	fbb0 f0f3 	udiv	r0, r0, r3
 80004f4:	f000 f890 	bl	8000618 <HAL_SYSTICK_Config>
 80004f8:	b968      	cbnz	r0, 8000516 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004fa:	2c0f      	cmp	r4, #15
 80004fc:	d901      	bls.n	8000502 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80004fe:	2001      	movs	r0, #1
 8000500:	e00a      	b.n	8000518 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000502:	2200      	movs	r2, #0
 8000504:	4621      	mov	r1, r4
 8000506:	f04f 30ff 	mov.w	r0, #4294967295
 800050a:	f000 f853 	bl	80005b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800050e:	4b05      	ldr	r3, [pc, #20]	; (8000524 <HAL_InitTick+0x48>)
 8000510:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000512:	2000      	movs	r0, #0
 8000514:	e000      	b.n	8000518 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000516:	2001      	movs	r0, #1
}
 8000518:	bd10      	pop	{r4, pc}
 800051a:	bf00      	nop
 800051c:	20000000 	.word	0x20000000
 8000520:	20000008 	.word	0x20000008
 8000524:	20000004 	.word	0x20000004

08000528 <HAL_Init>:
{
 8000528:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800052a:	4b0b      	ldr	r3, [pc, #44]	; (8000558 <HAL_Init+0x30>)
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000532:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000534:	681a      	ldr	r2, [r3, #0]
 8000536:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800053a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800053c:	681a      	ldr	r2, [r3, #0]
 800053e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000542:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000544:	2003      	movs	r0, #3
 8000546:	f000 f823 	bl	8000590 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800054a:	200f      	movs	r0, #15
 800054c:	f7ff ffc6 	bl	80004dc <HAL_InitTick>
  HAL_MspInit();
 8000550:	f7ff ffc2 	bl	80004d8 <HAL_MspInit>
}
 8000554:	2000      	movs	r0, #0
 8000556:	bd08      	pop	{r3, pc}
 8000558:	40023c00 	.word	0x40023c00

0800055c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800055c:	4b01      	ldr	r3, [pc, #4]	; (8000564 <HAL_GetTick+0x8>)
 800055e:	6818      	ldr	r0, [r3, #0]
}
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	20000080 	.word	0x20000080

08000568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000568:	b538      	push	{r3, r4, r5, lr}
 800056a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800056c:	f7ff fff6 	bl	800055c <HAL_GetTick>
 8000570:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000572:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000576:	d002      	beq.n	800057e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_Delay+0x24>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800057e:	f7ff ffed 	bl	800055c <HAL_GetTick>
 8000582:	1b40      	subs	r0, r0, r5
 8000584:	42a0      	cmp	r0, r4
 8000586:	d3fa      	bcc.n	800057e <HAL_Delay+0x16>
  {
  }
}
 8000588:	bd38      	pop	{r3, r4, r5, pc}
 800058a:	bf00      	nop
 800058c:	20000000 	.word	0x20000000

08000590 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000590:	4a07      	ldr	r2, [pc, #28]	; (80005b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000592:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000594:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000598:	041b      	lsls	r3, r3, #16
 800059a:	0c1b      	lsrs	r3, r3, #16
 800059c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005a4:	0200      	lsls	r0, r0, #8
 80005a6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005aa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005ac:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80005ae:	4770      	bx	lr
 80005b0:	e000ed00 	.word	0xe000ed00

080005b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005b4:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005b6:	4b16      	ldr	r3, [pc, #88]	; (8000610 <HAL_NVIC_SetPriority+0x5c>)
 80005b8:	68db      	ldr	r3, [r3, #12]
 80005ba:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005be:	f1c3 0407 	rsb	r4, r3, #7
 80005c2:	2c04      	cmp	r4, #4
 80005c4:	bf28      	it	cs
 80005c6:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005c8:	1d1d      	adds	r5, r3, #4
 80005ca:	2d06      	cmp	r5, #6
 80005cc:	bf8c      	ite	hi
 80005ce:	3b03      	subhi	r3, #3
 80005d0:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d2:	f04f 35ff 	mov.w	r5, #4294967295
 80005d6:	fa05 f404 	lsl.w	r4, r5, r4
 80005da:	ea21 0104 	bic.w	r1, r1, r4
 80005de:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005e0:	fa05 f303 	lsl.w	r3, r5, r3
 80005e4:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005e8:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80005ea:	2800      	cmp	r0, #0
 80005ec:	db09      	blt.n	8000602 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ee:	0109      	lsls	r1, r1, #4
 80005f0:	b2c9      	uxtb	r1, r1
 80005f2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80005f6:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80005fa:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80005fe:	bc30      	pop	{r4, r5}
 8000600:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000602:	f000 000f 	and.w	r0, r0, #15
 8000606:	0109      	lsls	r1, r1, #4
 8000608:	b2c9      	uxtb	r1, r1
 800060a:	4b02      	ldr	r3, [pc, #8]	; (8000614 <HAL_NVIC_SetPriority+0x60>)
 800060c:	5419      	strb	r1, [r3, r0]
 800060e:	e7f6      	b.n	80005fe <HAL_NVIC_SetPriority+0x4a>
 8000610:	e000ed00 	.word	0xe000ed00
 8000614:	e000ed14 	.word	0xe000ed14

08000618 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000618:	3801      	subs	r0, #1
 800061a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800061e:	d20a      	bcs.n	8000636 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <HAL_SYSTICK_Config+0x24>)
 8000622:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000624:	4a06      	ldr	r2, [pc, #24]	; (8000640 <HAL_SYSTICK_Config+0x28>)
 8000626:	21f0      	movs	r1, #240	; 0xf0
 8000628:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800062c:	2000      	movs	r0, #0
 800062e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000630:	2207      	movs	r2, #7
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000636:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	e000e010 	.word	0xe000e010
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000648:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800064a:	2400      	movs	r4, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800064c:	2601      	movs	r6, #1
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800064e:	f8df c1c8 	ldr.w	ip, [pc, #456]	; 8000818 <HAL_GPIO_Init+0x1d4>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000652:	f8df e1c8 	ldr.w	lr, [pc, #456]	; 800081c <HAL_GPIO_Init+0x1d8>
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000656:	4d6e      	ldr	r5, [pc, #440]	; (8000810 <HAL_GPIO_Init+0x1cc>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000658:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8000820 <HAL_GPIO_Init+0x1dc>
 800065c:	e04a      	b.n	80006f4 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 800065e:	6882      	ldr	r2, [r0, #8]
 8000660:	ea4f 0b44 	mov.w	fp, r4, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000664:	2703      	movs	r7, #3
 8000666:	fa07 fa0b 	lsl.w	sl, r7, fp
 800066a:	ea22 0a0a 	bic.w	sl, r2, sl
        temp |= (GPIO_Init->Speed << (position * 2U));
 800066e:	68ca      	ldr	r2, [r1, #12]
 8000670:	fa02 f20b 	lsl.w	r2, r2, fp
 8000674:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->OSPEEDR = temp;
 8000678:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 800067a:	6842      	ldr	r2, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800067c:	ea22 0808 	bic.w	r8, r2, r8
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000680:	684a      	ldr	r2, [r1, #4]
 8000682:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000686:	40a2      	lsls	r2, r4
 8000688:	ea42 0208 	orr.w	r2, r2, r8
        GPIOx->OTYPER = temp;
 800068c:	6042      	str	r2, [r0, #4]
 800068e:	e03e      	b.n	800070e <HAL_GPIO_Init+0xca>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000690:	f04f 0800 	mov.w	r8, #0
 8000694:	fa08 f80b 	lsl.w	r8, r8, fp
 8000698:	ea48 080a 	orr.w	r8, r8, sl
        SYSCFG->EXTICR[position >> 2U] = temp;
 800069c:	f8c2 8008 	str.w	r8, [r2, #8]
        temp = EXTI->IMR;
 80006a0:	682a      	ldr	r2, [r5, #0]
        temp &= ~((uint32_t)iocurrent);
 80006a2:	ea6f 0803 	mvn.w	r8, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006a6:	684f      	ldr	r7, [r1, #4]
 80006a8:	f417 3f80 	tst.w	r7, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80006ac:	bf0c      	ite	eq
 80006ae:	ea08 0202 	andeq.w	r2, r8, r2
        {
          temp |= iocurrent;
 80006b2:	431a      	orrne	r2, r3
        }
        EXTI->IMR = temp;
 80006b4:	602a      	str	r2, [r5, #0]

        temp = EXTI->EMR;
 80006b6:	686a      	ldr	r2, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006b8:	684f      	ldr	r7, [r1, #4]
 80006ba:	f417 3f00 	tst.w	r7, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80006be:	bf0c      	ite	eq
 80006c0:	ea08 0202 	andeq.w	r2, r8, r2
        {
          temp |= iocurrent;
 80006c4:	431a      	orrne	r2, r3
        }
        EXTI->EMR = temp;
 80006c6:	606a      	str	r2, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006c8:	68aa      	ldr	r2, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006ca:	684f      	ldr	r7, [r1, #4]
 80006cc:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80006d0:	bf0c      	ite	eq
 80006d2:	ea08 0202 	andeq.w	r2, r8, r2
        {
          temp |= iocurrent;
 80006d6:	431a      	orrne	r2, r3
        }
        EXTI->RTSR = temp;
 80006d8:	60aa      	str	r2, [r5, #8]

        temp = EXTI->FTSR;
 80006da:	68ea      	ldr	r2, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006dc:	684f      	ldr	r7, [r1, #4]
 80006de:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 80006e2:	bf0c      	ite	eq
 80006e4:	ea08 0302 	andeq.w	r3, r8, r2
        {
          temp |= iocurrent;
 80006e8:	4313      	orrne	r3, r2
        }
        EXTI->FTSR = temp;
 80006ea:	60eb      	str	r3, [r5, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006ec:	3401      	adds	r4, #1
 80006ee:	2c10      	cmp	r4, #16
 80006f0:	f000 808a 	beq.w	8000808 <HAL_GPIO_Init+0x1c4>
    ioposition = 0x01U << position;
 80006f4:	fa06 f804 	lsl.w	r8, r6, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006f8:	680b      	ldr	r3, [r1, #0]
 80006fa:	ea08 0303 	and.w	r3, r8, r3
    if(iocurrent == ioposition)
 80006fe:	4598      	cmp	r8, r3
 8000700:	d1f4      	bne.n	80006ec <HAL_GPIO_Init+0xa8>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000702:	684a      	ldr	r2, [r1, #4]
 8000704:	f002 0203 	and.w	r2, r2, #3
 8000708:	3a01      	subs	r2, #1
 800070a:	2a01      	cmp	r2, #1
 800070c:	d9a7      	bls.n	800065e <HAL_GPIO_Init+0x1a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800070e:	684a      	ldr	r2, [r1, #4]
 8000710:	f002 0203 	and.w	r2, r2, #3
 8000714:	2a03      	cmp	r2, #3
 8000716:	d027      	beq.n	8000768 <HAL_GPIO_Init+0x124>
        temp = GPIOx->PUPDR;
 8000718:	68c2      	ldr	r2, [r0, #12]
 800071a:	ea4f 0a44 	mov.w	sl, r4, lsl #1
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800071e:	2703      	movs	r7, #3
 8000720:	fa07 f80a 	lsl.w	r8, r7, sl
 8000724:	ea22 0808 	bic.w	r8, r2, r8
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000728:	688a      	ldr	r2, [r1, #8]
 800072a:	fa02 f20a 	lsl.w	r2, r2, sl
 800072e:	ea42 0208 	orr.w	r2, r2, r8
        GPIOx->PUPDR = temp;
 8000732:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000734:	684a      	ldr	r2, [r1, #4]
 8000736:	403a      	ands	r2, r7
 8000738:	2a02      	cmp	r2, #2
 800073a:	d115      	bne.n	8000768 <HAL_GPIO_Init+0x124>
        temp = GPIOx->AFR[position >> 3U];
 800073c:	fa24 f807 	lsr.w	r8, r4, r7
 8000740:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8000744:	f8d8 a020 	ldr.w	sl, [r8, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000748:	f004 0207 	and.w	r2, r4, #7
 800074c:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8000750:	220f      	movs	r2, #15
 8000752:	fa02 f20b 	lsl.w	r2, r2, fp
 8000756:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800075a:	690a      	ldr	r2, [r1, #16]
 800075c:	fa02 f20b 	lsl.w	r2, r2, fp
 8000760:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->AFR[position >> 3U] = temp;
 8000764:	f8c8 2020 	str.w	r2, [r8, #32]
      temp = GPIOx->MODER;
 8000768:	6802      	ldr	r2, [r0, #0]
 800076a:	ea4f 0a44 	mov.w	sl, r4, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800076e:	2703      	movs	r7, #3
 8000770:	fa07 f80a 	lsl.w	r8, r7, sl
 8000774:	ea22 0808 	bic.w	r8, r2, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000778:	684a      	ldr	r2, [r1, #4]
 800077a:	403a      	ands	r2, r7
 800077c:	fa02 f20a 	lsl.w	r2, r2, sl
 8000780:	ea42 0208 	orr.w	r2, r2, r8
      GPIOx->MODER = temp;
 8000784:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000786:	684a      	ldr	r2, [r1, #4]
 8000788:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800078c:	d0ae      	beq.n	80006ec <HAL_GPIO_Init+0xa8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800078e:	2200      	movs	r2, #0
 8000790:	9201      	str	r2, [sp, #4]
 8000792:	f8dc 2044 	ldr.w	r2, [ip, #68]	; 0x44
 8000796:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800079a:	f8cc 2044 	str.w	r2, [ip, #68]	; 0x44
 800079e:	f8dc 2044 	ldr.w	r2, [ip, #68]	; 0x44
 80007a2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80007a6:	9201      	str	r2, [sp, #4]
 80007a8:	9a01      	ldr	r2, [sp, #4]
 80007aa:	f024 0203 	bic.w	r2, r4, #3
 80007ae:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80007b2:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
        temp = SYSCFG->EXTICR[position >> 2U];
 80007b6:	f8d2 a008 	ldr.w	sl, [r2, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007ba:	ea04 0807 	and.w	r8, r4, r7
 80007be:	ea4f 0b88 	mov.w	fp, r8, lsl #2
 80007c2:	f04f 080f 	mov.w	r8, #15
 80007c6:	fa08 f80b 	lsl.w	r8, r8, fp
 80007ca:	ea2a 0a08 	bic.w	sl, sl, r8
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007ce:	4570      	cmp	r0, lr
 80007d0:	f43f af5e 	beq.w	8000690 <HAL_GPIO_Init+0x4c>
 80007d4:	4548      	cmp	r0, r9
 80007d6:	d00f      	beq.n	80007f8 <HAL_GPIO_Init+0x1b4>
 80007d8:	4f0e      	ldr	r7, [pc, #56]	; (8000814 <HAL_GPIO_Init+0x1d0>)
 80007da:	42b8      	cmp	r0, r7
 80007dc:	d00e      	beq.n	80007fc <HAL_GPIO_Init+0x1b8>
 80007de:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80007e2:	42b8      	cmp	r0, r7
 80007e4:	d00d      	beq.n	8000802 <HAL_GPIO_Init+0x1be>
 80007e6:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80007ea:	42b8      	cmp	r0, r7
 80007ec:	bf0c      	ite	eq
 80007ee:	f04f 0804 	moveq.w	r8, #4
 80007f2:	f04f 0807 	movne.w	r8, #7
 80007f6:	e74d      	b.n	8000694 <HAL_GPIO_Init+0x50>
 80007f8:	46b0      	mov	r8, r6
 80007fa:	e74b      	b.n	8000694 <HAL_GPIO_Init+0x50>
 80007fc:	f04f 0802 	mov.w	r8, #2
 8000800:	e748      	b.n	8000694 <HAL_GPIO_Init+0x50>
 8000802:	f04f 0803 	mov.w	r8, #3
 8000806:	e745      	b.n	8000694 <HAL_GPIO_Init+0x50>
      }
    }
  }
}
 8000808:	b003      	add	sp, #12
 800080a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800080e:	bf00      	nop
 8000810:	40013c00 	.word	0x40013c00
 8000814:	40020800 	.word	0x40020800
 8000818:	40023800 	.word	0x40023800
 800081c:	40020000 	.word	0x40020000
 8000820:	40020400 	.word	0x40020400

08000824 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000824:	b912      	cbnz	r2, 800082c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000826:	0409      	lsls	r1, r1, #16
 8000828:	6181      	str	r1, [r0, #24]
  }
}
 800082a:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 800082c:	6181      	str	r1, [r0, #24]
 800082e:	4770      	bx	lr

08000830 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8000830:	b570      	push	{r4, r5, r6, lr}
 8000832:	b088      	sub	sp, #32
 8000834:	460e      	mov	r6, r1
 8000836:	4615      	mov	r5, r2
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8000838:	b308      	cbz	r0, 800087e <HAL_RCC_MCOConfig+0x4e>
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));

    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	9302      	str	r3, [sp, #8]
 800083e:	4c20      	ldr	r4, [pc, #128]	; (80008c0 <HAL_RCC_MCOConfig+0x90>)
 8000840:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000842:	f042 0204 	orr.w	r2, r2, #4
 8000846:	6322      	str	r2, [r4, #48]	; 0x30
 8000848:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800084a:	f002 0204 	and.w	r2, r2, #4
 800084e:	9202      	str	r2, [sp, #8]
 8000850:	9a02      	ldr	r2, [sp, #8]

    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
 8000852:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000856:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000858:	2202      	movs	r2, #2
 800085a:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800085c:	2203      	movs	r2, #3
 800085e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000862:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8000864:	a903      	add	r1, sp, #12
 8000866:	4817      	ldr	r0, [pc, #92]	; (80008c4 <HAL_RCC_MCOConfig+0x94>)
 8000868:	f7ff feec 	bl	8000644 <HAL_GPIO_Init>

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 800086c:	68a2      	ldr	r2, [r4, #8]
 800086e:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000
 8000872:	4332      	orrs	r2, r6
 8000874:	ea42 02c5 	orr.w	r2, r2, r5, lsl #3
 8000878:	60a2      	str	r2, [r4, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 800087a:	b008      	add	sp, #32
 800087c:	bd70      	pop	{r4, r5, r6, pc}
    __MCO1_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	9301      	str	r3, [sp, #4]
 8000882:	4c0f      	ldr	r4, [pc, #60]	; (80008c0 <HAL_RCC_MCOConfig+0x90>)
 8000884:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000886:	f042 0201 	orr.w	r2, r2, #1
 800088a:	6322      	str	r2, [r4, #48]	; 0x30
 800088c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800088e:	f002 0201 	and.w	r2, r2, #1
 8000892:	9201      	str	r2, [sp, #4]
 8000894:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8000896:	f44f 7280 	mov.w	r2, #256	; 0x100
 800089a:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089c:	2202      	movs	r2, #2
 800089e:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a0:	2203      	movs	r2, #3
 80008a2:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80008a6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80008a8:	a903      	add	r1, sp, #12
 80008aa:	4807      	ldr	r0, [pc, #28]	; (80008c8 <HAL_RCC_MCOConfig+0x98>)
 80008ac:	f7ff feca 	bl	8000644 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80008b0:	68a2      	ldr	r2, [r4, #8]
 80008b2:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000
 80008b6:	4332      	orrs	r2, r6
 80008b8:	432a      	orrs	r2, r5
 80008ba:	60a2      	str	r2, [r4, #8]
 80008bc:	e7dd      	b.n	800087a <HAL_RCC_MCOConfig+0x4a>
 80008be:	bf00      	nop
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40020800 	.word	0x40020800
 80008c8:	40020000 	.word	0x40020000

080008cc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80008cc:	4b04      	ldr	r3, [pc, #16]	; (80008e0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80008d4:	4a03      	ldr	r2, [pc, #12]	; (80008e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80008d6:	5cd3      	ldrb	r3, [r2, r3]
 80008d8:	4a03      	ldr	r2, [pc, #12]	; (80008e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80008da:	6810      	ldr	r0, [r2, #0]
}
 80008dc:	40d8      	lsrs	r0, r3
 80008de:	4770      	bx	lr
 80008e0:	40023800 	.word	0x40023800
 80008e4:	080013e0 	.word	0x080013e0
 80008e8:	20000008 	.word	0x20000008

080008ec <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80008ec:	4b04      	ldr	r3, [pc, #16]	; (8000900 <HAL_RCC_GetPCLK2Freq+0x14>)
 80008ee:	689b      	ldr	r3, [r3, #8]
 80008f0:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80008f4:	4a03      	ldr	r2, [pc, #12]	; (8000904 <HAL_RCC_GetPCLK2Freq+0x18>)
 80008f6:	5cd3      	ldrb	r3, [r2, r3]
 80008f8:	4a03      	ldr	r2, [pc, #12]	; (8000908 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80008fa:	6810      	ldr	r0, [r2, #0]
}
 80008fc:	40d8      	lsrs	r0, r3
 80008fe:	4770      	bx	lr
 8000900:	40023800 	.word	0x40023800
 8000904:	080013e0 	.word	0x080013e0
 8000908:	20000008 	.word	0x20000008

0800090c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800090c:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 8000910:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000912:	6802      	ldr	r2, [r0, #0]
 8000914:	6913      	ldr	r3, [r2, #16]
 8000916:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800091a:	68c1      	ldr	r1, [r0, #12]
 800091c:	430b      	orrs	r3, r1
 800091e:	6113      	str	r3, [r2, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
 8000920:	6801      	ldr	r1, [r0, #0]
 8000922:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000924:	6883      	ldr	r3, [r0, #8]
 8000926:	6900      	ldr	r0, [r0, #16]
 8000928:	4303      	orrs	r3, r0
 800092a:	6960      	ldr	r0, [r4, #20]
 800092c:	4303      	orrs	r3, r0
 800092e:	69e0      	ldr	r0, [r4, #28]
 8000930:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8000932:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
 8000936:	f022 020c 	bic.w	r2, r2, #12
 800093a:	4313      	orrs	r3, r2
 800093c:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800093e:	6822      	ldr	r2, [r4, #0]
 8000940:	6953      	ldr	r3, [r2, #20]
 8000942:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000946:	69a1      	ldr	r1, [r4, #24]
 8000948:	430b      	orrs	r3, r1
 800094a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800094c:	6823      	ldr	r3, [r4, #0]
 800094e:	4a38      	ldr	r2, [pc, #224]	; (8000a30 <UART_SetConfig+0x124>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d006      	beq.n	8000962 <UART_SetConfig+0x56>
 8000954:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000958:	4293      	cmp	r3, r2
 800095a:	d002      	beq.n	8000962 <UART_SetConfig+0x56>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800095c:	f7ff ffb6 	bl	80008cc <HAL_RCC_GetPCLK1Freq>
 8000960:	e001      	b.n	8000966 <UART_SetConfig+0x5a>
      pclk = HAL_RCC_GetPCLK2Freq();
 8000962:	f7ff ffc3 	bl	80008ec <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000966:	69e3      	ldr	r3, [r4, #28]
 8000968:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800096c:	d02c      	beq.n	80009c8 <UART_SetConfig+0xbc>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800096e:	f04f 0900 	mov.w	r9, #0
 8000972:	1806      	adds	r6, r0, r0
 8000974:	eb49 0709 	adc.w	r7, r9, r9
 8000978:	eb16 0b00 	adds.w	fp, r6, r0
 800097c:	eb47 0c09 	adc.w	ip, r7, r9
 8000980:	ea4f 03cc 	mov.w	r3, ip, lsl #3
 8000984:	ea43 735b 	orr.w	r3, r3, fp, lsr #29
 8000988:	ea4f 02cb 	mov.w	r2, fp, lsl #3
 800098c:	4693      	mov	fp, r2
 800098e:	469c      	mov	ip, r3
 8000990:	6863      	ldr	r3, [r4, #4]
 8000992:	009a      	lsls	r2, r3, #2
 8000994:	0f9b      	lsrs	r3, r3, #30
 8000996:	eb10 000b 	adds.w	r0, r0, fp
 800099a:	eb49 010c 	adc.w	r1, r9, ip
 800099e:	f7ff fc1b 	bl	80001d8 <__aeabi_uldivmod>
 80009a2:	6824      	ldr	r4, [r4, #0]
 80009a4:	4923      	ldr	r1, [pc, #140]	; (8000a34 <UART_SetConfig+0x128>)
 80009a6:	fba1 3200 	umull	r3, r2, r1, r0
 80009aa:	0952      	lsrs	r2, r2, #5
 80009ac:	2364      	movs	r3, #100	; 0x64
 80009ae:	fb03 0312 	mls	r3, r3, r2, r0
 80009b2:	011b      	lsls	r3, r3, #4
 80009b4:	3332      	adds	r3, #50	; 0x32
 80009b6:	fba1 1303 	umull	r1, r3, r1, r3
 80009ba:	f3c3 1347 	ubfx	r3, r3, #5, #8
 80009be:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80009c2:	60a3      	str	r3, [r4, #8]
  }
}
 80009c4:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80009c8:	4683      	mov	fp, r0
 80009ca:	f04f 0c00 	mov.w	ip, #0
 80009ce:	1806      	adds	r6, r0, r0
 80009d0:	eb4c 070c 	adc.w	r7, ip, ip
 80009d4:	eb16 0800 	adds.w	r8, r6, r0
 80009d8:	eb47 090c 	adc.w	r9, r7, ip
 80009dc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009e0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009e4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009e8:	4690      	mov	r8, r2
 80009ea:	4699      	mov	r9, r3
 80009ec:	6862      	ldr	r2, [r4, #4]
 80009ee:	2100      	movs	r1, #0
 80009f0:	1892      	adds	r2, r2, r2
 80009f2:	eb41 0301 	adc.w	r3, r1, r1
 80009f6:	eb1b 0008 	adds.w	r0, fp, r8
 80009fa:	eb4c 0109 	adc.w	r1, ip, r9
 80009fe:	f7ff fbeb 	bl	80001d8 <__aeabi_uldivmod>
 8000a02:	4d0c      	ldr	r5, [pc, #48]	; (8000a34 <UART_SetConfig+0x128>)
 8000a04:	fba5 3200 	umull	r3, r2, r5, r0
 8000a08:	0951      	lsrs	r1, r2, #5
 8000a0a:	2364      	movs	r3, #100	; 0x64
 8000a0c:	fb03 0311 	mls	r3, r3, r1, r0
 8000a10:	00db      	lsls	r3, r3, #3
 8000a12:	3332      	adds	r3, #50	; 0x32
 8000a14:	fba5 2303 	umull	r2, r3, r5, r3
 8000a18:	095b      	lsrs	r3, r3, #5
 8000a1a:	6820      	ldr	r0, [r4, #0]
 8000a1c:	f003 0207 	and.w	r2, r3, #7
 8000a20:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000a2a:	4413      	add	r3, r2
 8000a2c:	6083      	str	r3, [r0, #8]
 8000a2e:	e7c9      	b.n	80009c4 <UART_SetConfig+0xb8>
 8000a30:	40011000 	.word	0x40011000
 8000a34:	51eb851f 	.word	0x51eb851f

08000a38 <HAL_UART_MspInit>:
}
 8000a38:	4770      	bx	lr

08000a3a <HAL_UART_Init>:
  if (huart == NULL)
 8000a3a:	b358      	cbz	r0, 8000a94 <HAL_UART_Init+0x5a>
{
 8000a3c:	b510      	push	{r4, lr}
 8000a3e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8000a40:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000a44:	b30b      	cbz	r3, 8000a8a <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8000a46:	2324      	movs	r3, #36	; 0x24
 8000a48:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8000a4c:	6822      	ldr	r2, [r4, #0]
 8000a4e:	68d3      	ldr	r3, [r2, #12]
 8000a50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a54:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000a56:	4620      	mov	r0, r4
 8000a58:	f7ff ff58 	bl	800090c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000a5c:	6822      	ldr	r2, [r4, #0]
 8000a5e:	6913      	ldr	r3, [r2, #16]
 8000a60:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8000a64:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000a66:	6822      	ldr	r2, [r4, #0]
 8000a68:	6953      	ldr	r3, [r2, #20]
 8000a6a:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8000a6e:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8000a70:	6822      	ldr	r2, [r4, #0]
 8000a72:	68d3      	ldr	r3, [r2, #12]
 8000a74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a78:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8000a7e:	2320      	movs	r3, #32
 8000a80:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8000a84:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8000a88:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8000a8a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8000a8e:	f7ff ffd3 	bl	8000a38 <HAL_UART_MspInit>
 8000a92:	e7d8      	b.n	8000a46 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8000a94:	2001      	movs	r0, #1
}
 8000a96:	4770      	bx	lr

08000a98 <CommsN64Console_Init>:
#include "comms_n64_console.h"

// Initializer
void CommsN64Console_Init()
{
 8000a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a9a:	b089      	sub	sp, #36	; 0x24
	/* Set parameters for n64 communication pins */

	// Clocks
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9c:	2400      	movs	r4, #0
 8000a9e:	9401      	str	r4, [sp, #4]
 8000aa0:	4b25      	ldr	r3, [pc, #148]	; (8000b38 <CommsN64Console_Init+0xa0>)
 8000aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aa4:	f042 0202 	orr.w	r2, r2, #2
 8000aa8:	631a      	str	r2, [r3, #48]	; 0x30
 8000aaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aac:	f002 0202 	and.w	r2, r2, #2
 8000ab0:	9201      	str	r2, [sp, #4]
 8000ab2:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_USART1_CLK_ENABLE();
 8000ab4:	9402      	str	r4, [sp, #8]
 8000ab6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ab8:	f042 0210 	orr.w	r2, r2, #16
 8000abc:	645a      	str	r2, [r3, #68]	; 0x44
 8000abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac0:	f003 0310 	and.w	r3, r3, #16
 8000ac4:	9302      	str	r3, [sp, #8]
 8000ac6:	9b02      	ldr	r3, [sp, #8]

	// Init structure
	GPIO_InitTypeDef GPIO_InitStruct_CommsN64Console = {0};
 8000ac8:	9405      	str	r4, [sp, #20]
 8000aca:	9407      	str	r4, [sp, #28]

	// Stop bit control
	GPIO_InitStruct_CommsN64Console.Pin = COMMS_N64_STOP_PIN_HAL;
 8000acc:	2720      	movs	r7, #32
 8000ace:	9703      	str	r7, [sp, #12]
	GPIO_InitStruct_CommsN64Console.Mode = GPIO_MODE_OUTPUT_OD;
 8000ad0:	2311      	movs	r3, #17
 8000ad2:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct_CommsN64Console.Pull = GPIO_NOPULL;
	GPIO_InitStruct_CommsN64Console.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad4:	2603      	movs	r6, #3
 8000ad6:	9606      	str	r6, [sp, #24]
	HAL_GPIO_Init(COMMS_N64_STOP_PORT, &GPIO_InitStruct_CommsN64Console);
 8000ad8:	4d18      	ldr	r5, [pc, #96]	; (8000b3c <CommsN64Console_Init+0xa4>)
 8000ada:	a903      	add	r1, sp, #12
 8000adc:	4628      	mov	r0, r5
 8000ade:	f7ff fdb1 	bl	8000644 <HAL_GPIO_Init>
	COMMS_N64_STOP_PORT->BSRR = COMMS_N64_STOP_SET;
 8000ae2:	61af      	str	r7, [r5, #24]

	// External pullup control
	GPIO_InitStruct_CommsN64Console.Pin = COMMS_N64_PULLUP_PIN_HAL;
 8000ae4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ae8:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct_CommsN64Console.Mode = GPIO_MODE_OUTPUT_PP;
 8000aea:	2301      	movs	r3, #1
 8000aec:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct_CommsN64Console.Pull = GPIO_NOPULL;
 8000aee:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct_CommsN64Console.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	9406      	str	r4, [sp, #24]
	HAL_GPIO_Init(COMMS_N64_PULLUP_PORT, &GPIO_InitStruct_CommsN64Console);
 8000af2:	a903      	add	r1, sp, #12
 8000af4:	4628      	mov	r0, r5
 8000af6:	f7ff fda5 	bl	8000644 <HAL_GPIO_Init>

	// USART1 TX/RX
	GPIO_InitStruct_CommsN64Console.Pin = COMMS_N64_TX_PIN_HAL | COMMS_N64_RX_PIN_HAL;
 8000afa:	23c0      	movs	r3, #192	; 0xc0
 8000afc:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct_CommsN64Console.Mode = GPIO_MODE_AF_OD;
 8000afe:	2312      	movs	r3, #18
 8000b00:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct_CommsN64Console.Alternate = GPIO_AF7_USART1;
 8000b02:	2307      	movs	r3, #7
 8000b04:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct_CommsN64Console.Pull = GPIO_NOPULL;
 8000b06:	9405      	str	r4, [sp, #20]
	GPIO_InitStruct_CommsN64Console.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b08:	9606      	str	r6, [sp, #24]
	HAL_GPIO_Init(COMMS_N64_TX_PORT, &GPIO_InitStruct_CommsN64Console);
 8000b0a:	a903      	add	r1, sp, #12
 8000b0c:	4628      	mov	r0, r5
 8000b0e:	f7ff fd99 	bl	8000644 <HAL_GPIO_Init>

	// Configure USART1
	huart1.Instance = USART1;
 8000b12:	480b      	ldr	r0, [pc, #44]	; (8000b40 <CommsN64Console_Init+0xa8>)
 8000b14:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <CommsN64Console_Init+0xac>)
 8000b16:	6003      	str	r3, [r0, #0]
	huart1.Init.BaudRate = 1300000;	// Started w/ 1,250,000 but experiments show 1,300,000 is more robust
 8000b18:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <CommsN64Console_Init+0xb0>)
 8000b1a:	6043      	str	r3, [r0, #4]
	huart1.Init.WordLength = USART_WORDLENGTH_8B;
 8000b1c:	6084      	str	r4, [r0, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000b1e:	60c4      	str	r4, [r0, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000b20:	6104      	str	r4, [r0, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000b22:	230c      	movs	r3, #12
 8000b24:	6143      	str	r3, [r0, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b26:	6184      	str	r4, [r0, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8000b28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b2c:	61c3      	str	r3, [r0, #28]

	HAL_UART_Init(&huart1);
 8000b2e:	f7ff ff84 	bl	8000a3a <HAL_UART_Init>
}
 8000b32:	b009      	add	sp, #36	; 0x24
 8000b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	40020400 	.word	0x40020400
 8000b40:	20000038 	.word	0x20000038
 8000b44:	40011000 	.word	0x40011000
 8000b48:	0013d620 	.word	0x0013d620

08000b4c <CommsN64Console_SetPullup>:

void CommsN64Console_SetPullup(N64PullupState_t pull)
{
 8000b4c:	b508      	push	{r3, lr}
	if(pull == N64_NOPULL)
 8000b4e:	b110      	cbz	r0, 8000b56 <CommsN64Console_SetPullup+0xa>
	{
		HAL_GPIO_WritePin(COMMS_N64_PULLUP_PORT, COMMS_N64_PULLUP_PIN_HAL, GPIO_PIN_RESET);
	}
	else if(pull == N64_PULLUP)
 8000b50:	2801      	cmp	r0, #1
 8000b52:	d00a      	beq.n	8000b6a <CommsN64Console_SetPullup+0x1e>
	}
	else
	{
		// invalid argument
	}
}
 8000b54:	bd08      	pop	{r3, pc}
		HAL_GPIO_WritePin(COMMS_N64_PULLUP_PORT, COMMS_N64_PULLUP_PIN_HAL, GPIO_PIN_RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b5c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8000b60:	f500 3001 	add.w	r0, r0, #132096	; 0x20400
 8000b64:	f7ff fe5e 	bl	8000824 <HAL_GPIO_WritePin>
 8000b68:	e7f4      	b.n	8000b54 <CommsN64Console_SetPullup+0x8>
		HAL_GPIO_WritePin(COMMS_N64_PULLUP_PORT, COMMS_N64_PULLUP_PIN_HAL, GPIO_PIN_SET);
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b70:	4801      	ldr	r0, [pc, #4]	; (8000b78 <CommsN64Console_SetPullup+0x2c>)
 8000b72:	f7ff fe57 	bl	8000824 <HAL_GPIO_WritePin>
}
 8000b76:	e7ed      	b.n	8000b54 <CommsN64Console_SetPullup+0x8>
 8000b78:	40020400 	.word	0x40020400

08000b7c <CommsN64Console_ParseContollerInputs>:
	COMMS_N64_STOP_PORT->BSRR = COMMS_N64_STOP_SET;
}

// Parsers
void CommsN64Console_ParseContollerInputs()
{
 8000b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b80:	b083      	sub	sp, #12
 8000b82:	4bc8      	ldr	r3, [pc, #800]	; (8000ea4 <CommsN64Console_ParseContollerInputs+0x328>)
 8000b84:	7819      	ldrb	r1, [r3, #0]
 8000b86:	4ec8      	ldr	r6, [pc, #800]	; (8000ea8 <CommsN64Console_ParseContollerInputs+0x32c>)
 8000b88:	2000      	movs	r0, #0
 8000b8a:	4684      	mov	ip, r0
	// Helper variables
	uint8_t leftBit = 0;
	uint8_t rightBit = 0;
 8000b8c:	4602      	mov	r2, r0
	uint8_t leftBit = 0;
 8000b8e:	4603      	mov	r3, r0
				rightBit = 2;
				break;

			case 3:
				leftBit = 1;
				rightBit = 0;
 8000b90:	4683      	mov	fp, r0
				leftBit = 1;
 8000b92:	2501      	movs	r5, #1
				leftBit = 3;
 8000b94:	f04f 0a03 	mov.w	sl, #3
				rightBit = 4;
 8000b98:	f04f 0904 	mov.w	r9, #4
				leftBit = 5;
 8000b9c:	f04f 0805 	mov.w	r8, #5
				rightBit = 6;
 8000ba0:	f04f 0e06 	mov.w	lr, #6
		}
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE1) ||
			     (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE2)	)
		{
			controllerRegisters[N64_BYTE1] |= (1 << leftBit);
			controllerRegisters[N64_BYTE1] |= (1 << rightBit);
 8000ba4:	9501      	str	r5, [sp, #4]
 8000ba6:	e02e      	b.n	8000c06 <CommsN64Console_ParseContollerInputs+0x8a>
				rightBit = 6;
 8000ba8:	4672      	mov	r2, lr
				leftBit = 7;
 8000baa:	2307      	movs	r3, #7
		if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_00_CASE1) ||
 8000bac:	f816 4b01 	ldrb.w	r4, [r6], #1
 8000bb0:	f004 077f 	and.w	r7, r4, #127	; 0x7f
 8000bb4:	2f08      	cmp	r7, #8
 8000bb6:	d01a      	beq.n	8000bee <CommsN64Console_ParseContollerInputs+0x72>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_01_CASE1) ||
 8000bb8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8000bbc:	2cc8      	cmp	r4, #200	; 0xc8
 8000bbe:	d031      	beq.n	8000c24 <CommsN64Console_ParseContollerInputs+0xa8>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_10_CASE1) ||
 8000bc0:	2f0f      	cmp	r7, #15
 8000bc2:	d03a      	beq.n	8000c3a <CommsN64Console_ParseContollerInputs+0xbe>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE1) ||
 8000bc4:	2ccf      	cmp	r4, #207	; 0xcf
 8000bc6:	d11b      	bne.n	8000c00 <CommsN64Console_ParseContollerInputs+0x84>
			controllerRegisters[N64_BYTE1] |= (1 << leftBit);
 8000bc8:	fa05 f403 	lsl.w	r4, r5, r3
			controllerRegisters[N64_BYTE1] |= (1 << rightBit);
 8000bcc:	fa05 f702 	lsl.w	r7, r5, r2
 8000bd0:	433c      	orrs	r4, r7
 8000bd2:	4321      	orrs	r1, r4
 8000bd4:	b2c9      	uxtb	r1, r1
 8000bd6:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000bda:	e011      	b.n	8000c00 <CommsN64Console_ParseContollerInputs+0x84>
				rightBit = 4;
 8000bdc:	464a      	mov	r2, r9
				leftBit = 5;
 8000bde:	4643      	mov	r3, r8
				break;
 8000be0:	e7e4      	b.n	8000bac <CommsN64Console_ParseContollerInputs+0x30>
				rightBit = 2;
 8000be2:	4622      	mov	r2, r4
				leftBit = 3;
 8000be4:	4653      	mov	r3, sl
				break;
 8000be6:	e7e1      	b.n	8000bac <CommsN64Console_ParseContollerInputs+0x30>
				rightBit = 0;
 8000be8:	465a      	mov	r2, fp
				leftBit = 1;
 8000bea:	462b      	mov	r3, r5
				break;
 8000bec:	e7de      	b.n	8000bac <CommsN64Console_ParseContollerInputs+0x30>
			controllerRegisters[N64_BYTE1] &= ~(1 << leftBit);
 8000bee:	fa05 f403 	lsl.w	r4, r5, r3
			controllerRegisters[N64_BYTE1] &= ~(1 << rightBit);
 8000bf2:	fa05 f702 	lsl.w	r7, r5, r2
 8000bf6:	433c      	orrs	r4, r7
 8000bf8:	ea21 0104 	bic.w	r1, r1, r4
 8000bfc:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000c00:	3001      	adds	r0, #1
	for(uint8_t j = 0; j < 4; j = j + 1)
 8000c02:	2804      	cmp	r0, #4
 8000c04:	d024      	beq.n	8000c50 <CommsN64Console_ParseContollerInputs+0xd4>
 8000c06:	b2c4      	uxtb	r4, r0
		switch(j)
 8000c08:	2c03      	cmp	r4, #3
 8000c0a:	d8cf      	bhi.n	8000bac <CommsN64Console_ParseContollerInputs+0x30>
 8000c0c:	a701      	add	r7, pc, #4	; (adr r7, 8000c14 <CommsN64Console_ParseContollerInputs+0x98>)
 8000c0e:	f857 f024 	ldr.w	pc, [r7, r4, lsl #2]
 8000c12:	bf00      	nop
 8000c14:	08000ba9 	.word	0x08000ba9
 8000c18:	08000bdd 	.word	0x08000bdd
 8000c1c:	08000be3 	.word	0x08000be3
 8000c20:	08000be9 	.word	0x08000be9
			controllerRegisters[N64_BYTE1] &= ~(1 << leftBit);
 8000c24:	fa05 f403 	lsl.w	r4, r5, r3
 8000c28:	ea21 0104 	bic.w	r1, r1, r4
			controllerRegisters[N64_BYTE1] |= (1 << rightBit);
 8000c2c:	fa05 f402 	lsl.w	r4, r5, r2
 8000c30:	4321      	orrs	r1, r4
 8000c32:	b2c9      	uxtb	r1, r1
 8000c34:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000c38:	e7e2      	b.n	8000c00 <CommsN64Console_ParseContollerInputs+0x84>
			controllerRegisters[N64_BYTE1] |= (1 << leftBit);
 8000c3a:	fa05 f403 	lsl.w	r4, r5, r3
 8000c3e:	4321      	orrs	r1, r4
			controllerRegisters[N64_BYTE1] &= ~(1 << rightBit);
 8000c40:	fa05 f402 	lsl.w	r4, r5, r2
 8000c44:	ea21 0104 	bic.w	r1, r1, r4
 8000c48:	b2c9      	uxtb	r1, r1
 8000c4a:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000c4e:	e7d7      	b.n	8000c00 <CommsN64Console_ParseContollerInputs+0x84>
 8000c50:	f1bc 0f00 	cmp.w	ip, #0
 8000c54:	d10d      	bne.n	8000c72 <CommsN64Console_ParseContollerInputs+0xf6>
 8000c56:	4993      	ldr	r1, [pc, #588]	; (8000ea4 <CommsN64Console_ParseContollerInputs+0x328>)
 8000c58:	7848      	ldrb	r0, [r1, #1]
 8000c5a:	4e94      	ldr	r6, [pc, #592]	; (8000eac <CommsN64Console_ParseContollerInputs+0x330>)
			controllerRegisters[N64_BYTE1] |= (1 << rightBit);
 8000c5c:	2104      	movs	r1, #4
 8000c5e:	2700      	movs	r7, #0
				rightBit = 2;
				break;

			case 7:
				leftBit = 1;
				rightBit = 0;
 8000c60:	46ba      	mov	sl, r7
				leftBit = 1;
 8000c62:	2501      	movs	r5, #1
				rightBit = 2;
 8000c64:	f04f 0902 	mov.w	r9, #2
				leftBit = 3;
 8000c68:	f04f 0803 	mov.w	r8, #3
				rightBit = 4;
 8000c6c:	468e      	mov	lr, r1
		}
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE1) ||
			     (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE2)	)
		{
			controllerRegisters[N64_BYTE2] |= (1 << leftBit);
			controllerRegisters[N64_BYTE2] |= (1 << rightBit);
 8000c6e:	9501      	str	r5, [sp, #4]
 8000c70:	e031      	b.n	8000cd6 <CommsN64Console_ParseContollerInputs+0x15a>
 8000c72:	488c      	ldr	r0, [pc, #560]	; (8000ea4 <CommsN64Console_ParseContollerInputs+0x328>)
 8000c74:	7001      	strb	r1, [r0, #0]
 8000c76:	e7ee      	b.n	8000c56 <CommsN64Console_ParseContollerInputs+0xda>
				rightBit = 6;
 8000c78:	2206      	movs	r2, #6
				leftBit = 7;
 8000c7a:	2307      	movs	r3, #7
		if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_00_CASE1) ||
 8000c7c:	f816 4b01 	ldrb.w	r4, [r6], #1
 8000c80:	f004 0b7f 	and.w	fp, r4, #127	; 0x7f
 8000c84:	f1bb 0f08 	cmp.w	fp, #8
 8000c88:	d01a      	beq.n	8000cc0 <CommsN64Console_ParseContollerInputs+0x144>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_01_CASE1) ||
 8000c8a:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8000c8e:	2cc8      	cmp	r4, #200	; 0xc8
 8000c90:	d034      	beq.n	8000cfc <CommsN64Console_ParseContollerInputs+0x180>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_10_CASE1) ||
 8000c92:	f1bb 0f0f 	cmp.w	fp, #15
 8000c96:	d03b      	beq.n	8000d10 <CommsN64Console_ParseContollerInputs+0x194>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE1) ||
 8000c98:	2ccf      	cmp	r4, #207	; 0xcf
 8000c9a:	d119      	bne.n	8000cd0 <CommsN64Console_ParseContollerInputs+0x154>
			controllerRegisters[N64_BYTE2] |= (1 << leftBit);
 8000c9c:	fa05 f403 	lsl.w	r4, r5, r3
			controllerRegisters[N64_BYTE2] |= (1 << rightBit);
 8000ca0:	fa05 f702 	lsl.w	r7, r5, r2
 8000ca4:	433c      	orrs	r4, r7
 8000ca6:	4320      	orrs	r0, r4
 8000ca8:	b2c0      	uxtb	r0, r0
 8000caa:	9f01      	ldr	r7, [sp, #4]
 8000cac:	e010      	b.n	8000cd0 <CommsN64Console_ParseContollerInputs+0x154>
				leftBit = 5;
 8000cae:	465b      	mov	r3, fp
				rightBit = 4;
 8000cb0:	4672      	mov	r2, lr
				break;
 8000cb2:	e7e3      	b.n	8000c7c <CommsN64Console_ParseContollerInputs+0x100>
				rightBit = 2;
 8000cb4:	464a      	mov	r2, r9
				leftBit = 3;
 8000cb6:	4643      	mov	r3, r8
				break;
 8000cb8:	e7e0      	b.n	8000c7c <CommsN64Console_ParseContollerInputs+0x100>
				rightBit = 0;
 8000cba:	4652      	mov	r2, sl
				leftBit = 1;
 8000cbc:	462b      	mov	r3, r5
				break;
 8000cbe:	e7dd      	b.n	8000c7c <CommsN64Console_ParseContollerInputs+0x100>
			controllerRegisters[N64_BYTE2] &= ~(1 << leftBit);
 8000cc0:	fa05 f403 	lsl.w	r4, r5, r3
			controllerRegisters[N64_BYTE2] &= ~(1 << rightBit);
 8000cc4:	fa05 f702 	lsl.w	r7, r5, r2
 8000cc8:	433c      	orrs	r4, r7
 8000cca:	ea20 0004 	bic.w	r0, r0, r4
 8000cce:	9f01      	ldr	r7, [sp, #4]
 8000cd0:	3101      	adds	r1, #1
	for(uint8_t j = 4; j < 8; j = j + 1)
 8000cd2:	2908      	cmp	r1, #8
 8000cd4:	d026      	beq.n	8000d24 <CommsN64Console_ParseContollerInputs+0x1a8>
 8000cd6:	fa5f fb81 	uxtb.w	fp, r1
		switch(j)
 8000cda:	f1ab 0404 	sub.w	r4, fp, #4
 8000cde:	2c03      	cmp	r4, #3
 8000ce0:	d8cc      	bhi.n	8000c7c <CommsN64Console_ParseContollerInputs+0x100>
 8000ce2:	f20f 0c08 	addw	ip, pc, #8
 8000ce6:	f85c f024 	ldr.w	pc, [ip, r4, lsl #2]
 8000cea:	bf00      	nop
 8000cec:	08000c79 	.word	0x08000c79
 8000cf0:	08000caf 	.word	0x08000caf
 8000cf4:	08000cb5 	.word	0x08000cb5
 8000cf8:	08000cbb 	.word	0x08000cbb
			controllerRegisters[N64_BYTE2] &= ~(1 << leftBit);
 8000cfc:	fa05 f403 	lsl.w	r4, r5, r3
 8000d00:	ea20 0004 	bic.w	r0, r0, r4
			controllerRegisters[N64_BYTE2] |= (1 << rightBit);
 8000d04:	fa05 f402 	lsl.w	r4, r5, r2
 8000d08:	4320      	orrs	r0, r4
 8000d0a:	b2c0      	uxtb	r0, r0
 8000d0c:	9f01      	ldr	r7, [sp, #4]
 8000d0e:	e7df      	b.n	8000cd0 <CommsN64Console_ParseContollerInputs+0x154>
			controllerRegisters[N64_BYTE2] |= (1 << leftBit);
 8000d10:	fa05 f403 	lsl.w	r4, r5, r3
 8000d14:	4320      	orrs	r0, r4
			controllerRegisters[N64_BYTE2] &= ~(1 << rightBit);
 8000d16:	fa05 f402 	lsl.w	r4, r5, r2
 8000d1a:	ea20 0004 	bic.w	r0, r0, r4
 8000d1e:	b2c0      	uxtb	r0, r0
 8000d20:	9f01      	ldr	r7, [sp, #4]
 8000d22:	e7d5      	b.n	8000cd0 <CommsN64Console_ParseContollerInputs+0x154>
 8000d24:	b987      	cbnz	r7, 8000d48 <CommsN64Console_ParseContollerInputs+0x1cc>
 8000d26:	485f      	ldr	r0, [pc, #380]	; (8000ea4 <CommsN64Console_ParseContollerInputs+0x328>)
 8000d28:	7880      	ldrb	r0, [r0, #2]
 8000d2a:	4e61      	ldr	r6, [pc, #388]	; (8000eb0 <CommsN64Console_ParseContollerInputs+0x334>)
			controllerRegisters[N64_BYTE2] |= (1 << rightBit);
 8000d2c:	f04f 0c00 	mov.w	ip, #0
				rightBit = 2;
				break;

			case 11:
				leftBit = 1;
				rightBit = 0;
 8000d30:	46e3      	mov	fp, ip
				leftBit = 1;
 8000d32:	2501      	movs	r5, #1
				rightBit = 2;
 8000d34:	f04f 0a02 	mov.w	sl, #2
				leftBit = 3;
 8000d38:	f04f 0903 	mov.w	r9, #3
				rightBit = 4;
 8000d3c:	f04f 0804 	mov.w	r8, #4
				leftBit = 5;
 8000d40:	f04f 0e05 	mov.w	lr, #5
		}
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE1) ||
			     (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE2)	)
		{
			controllerRegisters[N64_BYTE3] |= (1 << leftBit);
			controllerRegisters[N64_BYTE3] |= (1 << rightBit);
 8000d44:	9501      	str	r5, [sp, #4]
 8000d46:	e031      	b.n	8000dac <CommsN64Console_ParseContollerInputs+0x230>
 8000d48:	4c56      	ldr	r4, [pc, #344]	; (8000ea4 <CommsN64Console_ParseContollerInputs+0x328>)
 8000d4a:	7060      	strb	r0, [r4, #1]
 8000d4c:	e7eb      	b.n	8000d26 <CommsN64Console_ParseContollerInputs+0x1aa>
				rightBit = 6;
 8000d4e:	2206      	movs	r2, #6
				leftBit = 7;
 8000d50:	2307      	movs	r3, #7
		if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_00_CASE1) ||
 8000d52:	f816 4b01 	ldrb.w	r4, [r6], #1
 8000d56:	f004 077f 	and.w	r7, r4, #127	; 0x7f
 8000d5a:	2f08      	cmp	r7, #8
 8000d5c:	d01a      	beq.n	8000d94 <CommsN64Console_ParseContollerInputs+0x218>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_01_CASE1) ||
 8000d5e:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8000d62:	2cc8      	cmp	r4, #200	; 0xc8
 8000d64:	d032      	beq.n	8000dcc <CommsN64Console_ParseContollerInputs+0x250>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_10_CASE1) ||
 8000d66:	2f0f      	cmp	r7, #15
 8000d68:	d03b      	beq.n	8000de2 <CommsN64Console_ParseContollerInputs+0x266>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE1) ||
 8000d6a:	2ccf      	cmp	r4, #207	; 0xcf
 8000d6c:	d11b      	bne.n	8000da6 <CommsN64Console_ParseContollerInputs+0x22a>
			controllerRegisters[N64_BYTE3] |= (1 << leftBit);
 8000d6e:	fa05 f403 	lsl.w	r4, r5, r3
			controllerRegisters[N64_BYTE3] |= (1 << rightBit);
 8000d72:	fa05 f702 	lsl.w	r7, r5, r2
 8000d76:	433c      	orrs	r4, r7
 8000d78:	4320      	orrs	r0, r4
 8000d7a:	b2c0      	uxtb	r0, r0
 8000d7c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000d80:	e011      	b.n	8000da6 <CommsN64Console_ParseContollerInputs+0x22a>
				rightBit = 4;
 8000d82:	4642      	mov	r2, r8
				leftBit = 5;
 8000d84:	4673      	mov	r3, lr
				break;
 8000d86:	e7e4      	b.n	8000d52 <CommsN64Console_ParseContollerInputs+0x1d6>
				rightBit = 2;
 8000d88:	4652      	mov	r2, sl
				leftBit = 3;
 8000d8a:	464b      	mov	r3, r9
				break;
 8000d8c:	e7e1      	b.n	8000d52 <CommsN64Console_ParseContollerInputs+0x1d6>
				rightBit = 0;
 8000d8e:	465a      	mov	r2, fp
				leftBit = 1;
 8000d90:	462b      	mov	r3, r5
				break;
 8000d92:	e7de      	b.n	8000d52 <CommsN64Console_ParseContollerInputs+0x1d6>
			controllerRegisters[N64_BYTE3] &= ~(1 << leftBit);
 8000d94:	fa05 f403 	lsl.w	r4, r5, r3
			controllerRegisters[N64_BYTE3] &= ~(1 << rightBit);
 8000d98:	fa05 f702 	lsl.w	r7, r5, r2
 8000d9c:	433c      	orrs	r4, r7
 8000d9e:	ea20 0004 	bic.w	r0, r0, r4
 8000da2:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000da6:	3101      	adds	r1, #1
	for(uint8_t j = 8; j < 12; j = j + 1)
 8000da8:	290c      	cmp	r1, #12
 8000daa:	d025      	beq.n	8000df8 <CommsN64Console_ParseContollerInputs+0x27c>
		switch(j)
 8000dac:	b2cc      	uxtb	r4, r1
 8000dae:	3c08      	subs	r4, #8
 8000db0:	2c03      	cmp	r4, #3
 8000db2:	d8ce      	bhi.n	8000d52 <CommsN64Console_ParseContollerInputs+0x1d6>
 8000db4:	a701      	add	r7, pc, #4	; (adr r7, 8000dbc <CommsN64Console_ParseContollerInputs+0x240>)
 8000db6:	f857 f024 	ldr.w	pc, [r7, r4, lsl #2]
 8000dba:	bf00      	nop
 8000dbc:	08000d4f 	.word	0x08000d4f
 8000dc0:	08000d83 	.word	0x08000d83
 8000dc4:	08000d89 	.word	0x08000d89
 8000dc8:	08000d8f 	.word	0x08000d8f
			controllerRegisters[N64_BYTE3] &= ~(1 << leftBit);
 8000dcc:	fa05 f403 	lsl.w	r4, r5, r3
 8000dd0:	ea20 0004 	bic.w	r0, r0, r4
			controllerRegisters[N64_BYTE3] |= (1 << rightBit);
 8000dd4:	fa05 f402 	lsl.w	r4, r5, r2
 8000dd8:	4320      	orrs	r0, r4
 8000dda:	b2c0      	uxtb	r0, r0
 8000ddc:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000de0:	e7e1      	b.n	8000da6 <CommsN64Console_ParseContollerInputs+0x22a>
			controllerRegisters[N64_BYTE3] |= (1 << leftBit);
 8000de2:	fa05 f403 	lsl.w	r4, r5, r3
 8000de6:	4320      	orrs	r0, r4
			controllerRegisters[N64_BYTE3] &= ~(1 << rightBit);
 8000de8:	fa05 f402 	lsl.w	r4, r5, r2
 8000dec:	ea20 0004 	bic.w	r0, r0, r4
 8000df0:	b2c0      	uxtb	r0, r0
 8000df2:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000df6:	e7d6      	b.n	8000da6 <CommsN64Console_ParseContollerInputs+0x22a>
 8000df8:	f1bc 0f00 	cmp.w	ip, #0
 8000dfc:	d110      	bne.n	8000e20 <CommsN64Console_ParseContollerInputs+0x2a4>
 8000dfe:	4829      	ldr	r0, [pc, #164]	; (8000ea4 <CommsN64Console_ParseContollerInputs+0x328>)
 8000e00:	78c0      	ldrb	r0, [r0, #3]
 8000e02:	4e2c      	ldr	r6, [pc, #176]	; (8000eb4 <CommsN64Console_ParseContollerInputs+0x338>)
			controllerRegisters[N64_BYTE3] |= (1 << rightBit);
 8000e04:	f04f 0c00 	mov.w	ip, #0
				rightBit = 2;
				break;

			case 15:
				leftBit = 1;
				rightBit = 0;
 8000e08:	46e3      	mov	fp, ip
				leftBit = 1;
 8000e0a:	2501      	movs	r5, #1
				rightBit = 2;
 8000e0c:	f04f 0a02 	mov.w	sl, #2
				leftBit = 3;
 8000e10:	f04f 0903 	mov.w	r9, #3
				rightBit = 4;
 8000e14:	f04f 0804 	mov.w	r8, #4
				leftBit = 5;
 8000e18:	f04f 0e05 	mov.w	lr, #5
		}
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE1) ||
			     (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE2)	)
		{
			controllerRegisters[N64_BYTE4] |= (1 << leftBit);
			controllerRegisters[N64_BYTE4] |= (1 << rightBit);
 8000e1c:	9501      	str	r5, [sp, #4]
 8000e1e:	e031      	b.n	8000e84 <CommsN64Console_ParseContollerInputs+0x308>
 8000e20:	4c20      	ldr	r4, [pc, #128]	; (8000ea4 <CommsN64Console_ParseContollerInputs+0x328>)
 8000e22:	70a0      	strb	r0, [r4, #2]
 8000e24:	e7eb      	b.n	8000dfe <CommsN64Console_ParseContollerInputs+0x282>
				rightBit = 6;
 8000e26:	2206      	movs	r2, #6
				leftBit = 7;
 8000e28:	2307      	movs	r3, #7
		if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_00_CASE1) ||
 8000e2a:	f816 4b01 	ldrb.w	r4, [r6], #1
 8000e2e:	f004 077f 	and.w	r7, r4, #127	; 0x7f
 8000e32:	2f08      	cmp	r7, #8
 8000e34:	d01a      	beq.n	8000e6c <CommsN64Console_ParseContollerInputs+0x2f0>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_01_CASE1) ||
 8000e36:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8000e3a:	2cc8      	cmp	r4, #200	; 0xc8
 8000e3c:	d03c      	beq.n	8000eb8 <CommsN64Console_ParseContollerInputs+0x33c>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_10_CASE1) ||
 8000e3e:	2f0f      	cmp	r7, #15
 8000e40:	d045      	beq.n	8000ece <CommsN64Console_ParseContollerInputs+0x352>
		else if( (controllerResponse[j] == UART_BYTE_2_N64_BITS_11_CASE1) ||
 8000e42:	2ccf      	cmp	r4, #207	; 0xcf
 8000e44:	d11b      	bne.n	8000e7e <CommsN64Console_ParseContollerInputs+0x302>
			controllerRegisters[N64_BYTE4] |= (1 << leftBit);
 8000e46:	fa05 f403 	lsl.w	r4, r5, r3
			controllerRegisters[N64_BYTE4] |= (1 << rightBit);
 8000e4a:	fa05 f702 	lsl.w	r7, r5, r2
 8000e4e:	433c      	orrs	r4, r7
 8000e50:	4320      	orrs	r0, r4
 8000e52:	b2c0      	uxtb	r0, r0
 8000e54:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000e58:	e011      	b.n	8000e7e <CommsN64Console_ParseContollerInputs+0x302>
				rightBit = 4;
 8000e5a:	4642      	mov	r2, r8
				leftBit = 5;
 8000e5c:	4673      	mov	r3, lr
				break;
 8000e5e:	e7e4      	b.n	8000e2a <CommsN64Console_ParseContollerInputs+0x2ae>
				rightBit = 2;
 8000e60:	4652      	mov	r2, sl
				leftBit = 3;
 8000e62:	464b      	mov	r3, r9
				break;
 8000e64:	e7e1      	b.n	8000e2a <CommsN64Console_ParseContollerInputs+0x2ae>
				rightBit = 0;
 8000e66:	465a      	mov	r2, fp
				leftBit = 1;
 8000e68:	462b      	mov	r3, r5
				break;
 8000e6a:	e7de      	b.n	8000e2a <CommsN64Console_ParseContollerInputs+0x2ae>
			controllerRegisters[N64_BYTE4] &= ~(1 << leftBit);
 8000e6c:	fa05 f403 	lsl.w	r4, r5, r3
			controllerRegisters[N64_BYTE4] &= ~(1 << rightBit);
 8000e70:	fa05 f702 	lsl.w	r7, r5, r2
 8000e74:	433c      	orrs	r4, r7
 8000e76:	ea20 0004 	bic.w	r0, r0, r4
 8000e7a:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000e7e:	3101      	adds	r1, #1
	for(uint8_t j = 12; j < 16; j = j + 1)
 8000e80:	2910      	cmp	r1, #16
 8000e82:	d02f      	beq.n	8000ee4 <CommsN64Console_ParseContollerInputs+0x368>
		switch(j)
 8000e84:	b2cc      	uxtb	r4, r1
 8000e86:	3c0c      	subs	r4, #12
 8000e88:	2c03      	cmp	r4, #3
 8000e8a:	d8ce      	bhi.n	8000e2a <CommsN64Console_ParseContollerInputs+0x2ae>
 8000e8c:	a701      	add	r7, pc, #4	; (adr r7, 8000e94 <CommsN64Console_ParseContollerInputs+0x318>)
 8000e8e:	f857 f024 	ldr.w	pc, [r7, r4, lsl #2]
 8000e92:	bf00      	nop
 8000e94:	08000e27 	.word	0x08000e27
 8000e98:	08000e5b 	.word	0x08000e5b
 8000e9c:	08000e61 	.word	0x08000e61
 8000ea0:	08000e67 	.word	0x08000e67
 8000ea4:	20000084 	.word	0x20000084
 8000ea8:	20000028 	.word	0x20000028
 8000eac:	2000002c 	.word	0x2000002c
 8000eb0:	20000030 	.word	0x20000030
 8000eb4:	20000034 	.word	0x20000034
			controllerRegisters[N64_BYTE4] &= ~(1 << leftBit);
 8000eb8:	fa05 f403 	lsl.w	r4, r5, r3
 8000ebc:	ea20 0004 	bic.w	r0, r0, r4
			controllerRegisters[N64_BYTE4] |= (1 << rightBit);
 8000ec0:	fa05 f402 	lsl.w	r4, r5, r2
 8000ec4:	4320      	orrs	r0, r4
 8000ec6:	b2c0      	uxtb	r0, r0
 8000ec8:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000ecc:	e7d7      	b.n	8000e7e <CommsN64Console_ParseContollerInputs+0x302>
			controllerRegisters[N64_BYTE4] |= (1 << leftBit);
 8000ece:	fa05 f403 	lsl.w	r4, r5, r3
 8000ed2:	4320      	orrs	r0, r4
			controllerRegisters[N64_BYTE4] &= ~(1 << rightBit);
 8000ed4:	fa05 f402 	lsl.w	r4, r5, r2
 8000ed8:	ea20 0004 	bic.w	r0, r0, r4
 8000edc:	b2c0      	uxtb	r0, r0
 8000ede:	f8dd c004 	ldr.w	ip, [sp, #4]
 8000ee2:	e7cc      	b.n	8000e7e <CommsN64Console_ParseContollerInputs+0x302>
 8000ee4:	f1bc 0f00 	cmp.w	ip, #0
 8000ee8:	d102      	bne.n	8000ef0 <CommsN64Console_ParseContollerInputs+0x374>
		else
		{
			// invalid
		}
	}
}
 8000eea:	b003      	add	sp, #12
 8000eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ef0:	4b01      	ldr	r3, [pc, #4]	; (8000ef8 <CommsN64Console_ParseContollerInputs+0x37c>)
 8000ef2:	70d8      	strb	r0, [r3, #3]
 8000ef4:	e7f9      	b.n	8000eea <CommsN64Console_ParseContollerInputs+0x36e>
 8000ef6:	bf00      	nop
 8000ef8:	20000084 	.word	0x20000084

08000efc <CommsN64Console_GetContollerInputs>:
{
	// Future implementation
}

void CommsN64Console_GetContollerInputs()
{
 8000efc:	b082      	sub	sp, #8
	 * performed, there is about 2.5 microseconds left before the n64 controller
	 * begins to respond. For a STM32F411CE running at 100MHz, this be more than
	 * enough time to prepare a way to capture the data.
	 */
	// Disable the receiver
	USART1->CR1 &= ~USART_CR1_RE;
 8000efe:	4a6a      	ldr	r2, [pc, #424]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f00:	68d3      	ldr	r3, [r2, #12]
 8000f02:	f023 0304 	bic.w	r3, r3, #4
 8000f06:	60d3      	str	r3, [r2, #12]

	// Make sure the transmit data register is empty before sending next byte
	while(!(USART1->SR & USART_SR_TXE)){};
 8000f08:	6813      	ldr	r3, [r2, #0]
 8000f0a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000f0e:	d0fb      	beq.n	8000f08 <CommsN64Console_GetContollerInputs+0xc>
	// Send a byte (2 n64 bits)
	USART1->DR = (UART_BYTE_2_N64_BITS_00_CASE1 & 0xFF);
 8000f10:	4b65      	ldr	r3, [pc, #404]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f12:	2208      	movs	r2, #8
 8000f14:	605a      	str	r2, [r3, #4]

	// Make sure the transmit data register is empty before sending a byte
	while(!(USART1->SR & USART_SR_TXE)){};
 8000f16:	461a      	mov	r2, r3
 8000f18:	6813      	ldr	r3, [r2, #0]
 8000f1a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000f1e:	d0fb      	beq.n	8000f18 <CommsN64Console_GetContollerInputs+0x1c>
	// Send a byte (2 n64 bits)
	USART1->DR = (UART_BYTE_2_N64_BITS_00_CASE1 & 0xFF);
 8000f20:	4b61      	ldr	r3, [pc, #388]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f22:	2208      	movs	r2, #8
 8000f24:	605a      	str	r2, [r3, #4]

	// Make sure the transmit data register is empty before sending a byte
	while(!(USART1->SR & USART_SR_TXE)){};
 8000f26:	461a      	mov	r2, r3
 8000f28:	6813      	ldr	r3, [r2, #0]
 8000f2a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000f2e:	d0fb      	beq.n	8000f28 <CommsN64Console_GetContollerInputs+0x2c>
	// Send a byte (2 n64 bits)
	USART1->DR = (UART_BYTE_2_N64_BITS_00_CASE1 & 0xFF);
 8000f30:	4b5d      	ldr	r3, [pc, #372]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f32:	2208      	movs	r2, #8
 8000f34:	605a      	str	r2, [r3, #4]

	// Make sure the transmit data register is empty before sending a byte
	while(!(USART1->SR & USART_SR_TXE)){};
 8000f36:	461a      	mov	r2, r3
 8000f38:	6813      	ldr	r3, [r2, #0]
 8000f3a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000f3e:	d0fb      	beq.n	8000f38 <CommsN64Console_GetContollerInputs+0x3c>
	// Send a byte (2 n64 bits)
	USART1->DR = (UART_BYTE_2_N64_BITS_01_CASE1 & 0xFF);
 8000f40:	4b59      	ldr	r3, [pc, #356]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f42:	22e8      	movs	r2, #232	; 0xe8
 8000f44:	605a      	str	r2, [r3, #4]

	// Make sure the last uart byte transmission is complete before sending stop bit
	while(!(USART1->SR & USART_SR_TC)){};
 8000f46:	461a      	mov	r2, r3
 8000f48:	6813      	ldr	r3, [r2, #0]
 8000f4a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8000f4e:	d0fb      	beq.n	8000f48 <CommsN64Console_GetContollerInputs+0x4c>
	COMMS_N64_STOP_PORT->BSRR = COMMS_N64_STOP_CLEAR;
 8000f50:	4b56      	ldr	r3, [pc, #344]	; (80010ac <CommsN64Console_GetContollerInputs+0x1b0>)
 8000f52:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000f56:	619a      	str	r2, [r3, #24]
	volatile uint32_t counter = 1;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	9301      	str	r3, [sp, #4]
	while(counter--);
 8000f5c:	9b01      	ldr	r3, [sp, #4]
 8000f5e:	1e5a      	subs	r2, r3, #1
 8000f60:	9201      	str	r2, [sp, #4]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1fa      	bne.n	8000f5c <CommsN64Console_GetContollerInputs+0x60>
	COMMS_N64_STOP_PORT->BSRR = COMMS_N64_STOP_SET;
 8000f66:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f6a:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 8000f6e:	2220      	movs	r2, #32
 8000f70:	619a      	str	r2, [r3, #24]
	 * bit after this 4 n64 byte transmission. That means the uart receiver must
	 * be disabled after the last acquired byte. Of course before grabbing the
	 * first byte, enabled the uart receiver.
	 */
	// Enable the uart receiver
	USART1->CR1 |= USART_CR1_RE;
 8000f72:	4a4d      	ldr	r2, [pc, #308]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f74:	68d3      	ldr	r3, [r2, #12]
 8000f76:	f043 0304 	orr.w	r3, r3, #4
 8000f7a:	60d3      	str	r3, [r2, #12]

	// Grab states for A and B
	while(!(USART1->SR & USART_SR_RXNE)){};
 8000f7c:	6813      	ldr	r3, [r2, #0]
 8000f7e:	f013 0f20 	tst.w	r3, #32
 8000f82:	d0fb      	beq.n	8000f7c <CommsN64Console_GetContollerInputs+0x80>
	controllerResponse[N64_A_B] = USART1->DR;
 8000f84:	4b48      	ldr	r3, [pc, #288]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	4b49      	ldr	r3, [pc, #292]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8000f8a:	701a      	strb	r2, [r3, #0]

	// Grab states for Z and START
	while(!(USART1->SR & USART_SR_RXNE)){};
 8000f8c:	4a46      	ldr	r2, [pc, #280]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f8e:	6813      	ldr	r3, [r2, #0]
 8000f90:	f013 0f20 	tst.w	r3, #32
 8000f94:	d0fb      	beq.n	8000f8e <CommsN64Console_GetContollerInputs+0x92>
	controllerResponse[N64_Z_START] = USART1->DR;
 8000f96:	4b44      	ldr	r3, [pc, #272]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000f98:	685a      	ldr	r2, [r3, #4]
 8000f9a:	4b45      	ldr	r3, [pc, #276]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8000f9c:	705a      	strb	r2, [r3, #1]

	// Grab states for DU and DD
	while(!(USART1->SR & USART_SR_RXNE)){};
 8000f9e:	4a42      	ldr	r2, [pc, #264]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000fa0:	6813      	ldr	r3, [r2, #0]
 8000fa2:	f013 0f20 	tst.w	r3, #32
 8000fa6:	d0fb      	beq.n	8000fa0 <CommsN64Console_GetContollerInputs+0xa4>
	controllerResponse[N64_DU_DD] = USART1->DR;
 8000fa8:	4b3f      	ldr	r3, [pc, #252]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	4b40      	ldr	r3, [pc, #256]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8000fae:	709a      	strb	r2, [r3, #2]

	// Grab states for DL and DR
	while(!(USART1->SR & USART_SR_RXNE)){};
 8000fb0:	4a3d      	ldr	r2, [pc, #244]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000fb2:	6813      	ldr	r3, [r2, #0]
 8000fb4:	f013 0f20 	tst.w	r3, #32
 8000fb8:	d0fb      	beq.n	8000fb2 <CommsN64Console_GetContollerInputs+0xb6>
	controllerResponse[N64_DL_DR] = USART1->DR;
 8000fba:	4b3b      	ldr	r3, [pc, #236]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000fbc:	685a      	ldr	r2, [r3, #4]
 8000fbe:	4b3c      	ldr	r3, [pc, #240]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8000fc0:	70da      	strb	r2, [r3, #3]

	// Grab states for RESET and RESERVED
	while(!(USART1->SR & USART_SR_RXNE)){};
 8000fc2:	4a39      	ldr	r2, [pc, #228]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000fc4:	6813      	ldr	r3, [r2, #0]
 8000fc6:	f013 0f20 	tst.w	r3, #32
 8000fca:	d0fb      	beq.n	8000fc4 <CommsN64Console_GetContollerInputs+0xc8>
	controllerResponse[N64_RESET_RESERVED] = USART1->DR;
 8000fcc:	4b36      	ldr	r3, [pc, #216]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	4b37      	ldr	r3, [pc, #220]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8000fd2:	711a      	strb	r2, [r3, #4]

	// Grab states for L and R
	while(!(USART1->SR & USART_SR_RXNE)){};
 8000fd4:	4a34      	ldr	r2, [pc, #208]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000fd6:	6813      	ldr	r3, [r2, #0]
 8000fd8:	f013 0f20 	tst.w	r3, #32
 8000fdc:	d0fb      	beq.n	8000fd6 <CommsN64Console_GetContollerInputs+0xda>
	controllerResponse[N64_L_R] = USART1->DR;
 8000fde:	4b32      	ldr	r3, [pc, #200]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000fe0:	685a      	ldr	r2, [r3, #4]
 8000fe2:	4b33      	ldr	r3, [pc, #204]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8000fe4:	715a      	strb	r2, [r3, #5]

	// Grab states for CU and CD
	while(!(USART1->SR & USART_SR_RXNE)){};
 8000fe6:	4a30      	ldr	r2, [pc, #192]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000fe8:	6813      	ldr	r3, [r2, #0]
 8000fea:	f013 0f20 	tst.w	r3, #32
 8000fee:	d0fb      	beq.n	8000fe8 <CommsN64Console_GetContollerInputs+0xec>
	controllerResponse[N64_CU_CD] = USART1->DR;
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000ff2:	685a      	ldr	r2, [r3, #4]
 8000ff4:	4b2e      	ldr	r3, [pc, #184]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8000ff6:	719a      	strb	r2, [r3, #6]

	// Grab states for CL and CR
	while(!(USART1->SR & USART_SR_RXNE)){};
 8000ff8:	4a2b      	ldr	r2, [pc, #172]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8000ffa:	6813      	ldr	r3, [r2, #0]
 8000ffc:	f013 0f20 	tst.w	r3, #32
 8001000:	d0fb      	beq.n	8000ffa <CommsN64Console_GetContollerInputs+0xfe>
	controllerResponse[N64_CL_CR] = USART1->DR;
 8001002:	4b29      	ldr	r3, [pc, #164]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001004:	685a      	ldr	r2, [r3, #4]
 8001006:	4b2a      	ldr	r3, [pc, #168]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8001008:	71da      	strb	r2, [r3, #7]

	// Grab states for X-AXIS BIT7 & BIT6
	while(!(USART1->SR & USART_SR_RXNE)){};
 800100a:	4a27      	ldr	r2, [pc, #156]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 800100c:	6813      	ldr	r3, [r2, #0]
 800100e:	f013 0f20 	tst.w	r3, #32
 8001012:	d0fb      	beq.n	800100c <CommsN64Console_GetContollerInputs+0x110>
	controllerResponse[N64_X_AXIS_BIT7_BIT6] = USART1->DR;
 8001014:	4b24      	ldr	r3, [pc, #144]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001016:	685a      	ldr	r2, [r3, #4]
 8001018:	4b25      	ldr	r3, [pc, #148]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 800101a:	721a      	strb	r2, [r3, #8]

	// Grab states for X-AXIS BIT5 & BIT4
	while(!(USART1->SR & USART_SR_RXNE)){};
 800101c:	4a22      	ldr	r2, [pc, #136]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 800101e:	6813      	ldr	r3, [r2, #0]
 8001020:	f013 0f20 	tst.w	r3, #32
 8001024:	d0fb      	beq.n	800101e <CommsN64Console_GetContollerInputs+0x122>
	controllerResponse[N64_X_AXIS_BIT5_BIT4] = USART1->DR;
 8001026:	4b20      	ldr	r3, [pc, #128]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	4b21      	ldr	r3, [pc, #132]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 800102c:	725a      	strb	r2, [r3, #9]

	// Grab states for X-AXIS BIT3 & BIT2
	while(!(USART1->SR & USART_SR_RXNE)){};
 800102e:	4a1e      	ldr	r2, [pc, #120]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001030:	6813      	ldr	r3, [r2, #0]
 8001032:	f013 0f20 	tst.w	r3, #32
 8001036:	d0fb      	beq.n	8001030 <CommsN64Console_GetContollerInputs+0x134>
	controllerResponse[N64_X_AXIS_BIT3_BIT2] = USART1->DR;
 8001038:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 800103a:	685a      	ldr	r2, [r3, #4]
 800103c:	4b1c      	ldr	r3, [pc, #112]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 800103e:	729a      	strb	r2, [r3, #10]

	// Grab states for X-AXIS BIT1 & BIT0
	while(!(USART1->SR & USART_SR_RXNE)){};
 8001040:	4a19      	ldr	r2, [pc, #100]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001042:	6813      	ldr	r3, [r2, #0]
 8001044:	f013 0f20 	tst.w	r3, #32
 8001048:	d0fb      	beq.n	8001042 <CommsN64Console_GetContollerInputs+0x146>
	controllerResponse[N64_X_AXIS_BIT1_BIT0] = USART1->DR;
 800104a:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 800104c:	685a      	ldr	r2, [r3, #4]
 800104e:	4b18      	ldr	r3, [pc, #96]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8001050:	72da      	strb	r2, [r3, #11]

	// Grab states for Y-AXIS BIT7 & BIT6
	while(!(USART1->SR & USART_SR_RXNE)){};
 8001052:	4a15      	ldr	r2, [pc, #84]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001054:	6813      	ldr	r3, [r2, #0]
 8001056:	f013 0f20 	tst.w	r3, #32
 800105a:	d0fb      	beq.n	8001054 <CommsN64Console_GetContollerInputs+0x158>
	controllerResponse[N64_Y_AXIS_BIT7_BIT6] = USART1->DR;
 800105c:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 800105e:	685a      	ldr	r2, [r3, #4]
 8001060:	4b13      	ldr	r3, [pc, #76]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8001062:	731a      	strb	r2, [r3, #12]

	// Grab states for Y-AXIS BIT5 & BIT4
	while(!(USART1->SR & USART_SR_RXNE)){};
 8001064:	4a10      	ldr	r2, [pc, #64]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001066:	6813      	ldr	r3, [r2, #0]
 8001068:	f013 0f20 	tst.w	r3, #32
 800106c:	d0fb      	beq.n	8001066 <CommsN64Console_GetContollerInputs+0x16a>
	controllerResponse[N64_Y_AXIS_BIT5_BIT4] = USART1->DR;
 800106e:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001070:	685a      	ldr	r2, [r3, #4]
 8001072:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8001074:	735a      	strb	r2, [r3, #13]

	// Grab states for Y-AXIS BIT3 & BIT2
	while(!(USART1->SR & USART_SR_RXNE)){};
 8001076:	4a0c      	ldr	r2, [pc, #48]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001078:	6813      	ldr	r3, [r2, #0]
 800107a:	f013 0f20 	tst.w	r3, #32
 800107e:	d0fb      	beq.n	8001078 <CommsN64Console_GetContollerInputs+0x17c>
	controllerResponse[N64_Y_AXIS_BIT3_BIT2] = USART1->DR;
 8001080:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001082:	685a      	ldr	r2, [r3, #4]
 8001084:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8001086:	739a      	strb	r2, [r3, #14]

	// Grab states for Y-AXIS BIT1 & BIT0
	while(!(USART1->SR & USART_SR_RXNE)){};
 8001088:	4a07      	ldr	r2, [pc, #28]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 800108a:	6813      	ldr	r3, [r2, #0]
 800108c:	f013 0f20 	tst.w	r3, #32
 8001090:	d0fb      	beq.n	800108a <CommsN64Console_GetContollerInputs+0x18e>
	controllerResponse[N64_Y_AXIS_BIT1_BIT0] = USART1->DR;
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <CommsN64Console_GetContollerInputs+0x1ac>)
 8001094:	6859      	ldr	r1, [r3, #4]
 8001096:	4a06      	ldr	r2, [pc, #24]	; (80010b0 <CommsN64Console_GetContollerInputs+0x1b4>)
 8001098:	73d1      	strb	r1, [r2, #15]

	// Disable the receiver
	USART1->CR1 &= ~USART_CR1_RE;
 800109a:	68da      	ldr	r2, [r3, #12]
 800109c:	f022 0204 	bic.w	r2, r2, #4
 80010a0:	60da      	str	r2, [r3, #12]
//	HAL_Delay(2);
//	while(!(USART1->SR & USART_SR_TXE)){};
//	USART1->DR = (<byte to send> & 0xFF);
//	while(!(USART1->SR & USART_SR_TC)){};
//	HAL_Delay(5);
}
 80010a2:	b002      	add	sp, #8
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	40011000 	.word	0x40011000
 80010ac:	40020400 	.word	0x40020400
 80010b0:	20000028 	.word	0x20000028

080010b4 <Main_SetBlueLed>:
    }
}

// Setters
void Main_SetBlueLed(GPIO_PinState pinState)
{
 80010b4:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN_HAL, pinState);
 80010b6:	4602      	mov	r2, r0
 80010b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010bc:	4801      	ldr	r0, [pc, #4]	; (80010c4 <Main_SetBlueLed+0x10>)
 80010be:	f7ff fbb1 	bl	8000824 <HAL_GPIO_WritePin>
}
 80010c2:	bd08      	pop	{r3, pc}
 80010c4:	40020800 	.word	0x40020800

080010c8 <Main_SetRegisters>:
	// Helper variable
	uint8_t bitState;

	/* Update the MSI upper byte register */
	// BIT7
	registerMSIupper |= (1 << MSI_UPPER_BIT7);
 80010c8:	4b4c      	ldr	r3, [pc, #304]	; (80011fc <Main_SetRegisters+0x134>)
 80010ca:	781a      	ldrb	r2, [r3, #0]

	// HOME
	bitState = (controllerRegisters[0] >> N64_BYTE1_Z) & (0x01);
 80010cc:	4b4c      	ldr	r3, [pc, #304]	; (8001200 <Main_SetRegisters+0x138>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
	if(bitState == 0x01)
 80010d0:	f013 0f20 	tst.w	r3, #32
	{
		registerMSIupper &= ~(1 << MSI_UPPER_HOME);
 80010d4:	bf1a      	itte	ne
 80010d6:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80010da:	f062 027f 	ornne	r2, r2, #127	; 0x7f
	}
	else
	{
		registerMSIupper |= (1 << MSI_UPPER_HOME);
 80010de:	f062 023f 	orneq	r2, r2, #63	; 0x3f
 80010e2:	4946      	ldr	r1, [pc, #280]	; (80011fc <Main_SetRegisters+0x134>)
 80010e4:	700a      	strb	r2, [r1, #0]
	}

	// SELECT
	registerMSIupper &= ~(1 << MSI_UPPER_SELECT);
 80010e6:	4a45      	ldr	r2, [pc, #276]	; (80011fc <Main_SetRegisters+0x134>)
 80010e8:	7812      	ldrb	r2, [r2, #0]
 80010ea:	f002 01df 	and.w	r1, r2, #223	; 0xdf

	// START
	bitState = (controllerRegisters[0] >> N64_BYTE1_START) & (0x01);
	if(bitState == 0x01)
 80010ee:	f013 0f10 	tst.w	r3, #16
 80010f2:	d07d      	beq.n	80011f0 <Main_SetRegisters+0x128>
	{
		registerMSIupper &= ~(1 << MSI_UPPER_START);
 80010f4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80010f8:	4940      	ldr	r1, [pc, #256]	; (80011fc <Main_SetRegisters+0x134>)
 80010fa:	700a      	strb	r2, [r1, #0]
		registerMSIupper |= (1 << MSI_UPPER_START);
	}

	// UP
	bitState = (controllerRegisters[0] >> N64_BYTE1_DU) & (0x01);
	if(bitState == 0x01)
 80010fc:	f013 0f08 	tst.w	r3, #8
	{
		registerMSIupper &= ~(1 << MSI_UPPER_UP);
 8001100:	493e      	ldr	r1, [pc, #248]	; (80011fc <Main_SetRegisters+0x134>)
 8001102:	780a      	ldrb	r2, [r1, #0]
 8001104:	bf14      	ite	ne
 8001106:	f022 0208 	bicne.w	r2, r2, #8
	}
	else
	{
		registerMSIupper |= (1 << MSI_UPPER_UP);
 800110a:	f042 0208 	orreq.w	r2, r2, #8
 800110e:	700a      	strb	r2, [r1, #0]
	}

	// DOWN
	bitState = (controllerRegisters[0] >> N64_BYTE1_DD) & (0x01);
	if(bitState == 0x01)
 8001110:	f013 0f04 	tst.w	r3, #4
	{
		registerMSIupper &= ~(1 << MSI_UPPER_DOWN);
 8001114:	4939      	ldr	r1, [pc, #228]	; (80011fc <Main_SetRegisters+0x134>)
 8001116:	780a      	ldrb	r2, [r1, #0]
 8001118:	bf14      	ite	ne
 800111a:	f022 0204 	bicne.w	r2, r2, #4
	}
	else
	{
		registerMSIupper |= (1 << MSI_UPPER_DOWN);
 800111e:	f042 0204 	orreq.w	r2, r2, #4
 8001122:	700a      	strb	r2, [r1, #0]
	}

	// RIGHT
	bitState = (controllerRegisters[0] >> N64_BYTE1_DR) & (0x01);
	if(bitState == 0x01)
 8001124:	f013 0f01 	tst.w	r3, #1
	{
		registerMSIupper &= ~(1 << MSI_UPPER_RIGHT);
 8001128:	4934      	ldr	r1, [pc, #208]	; (80011fc <Main_SetRegisters+0x134>)
 800112a:	780a      	ldrb	r2, [r1, #0]
 800112c:	bf14      	ite	ne
 800112e:	f022 0202 	bicne.w	r2, r2, #2
	}
	else
	{
		registerMSIupper |= (1 << MSI_UPPER_RIGHT);
 8001132:	f042 0202 	orreq.w	r2, r2, #2
 8001136:	700a      	strb	r2, [r1, #0]
	}

	// LEFT
	bitState = (controllerRegisters[0] >> N64_BYTE1_DL) & (0x01);
	if(bitState == 0x01)
 8001138:	f013 0f02 	tst.w	r3, #2
	{
		registerMSIupper &= ~(1 << MSI_UPPER_LEFT);
 800113c:	492f      	ldr	r1, [pc, #188]	; (80011fc <Main_SetRegisters+0x134>)
 800113e:	780a      	ldrb	r2, [r1, #0]
 8001140:	bf14      	ite	ne
 8001142:	f022 0201 	bicne.w	r2, r2, #1
	}
	else
	{
		registerMSIupper |= (1 << MSI_UPPER_LEFT);
 8001146:	f042 0201 	orreq.w	r2, r2, #1
 800114a:	700a      	strb	r2, [r1, #0]
	}

	// 4K
	bitState = (controllerRegisters[1] >> N64_BYTE2_L) & (0x01);
 800114c:	4a2c      	ldr	r2, [pc, #176]	; (8001200 <Main_SetRegisters+0x138>)
 800114e:	7852      	ldrb	r2, [r2, #1]
	if(bitState == 0x01)
 8001150:	f012 0f20 	tst.w	r2, #32
	{
		registerMSIlower &= ~(1 << MSI_LOWER_4K);
 8001154:	482b      	ldr	r0, [pc, #172]	; (8001204 <Main_SetRegisters+0x13c>)
 8001156:	7801      	ldrb	r1, [r0, #0]
 8001158:	bf14      	ite	ne
 800115a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
	}
	else
	{
		registerMSIlower |= (1 << MSI_LOWER_4K);
 800115e:	f061 017f 	orneq	r1, r1, #127	; 0x7f
 8001162:	7001      	strb	r1, [r0, #0]
	}

	// 3K
	bitState = (controllerRegisters[1] >> N64_BYTE2_CR) & (0x01);
	if(bitState == 0x01)
 8001164:	f012 0f01 	tst.w	r2, #1
	{
		registerMSIlower &= ~(1 << MSI_LOWER_3K);
 8001168:	4826      	ldr	r0, [pc, #152]	; (8001204 <Main_SetRegisters+0x13c>)
 800116a:	7801      	ldrb	r1, [r0, #0]
 800116c:	bf14      	ite	ne
 800116e:	f021 0140 	bicne.w	r1, r1, #64	; 0x40
	}
	else
	{
		registerMSIlower |= (1 << MSI_LOWER_3K);
 8001172:	f041 0140 	orreq.w	r1, r1, #64	; 0x40
 8001176:	7001      	strb	r1, [r0, #0]
	}

	// 2K
	bitState = (controllerRegisters[1] >> N64_BYTE2_CD) & (0x01);
	if(bitState == 0x01)
 8001178:	f012 0f04 	tst.w	r2, #4
	{
		registerMSIlower &= ~(1 << MSI_LOWER_2K);
 800117c:	4821      	ldr	r0, [pc, #132]	; (8001204 <Main_SetRegisters+0x13c>)
 800117e:	7801      	ldrb	r1, [r0, #0]
 8001180:	bf14      	ite	ne
 8001182:	f021 0120 	bicne.w	r1, r1, #32
	}
	else
	{
		registerMSIlower |= (1 << MSI_LOWER_2K);
 8001186:	f041 0120 	orreq.w	r1, r1, #32
 800118a:	7001      	strb	r1, [r0, #0]
	}

	// 1K
	bitState = (controllerRegisters[0] >> N64_BYTE1_A) & (0x01);
	if(bitState == 0x01)
 800118c:	09d9      	lsrs	r1, r3, #7
	{
		registerMSIlower &= ~(1 << MSI_LOWER_1K);
 800118e:	481d      	ldr	r0, [pc, #116]	; (8001204 <Main_SetRegisters+0x13c>)
 8001190:	7801      	ldrb	r1, [r0, #0]
 8001192:	bf14      	ite	ne
 8001194:	f021 0110 	bicne.w	r1, r1, #16
	}
	else
	{
		registerMSIlower |= (1 << MSI_LOWER_1K);
 8001198:	f041 0110 	orreq.w	r1, r1, #16
 800119c:	7001      	strb	r1, [r0, #0]
	}

	// 4P
	bitState = (controllerRegisters[1] >> N64_BYTE2_R) & (0x01);
	if(bitState == 0x01)
 800119e:	f012 0f10 	tst.w	r2, #16
	{
		registerMSIlower &= ~(1 << MSI_LOWER_4P);
 80011a2:	4818      	ldr	r0, [pc, #96]	; (8001204 <Main_SetRegisters+0x13c>)
 80011a4:	7801      	ldrb	r1, [r0, #0]
 80011a6:	bf14      	ite	ne
 80011a8:	f021 0108 	bicne.w	r1, r1, #8
	}
	else
	{
		registerMSIlower |= (1 << MSI_LOWER_4P);
 80011ac:	f041 0108 	orreq.w	r1, r1, #8
 80011b0:	7001      	strb	r1, [r0, #0]
	}

	// 3P
	bitState = (controllerRegisters[1] >> N64_BYTE2_CU) & (0x01);
	if(bitState == 0x01)
 80011b2:	f012 0f08 	tst.w	r2, #8
	{
		registerMSIlower &= ~(1 << MSI_LOWER_3P);
 80011b6:	4813      	ldr	r0, [pc, #76]	; (8001204 <Main_SetRegisters+0x13c>)
 80011b8:	7801      	ldrb	r1, [r0, #0]
 80011ba:	bf14      	ite	ne
 80011bc:	f021 0104 	bicne.w	r1, r1, #4
	}
	else
	{
		registerMSIlower |= (1 << MSI_LOWER_3P);
 80011c0:	f041 0104 	orreq.w	r1, r1, #4
 80011c4:	7001      	strb	r1, [r0, #0]
	}

	// 2P
	bitState = (controllerRegisters[1] >> N64_BYTE2_CL) & (0x01);
	if(bitState == 0x01)
 80011c6:	f012 0f02 	tst.w	r2, #2
	{
		registerMSIlower &= ~(1 << MSI_LOWER_2P);
 80011ca:	490e      	ldr	r1, [pc, #56]	; (8001204 <Main_SetRegisters+0x13c>)
 80011cc:	780a      	ldrb	r2, [r1, #0]
 80011ce:	bf14      	ite	ne
 80011d0:	f022 0202 	bicne.w	r2, r2, #2
	}
	else
	{
		registerMSIlower |= (1 << MSI_LOWER_2P);
 80011d4:	f042 0202 	orreq.w	r2, r2, #2
 80011d8:	700a      	strb	r2, [r1, #0]
	}

	// 1P
	bitState = (controllerRegisters[0] >> N64_BYTE1_B) & (0x01);
	if(bitState == 0x01)
 80011da:	f013 0f40 	tst.w	r3, #64	; 0x40
	{
		registerMSIlower &= ~(1 << MSI_LOWER_1P);
 80011de:	4a09      	ldr	r2, [pc, #36]	; (8001204 <Main_SetRegisters+0x13c>)
 80011e0:	7813      	ldrb	r3, [r2, #0]
 80011e2:	bf14      	ite	ne
 80011e4:	f023 0301 	bicne.w	r3, r3, #1
	}
	else
	{
		registerMSIlower |= (1 << MSI_LOWER_1P);
 80011e8:	f043 0301 	orreq.w	r3, r3, #1
 80011ec:	7013      	strb	r3, [r2, #0]
	}
}
 80011ee:	4770      	bx	lr
		registerMSIupper |= (1 << MSI_UPPER_START);
 80011f0:	f041 0110 	orr.w	r1, r1, #16
 80011f4:	4a01      	ldr	r2, [pc, #4]	; (80011fc <Main_SetRegisters+0x134>)
 80011f6:	7011      	strb	r1, [r2, #0]
 80011f8:	e780      	b.n	80010fc <Main_SetRegisters+0x34>
 80011fa:	bf00      	nop
 80011fc:	2000007d 	.word	0x2000007d
 8001200:	20000084 	.word	0x20000084
 8001204:	2000007c 	.word	0x2000007c

08001208 <Main_Init>:

// Initializer
void Main_Init()
{
 8001208:	b510      	push	{r4, lr}
 800120a:	b088      	sub	sp, #32
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800120c:	2400      	movs	r4, #0
 800120e:	9400      	str	r4, [sp, #0]
 8001210:	4b17      	ldr	r3, [pc, #92]	; (8001270 <Main_Init+0x68>)
 8001212:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001214:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001218:	631a      	str	r2, [r3, #48]	; 0x30
 800121a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800121c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001220:	9200      	str	r2, [sp, #0]
 8001222:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	9401      	str	r4, [sp, #4]
 8001226:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001228:	f042 0201 	orr.w	r2, r2, #1
 800122c:	631a      	str	r2, [r3, #48]	; 0x30
 800122e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001230:	f002 0201 	and.w	r2, r2, #1
 8001234:	9201      	str	r2, [sp, #4]
 8001236:	9a01      	ldr	r2, [sp, #4]

	GPIO_InitTypeDef GPIO_InitStruct_Main = {0};
 8001238:	9405      	str	r4, [sp, #20]
 800123a:	9406      	str	r4, [sp, #24]
 800123c:	9407      	str	r4, [sp, #28]
	 * frequency.
	 */
	//HAL_GPIO_Init(GPIOA, &GPIO_InitStruct_Main);

	/* Initialize the blue led */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800123e:	9402      	str	r4, [sp, #8]
 8001240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001242:	f042 0204 	orr.w	r2, r2, #4
 8001246:	631a      	str	r2, [r3, #48]	; 0x30
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	f003 0304 	and.w	r3, r3, #4
 800124e:	9302      	str	r3, [sp, #8]
 8001250:	9b02      	ldr	r3, [sp, #8]

	GPIO_InitStruct_Main.Pin = BLUE_LED_PIN_HAL;
 8001252:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001256:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct_Main.Mode = GPIO_MODE_OUTPUT_PP;
 8001258:	2301      	movs	r3, #1
 800125a:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct_Main.Pull = GPIO_NOPULL;
	GPIO_InitStruct_Main.Speed = GPIO_SPEED_FREQ_LOW;

	HAL_GPIO_Init(BLUE_LED_PORT, &GPIO_InitStruct_Main);
 800125c:	a903      	add	r1, sp, #12
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <Main_Init+0x6c>)
 8001260:	f7ff f9f0 	bl	8000644 <HAL_GPIO_Init>

	/* Keep the blue LED on to show the program is running. */
	Main_SetBlueLed(BLUE_LED_ON);
 8001264:	4620      	mov	r0, r4
 8001266:	f7ff ff25 	bl	80010b4 <Main_SetBlueLed>
}
 800126a:	b008      	add	sp, #32
 800126c:	bd10      	pop	{r4, pc}
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800
 8001274:	40020800 	.word	0x40020800

08001278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001278:	b500      	push	{lr}
 800127a:	b083      	sub	sp, #12
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800127c:	2000      	movs	r0, #0
 800127e:	9000      	str	r0, [sp, #0]
 8001280:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <SystemClock_Config+0x40>)
 8001282:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001284:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001288:	641a      	str	r2, [r3, #64]	; 0x40
 800128a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001294:	9001      	str	r0, [sp, #4]
 8001296:	4b09      	ldr	r3, [pc, #36]	; (80012bc <SystemClock_Config+0x44>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	9b01      	ldr	r3, [sp, #4]

//  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
//  {
//    Error_Handler();
//  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80012aa:	4602      	mov	r2, r0
 80012ac:	4601      	mov	r1, r0
 80012ae:	f7ff fabf 	bl	8000830 <HAL_RCC_MCOConfig>
}
 80012b2:	b003      	add	sp, #12
 80012b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40007000 	.word	0x40007000

080012c0 <main>:
{
 80012c0:	b500      	push	{lr}
 80012c2:	b083      	sub	sp, #12
	HAL_Init();
 80012c4:	f7ff f930 	bl	8000528 <HAL_Init>
	SystemClock_Config();
 80012c8:	f7ff ffd6 	bl	8001278 <SystemClock_Config>
	CommsN64Console_Init();
 80012cc:	f7ff fbe4 	bl	8000a98 <CommsN64Console_Init>
	Main_Init();
 80012d0:	f7ff ff9a 	bl	8001208 <Main_Init>
	CommsN64Console_SetPullup(N64_PULLUP);
 80012d4:	2001      	movs	r0, #1
 80012d6:	f7ff fc39 	bl	8000b4c <CommsN64Console_SetPullup>
	HAL_Delay(100);
 80012da:	2064      	movs	r0, #100	; 0x64
 80012dc:	f7ff f944 	bl	8000568 <HAL_Delay>
		HAL_Delay(2);
 80012e0:	2502      	movs	r5, #2
		while(!(USART1->SR & USART_SR_TXE)){};
 80012e2:	4c10      	ldr	r4, [pc, #64]	; (8001324 <main+0x64>)
		USART1->DR = (registerMSIlower & 0xFF);
 80012e4:	4e10      	ldr	r6, [pc, #64]	; (8001328 <main+0x68>)
    	volatile uint32_t counter = 200;
 80012e6:	23c8      	movs	r3, #200	; 0xc8
 80012e8:	9301      	str	r3, [sp, #4]
    	while(counter--);
 80012ea:	9b01      	ldr	r3, [sp, #4]
 80012ec:	1e5a      	subs	r2, r3, #1
 80012ee:	9201      	str	r2, [sp, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d1fa      	bne.n	80012ea <main+0x2a>
    	CommsN64Console_GetContollerInputs();
 80012f4:	f7ff fe02 	bl	8000efc <CommsN64Console_GetContollerInputs>
    	CommsN64Console_ParseContollerInputs();
 80012f8:	f7ff fc40 	bl	8000b7c <CommsN64Console_ParseContollerInputs>
    	Main_SetRegisters();
 80012fc:	f7ff fee4 	bl	80010c8 <Main_SetRegisters>
		HAL_Delay(2);
 8001300:	4628      	mov	r0, r5
 8001302:	f7ff f931 	bl	8000568 <HAL_Delay>
		while(!(USART1->SR & USART_SR_TXE)){};
 8001306:	6823      	ldr	r3, [r4, #0]
 8001308:	f013 0f80 	tst.w	r3, #128	; 0x80
 800130c:	d0fb      	beq.n	8001306 <main+0x46>
		USART1->DR = (registerMSIlower & 0xFF);
 800130e:	7833      	ldrb	r3, [r6, #0]
 8001310:	6063      	str	r3, [r4, #4]
		while(!(USART1->SR & USART_SR_TC)){};
 8001312:	6823      	ldr	r3, [r4, #0]
 8001314:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001318:	d0fb      	beq.n	8001312 <main+0x52>
		HAL_Delay(2);
 800131a:	4628      	mov	r0, r5
 800131c:	f7ff f924 	bl	8000568 <HAL_Delay>
    {
 8001320:	e7e1      	b.n	80012e6 <main+0x26>
 8001322:	bf00      	nop
 8001324:	40011000 	.word	0x40011000
 8001328:	2000007c 	.word	0x2000007c

0800132c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800132c:	480d      	ldr	r0, [pc, #52]	; (8001364 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800132e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001330:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001334:	480c      	ldr	r0, [pc, #48]	; (8001368 <LoopForever+0x6>)
  ldr r1, =_edata
 8001336:	490d      	ldr	r1, [pc, #52]	; (800136c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001338:	4a0d      	ldr	r2, [pc, #52]	; (8001370 <LoopForever+0xe>)
  movs r3, #0
 800133a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800133c:	e002      	b.n	8001344 <LoopCopyDataInit>

0800133e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800133e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001342:	3304      	adds	r3, #4

08001344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001348:	d3f9      	bcc.n	800133e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800134a:	4a0a      	ldr	r2, [pc, #40]	; (8001374 <LoopForever+0x12>)
  ldr r4, =_ebss
 800134c:	4c0a      	ldr	r4, [pc, #40]	; (8001378 <LoopForever+0x16>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001350:	e001      	b.n	8001356 <LoopFillZerobss>

08001352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001354:	3204      	adds	r2, #4

08001356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001358:	d3fb      	bcc.n	8001352 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800135a:	f000 f811 	bl	8001380 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800135e:	f7ff ffaf 	bl	80012c0 <main>

08001362 <LoopForever>:

LoopForever:
    b LoopForever
 8001362:	e7fe      	b.n	8001362 <LoopForever>
  ldr   r0, =_estack
 8001364:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800136c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001370:	080013f8 	.word	0x080013f8
  ldr r2, =_sbss
 8001374:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001378:	20000088 	.word	0x20000088

0800137c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800137c:	e7fe      	b.n	800137c <ADC_IRQHandler>
	...

08001380 <__libc_init_array>:
 8001380:	b570      	push	{r4, r5, r6, lr}
 8001382:	4e0d      	ldr	r6, [pc, #52]	; (80013b8 <__libc_init_array+0x38>)
 8001384:	4c0d      	ldr	r4, [pc, #52]	; (80013bc <__libc_init_array+0x3c>)
 8001386:	1ba4      	subs	r4, r4, r6
 8001388:	10a4      	asrs	r4, r4, #2
 800138a:	2500      	movs	r5, #0
 800138c:	42a5      	cmp	r5, r4
 800138e:	d109      	bne.n	80013a4 <__libc_init_array+0x24>
 8001390:	4e0b      	ldr	r6, [pc, #44]	; (80013c0 <__libc_init_array+0x40>)
 8001392:	4c0c      	ldr	r4, [pc, #48]	; (80013c4 <__libc_init_array+0x44>)
 8001394:	f000 f818 	bl	80013c8 <_init>
 8001398:	1ba4      	subs	r4, r4, r6
 800139a:	10a4      	asrs	r4, r4, #2
 800139c:	2500      	movs	r5, #0
 800139e:	42a5      	cmp	r5, r4
 80013a0:	d105      	bne.n	80013ae <__libc_init_array+0x2e>
 80013a2:	bd70      	pop	{r4, r5, r6, pc}
 80013a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013a8:	4798      	blx	r3
 80013aa:	3501      	adds	r5, #1
 80013ac:	e7ee      	b.n	800138c <__libc_init_array+0xc>
 80013ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013b2:	4798      	blx	r3
 80013b4:	3501      	adds	r5, #1
 80013b6:	e7f2      	b.n	800139e <__libc_init_array+0x1e>
 80013b8:	080013f0 	.word	0x080013f0
 80013bc:	080013f0 	.word	0x080013f0
 80013c0:	080013f0 	.word	0x080013f0
 80013c4:	080013f4 	.word	0x080013f4

080013c8 <_init>:
 80013c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ca:	bf00      	nop
 80013cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013ce:	bc08      	pop	{r3}
 80013d0:	469e      	mov	lr, r3
 80013d2:	4770      	bx	lr

080013d4 <_fini>:
 80013d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013d6:	bf00      	nop
 80013d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013da:	bc08      	pop	{r3}
 80013dc:	469e      	mov	lr, r3
 80013de:	4770      	bx	lr
