Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : IIR_filter
Version: V-2023.12-SP5
Date   : Sun Dec 21 13:27:35 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              47.00
  Critical Path Length:        462.59
  Critical Path Slack:        1429.45
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1698
  Buf/Inv Cell Count:             137
  Buf Cell Count:                   0
  Inv Cell Count:                 137
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1026
  Sequential Cell Count:          672
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      879.820829
  Noncombinational Area:   858.783714
  Buf/Inv Area:             20.201473
  Total Buffer Area:             0.00
  Total Inverter Area:          20.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1738.604544
  Design Area:            1738.604544


  Design Rules
  -----------------------------------
  Total Number of Nets:          2367
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------




  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.70
  Logic Optimization:                  0.31
  Mapping Optimization:                0.91
  -----------------------------------------
  Overall Compile Time:                2.29
  Overall Compile Wall Clock Time:     2.62

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
