// Seed: 3446198856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output supply0 id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
  wire id_10;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd63
) (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output wand _id_5
);
  logic [id_5 : -1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
