# 
# Synthesis run script generated by Vivado
# 

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7z020clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/project.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/Block_Mat_exit16542_s.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/Loop_1_proc_move.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/Loop_2_proc18.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/Loop_3_proc_move.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/fifo_w20_d2_A.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/fifo_w8_d1_A.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/fifo_w9_d3_A.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/move_hls.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/move_hls_CONTROL_BUS_s_axi.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/move_hls_mul_32s_cud.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/move_hls_mul_mul_bkb.v
  E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/move_hls_mul_mul_dEe.v
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/move_hls.xdc
set_property used_in_implementation false [get_files E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/move/solution1/impl/verilog/move_hls.xdc]


synth_design -top move_hls -part xc7z020clg400-1 -no_iobuf -mode out_of_context


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef move_hls.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file move_hls_utilization_synth.rpt -pb move_hls_utilization_synth.pb"
