LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

Entity topLevel IS
	PORT (
		GClock, GReset, SSCS : IN STD_LOGIC;
		MSC, SSC : IN STD_LOGIC_VECTOR(3 downto 0);
		MSTL, SSTL : OUT STD_LOGIC_VECTOR(1 downto 0);
		SegmentOut1, SegmentOut2 : OUT STD_LOGIC_VECTOR(13 downto 0);
	);
END topLevel;

architecture basic of topLevel IS
	
	COMPONENT BCD_to_7Segment 
		PORT (
			A_in : IN  STD_LOGIC_VECTOR(3 downto 0); 
			seg : OUT STD_LOGIC_VECTOR(13 downto 0)  
		);
	END COMPONENT;
	
	COMPONENT equality_Comparator_4bit
		PORT (
			A, B : IN STD_LOGIC_VECTOR(3 downto 0);
			isEqual : OUT STD_LOGIC		
		);
	END COMPONENT;
	
	
	
	
begin

end basic;