

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="./">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>MIG &amp; Cache Interface &mdash; RISCV32 Core  documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme.css?v=e59714d7" />

  
      <script src="_static/jquery.js?v=5d32c60e"></script>
      <script src="_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="_static/documentation_options.js?v=5929fcd5"></script>
      <script src="_static/doctools.js?v=9bcbadda"></script>
      <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="Icache" href="Icache.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            RISCV32 Core
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="core_design_index.html">RISCV32 Core Design</a></li>
<li class="toctree-l1"><a class="reference internal" href="Dcache.html">Dcache</a></li>
<li class="toctree-l1"><a class="reference internal" href="Icache.html">Icache</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">MIG &amp; Cache Interface</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#i-o-ports">1. I/O Ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="#description">2. Description</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">RISCV32 Core</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">MIG &amp; Cache Interface</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/Arbiter.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="mig-cache-interface">
<h1>MIG &amp; Cache Interface<a class="headerlink" href="#mig-cache-interface" title="Link to this heading"></a></h1>
<section id="i-o-ports">
<h2>1. I/O Ports<a class="headerlink" href="#i-o-ports" title="Link to this heading"></a></h2>
<table class="docutils align-default" id="id1">
<caption><span class="caption-text">System Ports</span><a class="headerlink" href="#id1" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 10.0%" />
<col style="width: 60.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>I/O</p></th>
<th class="head"><p>name</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>purpose</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>input</p></td>
<td><p>clk</p></td>
<td><p>1</p></td>
<td><p>Timing</p></td>
</tr>
<tr class="row-odd"><td><p>input</p></td>
<td><p>rst_n</p></td>
<td><p>1</p></td>
<td><p>Reset caches at low</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>init_addr_i</p></td>
<td><p>32</p></td>
<td><p>Provide DRAM initial values</p></td>
</tr>
<tr class="row-odd"><td><p>input</p></td>
<td><p>init_data_i</p></td>
<td><p>128</p></td>
<td><p>Initial values</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>init_end_i</p></td>
<td><p>1</p></td>
<td><p>Initialization is done</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id2">
<caption><span class="caption-text">Dcache Ports</span><a class="headerlink" href="#id2" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 10.0%" />
<col style="width: 60.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>I/O</p></th>
<th class="head"><p>name</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>purpose</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>output</p></td>
<td><p>d_rd_data_o</p></td>
<td><p>256</p></td>
<td><p>Data Dcache needs</p></td>
</tr>
<tr class="row-odd"><td><p>output</p></td>
<td><p>d_rd_end_o</p></td>
<td><p>1</p></td>
<td><p>Read data process is done</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>d_wr_data_i</p></td>
<td><p>256</p></td>
<td><p>Data to store into DRAM</p></td>
</tr>
<tr class="row-odd"><td><p>input</p></td>
<td><p>d_req_wr_i</p></td>
<td><p>1</p></td>
<td><p>Dcache requests to write to DRAM</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>d_req_rd_i</p></td>
<td><p>1</p></td>
<td><p>Dcache requests to read from DRAM</p></td>
</tr>
<tr class="row-odd"><td><p>input</p></td>
<td><p>d_addr_i</p></td>
<td><p>32</p></td>
<td><p>Address for DRAM write/read</p></td>
</tr>
<tr class="row-even"><td><p>output</p></td>
<td><p>d_mem_rdy_o</p></td>
<td><p>1</p></td>
<td><p>Dcache can start to read/write DRAM</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id3">
<caption><span class="caption-text">Icache Ports</span><a class="headerlink" href="#id3" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 10.0%" />
<col style="width: 60.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>I/O</p></th>
<th class="head"><p>name</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>purpose</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>output</p></td>
<td><p>i_rd_data_o</p></td>
<td><p>256</p></td>
<td><p>Data Icache needs</p></td>
</tr>
<tr class="row-odd"><td><p>output</p></td>
<td><p>i_rd_end_o</p></td>
<td><p>1</p></td>
<td><p>Read data process is done</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>i_req_rd_i</p></td>
<td><p>1</p></td>
<td><p>Icache requests to read from DRAM</p></td>
</tr>
<tr class="row-odd"><td><p>input</p></td>
<td><p>i_addr_i</p></td>
<td><p>32</p></td>
<td><p>Address for DRAM write/read</p></td>
</tr>
<tr class="row-even"><td><p>output</p></td>
<td><p>i_mem_rdy_o</p></td>
<td><p>1</p></td>
<td><p>Icache can start to read/write DRAM</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id4">
<caption><span class="caption-text">MIG Ports</span><a class="headerlink" href="#id4" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 10.0%" />
<col style="width: 60.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>I/O</p></th>
<th class="head"><p>name</p></th>
<th class="head"><p>width</p></th>
<th class="head"><p>purpose</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>output</p></td>
<td><p>app_addr</p></td>
<td><p>27</p></td>
<td><p>DRAM address (128MB DRAM → 27 bits)</p></td>
</tr>
<tr class="row-odd"><td><p>output</p></td>
<td><p>app_cmd</p></td>
<td><p>1</p></td>
<td><p>Decide read or write</p></td>
</tr>
<tr class="row-even"><td><p>output</p></td>
<td><p>app_en</p></td>
<td><p>1</p></td>
<td><p>Command enable</p></td>
</tr>
<tr class="row-odd"><td><p>input</p></td>
<td><p>app_rdy</p></td>
<td><p>32</p></td>
<td><p>MIG is ready to accept new command</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>init_mem_rdy</p></td>
<td><p>1</p></td>
<td><p>High after DRAM starts working</p></td>
</tr>
<tr class="row-odd"><td><p>output</p></td>
<td><p>app_wdf_data</p></td>
<td><p>128</p></td>
<td><p>Data to write into DRAM</p></td>
</tr>
<tr class="row-even"><td><p>output</p></td>
<td><p>app_wdf_end</p></td>
<td><p>1</p></td>
<td><p>High for 1 cycle at end of data</p></td>
</tr>
<tr class="row-odd"><td><p>output</p></td>
<td><p>app_wdf_wren</p></td>
<td><p>1</p></td>
<td><p>Write command valid</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>app_wdf_rdy</p></td>
<td><p>1</p></td>
<td><p>DRAM can accept write</p></td>
</tr>
<tr class="row-odd"><td><p>output</p></td>
<td><p>app_wdf_mask</p></td>
<td><p>1</p></td>
<td><p>Which bytes to write (default: all zeros)</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>app_rd_data</p></td>
<td><p>128</p></td>
<td><p>Data from DRAM</p></td>
</tr>
<tr class="row-odd"><td><p>input</p></td>
<td><p>app_rd_data_end</p></td>
<td><p>1</p></td>
<td><p>High when data read back from DRAM</p></td>
</tr>
<tr class="row-even"><td><p>input</p></td>
<td><p>app_rd_data_valid</p></td>
<td><p>1</p></td>
<td><p>Handshake indicating data from DRAM is valid</p></td>
</tr>
</tbody>
</table>
</section>
<section id="description">
<h2>2. Description<a class="headerlink" href="#description" title="Link to this heading"></a></h2>
<p>This interface resolves competition between I-cache and D-cache and also serves as a data channel when the CPU is first activated.</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="Icache.html" class="btn btn-neutral float-left" title="Icache" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, RISCV32 Core.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>