// Seed: 984468905
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    input wand id_4
);
  assign id_3 = 1'b0;
  assign id_1 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  tri0 id_4
    , id_7,
    input  tri0 id_5
);
  assign id_7[1] = 1;
  wire id_8;
  module_0(
      id_2, id_0, id_5, id_0, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  notif0 (id_2, id_1, id_3);
  module_2(
      id_3, id_2, id_2, id_1, id_3, id_2
  );
endmodule
