
*** Running vivado
    with args -log design_1_pmod_dac_ad5541a_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pmod_dac_ad5541a_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Dec  4 18:49:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_pmod_dac_ad5541a_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_pmod_dac_ad5541a_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 450771
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2164.066 ; gain = 420.746 ; free physical = 18477 ; free virtual = 31986
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_dac_ad5541a_0_0' [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:71]
	Parameter clk_freq bound to: 100 - type: integer 
	Parameter spi_clk_div bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'pmod_dac_ad5541a' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:4' bound to instance 'U0' of component 'pmod_dac_ad5541a' [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'pmod_dac_ad5541a' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:21]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' bound to instance 'spi_master_0' of component 'spi_master' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:34]
WARNING: [Synth 8-614] signal 'cpol' is read in the process but is not in the sensitivity list [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:34]
INFO: [Synth 8-637] synthesizing blackbox instance 'tx_button_controller' of component 'button_debounce' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:85]
INFO: [Synth 8-226] default block is never used [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'pmod_dac_ad5541a' (0#1) [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_pmod_dac_ad5541a_0_0' (0#1) [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element slave_sel_reg was removed.  [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:86]
WARNING: [Synth 8-7129] Port addr[31] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module spi_master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2243.035 ; gain = 499.715 ; free physical = 18380 ; free virtual = 31890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2260.848 ; gain = 517.527 ; free physical = 18380 ; free virtual = 31890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2260.848 ; gain = 517.527 ; free physical = 18380 ; free virtual = 31890
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.848 ; gain = 0.000 ; free physical = 18380 ; free virtual = 31890
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.598 ; gain = 0.000 ; free physical = 18376 ; free virtual = 31886
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.598 ; gain = 0.000 ; free physical = 18376 ; free virtual = 31886
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2407.598 ; gain = 664.277 ; free physical = 18392 ; free virtual = 31902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18392 ; free virtual = 31902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18392 ; free virtual = 31902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_dac_ad5541a'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
                   pause |                               01 |                               01
                   ready |                               10 |                               10
               send_data |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pmod_dac_ad5541a'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18392 ; free virtual = 31903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18393 ; free virtual = 31903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18394 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18394 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18394 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18393 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18393 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18393 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18393 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18393 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18393 ; free virtual = 31904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |button_debounce |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |button_debounce_bbox |     1|
|2     |CARRY4               |    15|
|3     |LUT2                 |     5|
|4     |LUT3                 |    64|
|5     |LUT4                 |    23|
|6     |LUT5                 |     9|
|7     |LUT6                 |     8|
|8     |FDCE                 |    91|
|9     |FDPE                 |     6|
|10    |FDRE                 |     2|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.602 ; gain = 672.281 ; free physical = 18393 ; free virtual = 31904
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2415.602 ; gain = 525.531 ; free physical = 18391 ; free virtual = 31902
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.609 ; gain = 672.281 ; free physical = 18391 ; free virtual = 31902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.609 ; gain = 0.000 ; free physical = 18533 ; free virtual = 32043
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.629 ; gain = 0.000 ; free physical = 18663 ; free virtual = 32174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2205d451
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 35 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.629 ; gain = 1051.777 ; free physical = 18663 ; free virtual = 32174
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1913.550; main = 1574.312; forked = 384.992
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3449.109; main = 2471.633; forked = 1033.504
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.641 ; gain = 0.000 ; free physical = 18663 ; free virtual = 32174
INFO: [Common 17-1381] The checkpoint '/home/hverma/Projects/DAC_controller/DAC_controller.runs/design_1_pmod_dac_ad5541a_0_0_synth_1/design_1_pmod_dac_ad5541a_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_pmod_dac_ad5541a_0_0_utilization_synth.rpt -pb design_1_pmod_dac_ad5541a_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  4 18:49:26 2025...
