{
    "DESIGN_NAME": "flop",
    "SYNTH_READ_BLACKBOX_LIB": true,
    "BASE_SDC_FILE": "dir::src/base.sdc",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PERIOD": "10",
    "CLOCK_PORT": "clk",
    "PL_RANDOM_GLB_PLACEMENT": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 50 50",
    "PL_TARGET_DENSITY": 0.75
}
