\hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}{}\section{A\+DC Direct Memory Access Mode For Multi Mode}
\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA}})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_1@{ADC\_DMAACCESSMODE\_1}}
\index{ADC\_DMAACCESSMODE\_1@{ADC\_DMAACCESSMODE\_1}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\subsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_1}{ADC\_DMAACCESSMODE\_1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0}})}

D\+MA mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3) \mbox{\Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_2@{ADC\_DMAACCESSMODE\_2}}
\index{ADC\_DMAACCESSMODE\_2@{ADC\_DMAACCESSMODE\_2}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\subsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_2}{ADC\_DMAACCESSMODE\_2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1}})}

D\+MA mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2) \mbox{\Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_3@{ADC\_DMAACCESSMODE\_3}}
\index{ADC\_DMAACCESSMODE\_3@{ADC\_DMAACCESSMODE\_3}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\subsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_3}{ADC\_DMAACCESSMODE\_3}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA}})}

D\+MA mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) \mbox{\Hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_DISABLED@{ADC\_DMAACCESSMODE\_DISABLED}}
\index{ADC\_DMAACCESSMODE\_DISABLED@{ADC\_DMAACCESSMODE\_DISABLED}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\subsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_DISABLED}{ADC\_DMAACCESSMODE\_DISABLED}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED~((uint32\+\_\+t)0x00000000\+U)}

D\+MA mode disabled 