Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DCE_Q816.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DCE_Q816.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DCE_Q816"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : DCE_Q816
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/DCEQ816/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/DCEQ816/CORE_MS2.vhd" in Library work.
Architecture behavioral of Entity core_ms2 is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/DCEQ816/I_O.vhd" in Library work.
Architecture behavioral of Entity i_o is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/DCEQ816/LOGIC.vhd" in Library work.
Architecture behavioral of Entity logic is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/DCEQ816/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/DCEQ816/ROM.vhd" in Library work.
Entity <rom> compiled.
Entity <rom> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/ja/Desktop/work/FPGA/DCEQ816/DCE_Q816.vhd" in Library work.
Architecture behavioral of Entity dce_q816 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DCE_Q816> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CORE_MS2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <I_O> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LOGIC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>) with generics.
	N = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DCE_Q816> in library <work> (Architecture <behavioral>).
Entity <DCE_Q816> analyzed. Unit <DCE_Q816> generated.

Analyzing Entity <CORE_MS2> in library <work> (Architecture <behavioral>).
Entity <CORE_MS2> analyzed. Unit <CORE_MS2> generated.

Analyzing generic Entity <ALU> in library <work> (Architecture <behavioral>).
	N = 1
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <I_O> in library <work> (Architecture <behavioral>).
Entity <I_O> analyzed. Unit <I_O> generated.

Analyzing Entity <LOGIC> in library <work> (Architecture <behavioral>).
Entity <LOGIC> analyzed. Unit <LOGIC> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing Entity <ROM> in library <work> (Architecture <behavioral>).
Entity <ROM> analyzed. Unit <ROM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <I_O>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/DCEQ816/I_O.vhd".
    Found 8-bit register for signal <IO_out1>.
    Found 8-bit register for signal <IO_out2>.
    Found 8-bit register for signal <IO_out3>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <I_O> synthesized.


Synthesizing Unit <LOGIC>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/DCEQ816/LOGIC.vhd".
WARNING:Xst:646 - Signal <IR_decoder<23:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1608 - Relative priorities of control signals on register <PC_out> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 25x24-bit ROM for signal <IR_decoder$mux0000>.
WARNING:Xst:737 - Found 3-bit latch for signal <cou_dec>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 24-bit latch for signal <IR_decoder>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <Logic_db>.
    Found 2-bit up counter for signal <counter>.
    Found 5-bit register for signal <IR_out>.
    Found 11-bit up counter for signal <PC_out>.
    Found 11-bit register for signal <PC_REG>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
Unit <LOGIC> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/DCEQ816/RAM.vhd".
    Found 256x8-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 8-bit register for signal <RAM_OUT>.
    Found 8-bit register for signal <RAM_ADDR>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <RAM> synthesized.


Synthesizing Unit <ROM>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/DCEQ816/ROM.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 2048x13-bit ROM for signal <$varindex0000> created at line 51.
    Found 13-bit register for signal <ROM_DATA_OUT>.
    Summary:
	inferred   1 ROM(s).
	inferred  13 D-type flip-flop(s).
Unit <ROM> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/DCEQ816/ALU.vhd".
WARNING:Xst:646 - Signal <tmp<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1608 - Relative priorities of control signals on register <STS_out> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 1-bit latch for signal <STS_out_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <STS_out_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <STS_out_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit addsub for signal <ALU_out$addsub0000>.
    Found 8-bit xor2 for signal <ALU_out$xor0000> created at line 37.
    Found 8-bit comparator greater for signal <STS_out_0$and0000>.
    Found 8-bit comparator equal for signal <STS_out_0$cmp_eq0000> created at line 52.
    Found 8-bit comparator less for signal <STS_out_0$cmp_lt0000> created at line 58.
    Found 8-bit comparator greater for signal <STS_out_1$cmp_gt0000> created at line 55.
    Found 9-bit adder for signal <tmp>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <CORE_MS2>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/DCEQ816/CORE_MS2.vhd".
    Found 4-bit register for signal <MS2_STS>.
    Found 8-bit register for signal <Aout>.
    Found 8-bit register for signal <Bout>.
    Found 4-bit register for signal <Cout>.
    Found 8-bit 4-to-1 multiplexer for signal <MUXout>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <CORE_MS2> synthesized.


Synthesizing Unit <DCE_Q816>.
    Related source file is "C:/Users/ja/Desktop/work/FPGA/DCEQ816/DCE_Q816.vhd".
    Found 22-bit up counter for signal <clock1>.
    Found 8-bit register for signal <S5>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <DCE_Q816> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port RAM                             : 1
# ROMs                                                 : 2
 2048x13-bit ROM                                       : 1
 25x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Registers                                            : 27
 1-bit register                                        : 15
 13-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 9
# Latches                                              : 5
 1-bit latch                                           : 3
 24-bit latch                                          : 1
 3-bit latch                                           : 1
# Comparators                                          : 4
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <RAM_OUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <RAM_CLOCK>     | rise     |
    |     weA            | connected to signal <RAM_WR>        | high     |
    |     addrA          | connected to signal <RAM_ADDR>      |          |
    |     diA            | connected to signal <RAM_IN>        |          |
    |     doA            | connected to signal <RAM_OUT>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <ROM_DATA_OUT>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 13-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <ROM_CLOCK>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ROM_ADDR>      |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <ROM_DATA_OUT>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2048x13-bit single-port block RAM                     : 1
 256x8-bit single-port block RAM                       : 1
# ROMs                                                 : 1
 25x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Latches                                              : 5
 1-bit latch                                           : 3
 24-bit latch                                          : 1
 3-bit latch                                           : 1
# Comparators                                          : 4
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <IR_decoder_22> of sequential type is unconnected in block <LOGIC>.
WARNING:Xst:2677 - Node <IR_decoder_23> of sequential type is unconnected in block <LOGIC>.

Optimizing unit <DCE_Q816> ...

Optimizing unit <I_O> ...

Optimizing unit <RAM> ...

Optimizing unit <ALU> ...

Optimizing unit <CORE_MS2> ...

Optimizing unit <LOGIC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DCE_Q816, actual ratio is 23.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DCE_Q816.ngr
Top Level Output File Name         : DCE_Q816
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 403
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 31
#      LUT2                        : 48
#      LUT3                        : 48
#      LUT4                        : 136
#      LUT4_D                      : 7
#      LUT4_L                      : 2
#      MUXCY                       : 62
#      MUXF5                       : 20
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 151
#      FD                          : 22
#      FDC                         : 90
#      FDCP                        : 11
#      LD                          : 25
#      LDC                         : 1
#      LDCP                        : 2
# RAMS                             : 3
#      RAMB16BWE                   : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 26
#      IBUF                        : 10
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      153  out of    704    21%  
 Number of Slice Flip Flops:            127  out of   1408     9%  
 Number of 4 input LUTs:                278  out of   1408    19%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    108    24%  
    IOB Flip Flops:                      24
 Number of BRAMs:                         3  out of      3   100%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)    | Load  |
------------------------------------------------------------+--------------------------+-------+
m_s<18>(U3/Logic_ms_18_and00001:O)                          | NONE(*)(S5_0)            | 8     |
CPU_clock                                                   | IBUF+BUFG                | 24    |
m_s<12>(U3/Logic_ms_12_and00001:O)                          | NONE(*)(U2/IO_out2_7)    | 8     |
m_s<13>(U3/Logic_ms_13_and00001:O)                          | NONE(*)(U2/IO_out1_7)    | 8     |
m_s<11>(U3/Logic_ms_11_and00001:O)                          | NONE(*)(U2/IO_out3_7)    | 8     |
m_s<17>(U3/Logic_ms_17_and00001:O)                          | NONE(*)(U4/RAM_ADDR_7)   | 8     |
U1/U1/STS_out_0_cmp_eq0000(U1/U1/STS_out_0_cmp_eq00008123:O)| NONE(*)(U1/U1/STS_out_2) | 3     |
U3/cou_dec_1                                                | NONE(U1/MS2_STS_3)       | 4     |
m_s<1>(U3/Logic_ms_1_and00001:O)                            | NONE(*)(U1/Cout_3)       | 4     |
m_s<2>(U3/Logic_ms_2_and00001:O)                            | NONE(*)(U1/Bout_7)       | 8     |
m_s<3>(U3/Logic_ms_3_and0000_f5:O)                          | NONE(*)(U1/Aout_7)       | 8     |
U3/cou_dec_2                                                | NONE(U3/PC_out_0)        | 11    |
U3/IR_decoder_or00001(U3/IR_decoder_or000021:O)             | BUFG(*)(U3/IR_decoder_21)| 22    |
clock_o(clock_o545:O)                                       | NONE(*)(U3/counter_1)    | 3     |
U3/cou_dec_not0001(U3/cou_dec_not00011:O)                   | NONE(*)(U3/cou_dec_2)    | 3     |
U3/cou_dec_0                                                | NONE(U3/Logic_db_7)      | 13    |
U3/PC_Hclk(U3/PC_Hclk1:O)                                   | NONE(*)(U3/PC_REG_9)     | 3     |
U3/PC_Lclk(U3/PC_Lclk1:O)                                   | NONE(*)(U3/PC_REG_6)     | 8     |
------------------------------------------------------------+--------------------------+-------+
(*) These 14 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------+------------------------+-------+
Control Signal                                                                  | Buffer(FF name)        | Load  |
--------------------------------------------------------------------------------+------------------------+-------+
m_s<10>(U3/IR_clr1:O)                                                           | NONE(S5_0)             | 80    |
m_s<7>(U3/Logic_ms_7_or00001:O)                                                 | NONE(U1/Aout_0)        | 8     |
CPU_reset1(CPU_reset11_INV_0:O)                                                 | NONE(U3/counter_0)     | 2     |
U1/U1/STS_out_0_and0000(U1/U1/Mcompar_STS_out_0_and0000_cy<7>_inv_INV_0:O)      | NONE(U1/U1/STS_out_0)  | 2     |
U1/U1/STS_out_0_cmp_lt0000(U1/U1/Mcompar_STS_out_0_cmp_lt0000_cy<7>_inv_INV_0:O)| NONE(U1/U1/STS_out_0)  | 2     |
U1/U1/STS_out_2_or0000(U1/U1/STS_out_2_or00001:O)                               | NONE(U1/U1/STS_out_2)  | 1     |
U3/PC_out_0__and0000(U3/PC_out_0__and00001:O)                                   | NONE(U3/PC_out_0)      | 1     |
U3/PC_out_0__or0000(U3/PC_out_0__or00001:O)                                     | NONE(U3/PC_out_0)      | 1     |
U3/PC_out_10__and0000(U3/PC_out_10__and00001:O)                                 | NONE(U3/PC_out_10)     | 1     |
U3/PC_out_10__or0000(U3/PC_out_10__or00001:O)                                   | NONE(U3/PC_out_10)     | 1     |
U3/PC_out_1__and0000(U3/PC_out_1__and00001:O)                                   | NONE(U3/PC_out_1)      | 1     |
U3/PC_out_1__or0000(U3/PC_out_1__or00001:O)                                     | NONE(U3/PC_out_1)      | 1     |
U3/PC_out_2__and0000(U3/PC_out_2__and00001:O)                                   | NONE(U3/PC_out_2)      | 1     |
U3/PC_out_2__or0000(U3/PC_out_2__or00001:O)                                     | NONE(U3/PC_out_2)      | 1     |
U3/PC_out_3__and0000(U3/PC_out_3__and00001:O)                                   | NONE(U3/PC_out_3)      | 1     |
U3/PC_out_3__or0000(U3/PC_out_3__or00001:O)                                     | NONE(U3/PC_out_3)      | 1     |
U3/PC_out_4__and0000(U3/PC_out_4__and00001:O)                                   | NONE(U3/PC_out_4)      | 1     |
U3/PC_out_4__or0000(U3/PC_out_4__or00001:O)                                     | NONE(U3/PC_out_4)      | 1     |
U3/PC_out_5__and0000(U3/PC_out_5__and00001:O)                                   | NONE(U3/PC_out_5)      | 1     |
U3/PC_out_5__or0000(U3/PC_out_5__or00001:O)                                     | NONE(U3/PC_out_5)      | 1     |
U3/PC_out_6__and0000(U3/PC_out_6__and00001:O)                                   | NONE(U3/PC_out_6)      | 1     |
U3/PC_out_6__or0000(U3/PC_out_6__or00001:O)                                     | NONE(U3/PC_out_6)      | 1     |
U3/PC_out_7__and0000(U3/PC_out_7__and00001:O)                                   | NONE(U3/PC_out_7)      | 1     |
U3/PC_out_7__or0000(U3/PC_out_7__or00001:O)                                     | NONE(U3/PC_out_7)      | 1     |
U3/PC_out_8__and0000(U3/PC_out_8__and00001:O)                                   | NONE(U3/PC_out_8)      | 1     |
U3/PC_out_8__or0000(U3/PC_out_8__or00001:O)                                     | NONE(U3/PC_out_8)      | 1     |
U3/PC_out_9__and0000(U3/PC_out_9__and00001:O)                                   | NONE(U3/PC_out_9)      | 1     |
U3/PC_out_9__or0000(U3/PC_out_9__or00001:O)                                     | NONE(U3/PC_out_9)      | 1     |
--------------------------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.955ns (Maximum Frequency: 201.814MHz)
   Minimum input arrival time before clock: 4.219ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CPU_clock'
  Clock period: 4.153ns (frequency: 240.793MHz)
  Total number of paths / destination ports: 253 / 22
-------------------------------------------------------------------------
Delay:               4.153ns (Levels of Logic = 22)
  Source:            clock1_1 (FF)
  Destination:       clock1_21 (FF)
  Source Clock:      CPU_clock rising
  Destination Clock: CPU_clock rising

  Data Path: clock1_1 to clock1_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.495   0.488  clock1_1 (clock1_1)
     LUT1:I0->O            1   0.561   0.000  Mcount_clock1_cy<1>_rt (Mcount_clock1_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Mcount_clock1_cy<1> (Mcount_clock1_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<2> (Mcount_clock1_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<3> (Mcount_clock1_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<4> (Mcount_clock1_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<5> (Mcount_clock1_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<6> (Mcount_clock1_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<7> (Mcount_clock1_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<8> (Mcount_clock1_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<9> (Mcount_clock1_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<10> (Mcount_clock1_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<11> (Mcount_clock1_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<12> (Mcount_clock1_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<13> (Mcount_clock1_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<14> (Mcount_clock1_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<15> (Mcount_clock1_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<16> (Mcount_clock1_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<17> (Mcount_clock1_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<18> (Mcount_clock1_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_clock1_cy<19> (Mcount_clock1_cy<19>)
     MUXCY:CI->O           0   0.065   0.000  Mcount_clock1_cy<20> (Mcount_clock1_cy<20>)
     XORCY:CI->O           1   0.654   0.000  Mcount_clock1_xor<21> (Result<21>)
     FD:D                      0.197          clock1_21
    ----------------------------------------
    Total                      4.153ns (3.665ns logic, 0.488ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_s<3>'
  Clock period: 4.955ns (frequency: 201.814MHz)
  Total number of paths / destination ports: 99 / 8
-------------------------------------------------------------------------
Delay:               4.955ns (Levels of Logic = 5)
  Source:            U1/Aout_2 (FF)
  Destination:       U1/Aout_2 (FF)
  Source Clock:      m_s<3> rising
  Destination Clock: m_s<3> rising

  Data Path: U1/Aout_2 to U1/Aout_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.495   0.793  U1/Aout_2 (U1/Aout_2)
     MUXF5:S->O            1   0.652   0.423  U1/U1/ALU_out<2>67_f5 (U1/U1/ALU_out<2>67)
     LUT4_D:I1->LO         1   0.562   0.123  U1/U1/ALU_out<2>76 (N75)
     LUT3:I2->O            1   0.561   0.359  U1/U1/ALU_out<2>89_SW0 (N44)
     LUT4:I3->O            1   0.561   0.000  U1/Mmux_MUXout_32 (U1/Mmux_MUXout_32)
     MUXF5:I1->O           1   0.229   0.000  U1/Mmux_MUXout_2_f5_1 (U1/MUXout<2>)
     FDC:D                     0.197          U1/Aout_2
    ----------------------------------------
    Total                      4.955ns (3.257ns logic, 1.698ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/cou_dec_2'
  Clock period: 4.429ns (frequency: 225.767MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               4.429ns (Levels of Logic = 12)
  Source:            U3/PC_out_1 (FF)
  Destination:       U3/PC_out_10 (FF)
  Source Clock:      U3/cou_dec_2 rising
  Destination Clock: U3/cou_dec_2 rising

  Data Path: U3/PC_out_1 to U3/PC_out_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.495   0.559  U3/PC_out_1 (U3/PC_out_1)
     LUT1:I0->O            1   0.561   0.000  U3/PC_out_Madd__add0000_cy<1>_rt (U3/PC_out_Madd__add0000_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  U3/PC_out_Madd__add0000_cy<1> (U3/PC_out_Madd__add0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  U3/PC_out_Madd__add0000_cy<2> (U3/PC_out_Madd__add0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  U3/PC_out_Madd__add0000_cy<3> (U3/PC_out_Madd__add0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  U3/PC_out_Madd__add0000_cy<4> (U3/PC_out_Madd__add0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  U3/PC_out_Madd__add0000_cy<5> (U3/PC_out_Madd__add0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  U3/PC_out_Madd__add0000_cy<6> (U3/PC_out_Madd__add0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  U3/PC_out_Madd__add0000_cy<7> (U3/PC_out_Madd__add0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  U3/PC_out_Madd__add0000_cy<8> (U3/PC_out_Madd__add0000_cy<8>)
     MUXCY:CI->O           0   0.065   0.000  U3/PC_out_Madd__add0000_cy<9> (U3/PC_out_Madd__add0000_cy<9>)
     XORCY:CI->O           1   0.654   0.359  U3/PC_out_Madd__add0000_xor<10> (U3/PC_out__add0000<10>)
     LUT4:I3->O            1   0.561   0.000  U3/PC_out_Q_mux0000<10>1 (U3/PC_out_Q_mux0000<10>)
     FDCP:D                    0.197          U3/PC_out_10
    ----------------------------------------
    Total                      4.429ns (3.511ns logic, 0.918ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_o'
  Clock period: 2.180ns (frequency: 458.789MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.180ns (Levels of Logic = 1)
  Source:            U3/counter_0 (FF)
  Destination:       U3/counter_0 (FF)
  Source Clock:      clock_o rising
  Destination Clock: clock_o rising

  Data Path: U3/counter_0 to U3/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.495   0.569  U3/counter_0 (U3/counter_0)
     INV:I->O              1   0.562   0.357  U3/Mcount_counter_xor<0>11_INV_0 (U3/Result<0>)
     FDC:D                     0.197          U3/counter_0
    ----------------------------------------
    Total                      2.180ns (1.254ns logic, 0.926ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_s<13>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            CPU_in<7> (PAD)
  Destination:       U2/IO_out1_7 (FF)
  Destination Clock: m_s<13> rising

  Data Path: CPU_in<7> to U2/IO_out1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  CPU_in_7_IBUF (CPU_in_7_IBUF)
     FDC:D                     0.197          U2/IO_out1_7
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U3/cou_dec_2'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.219ns (Levels of Logic = 3)
  Source:            CPU_reset (PAD)
  Destination:       U3/PC_out_4 (FF)
  Destination Clock: U3/cou_dec_2 rising

  Data Path: CPU_reset to U3/PC_out_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.824   0.916  CPU_reset_IBUF (CPU_reset_IBUF)
     LUT2:I1->O          102   0.562   1.158  U3/IR_clr1 (m_s<10>)
     LUT4:I1->O            1   0.562   0.000  U3/PC_out_Q_mux0000<4>1 (U3/PC_out_Q_mux0000<4>)
     FDCP:D                    0.197          U3/PC_out_4
    ----------------------------------------
    Total                      4.219ns (2.145ns logic, 2.074ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_s<12>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            U2/IO_out2_7 (FF)
  Destination:       CPU_out1<7> (PAD)
  Source Clock:      m_s<12> rising

  Data Path: U2/IO_out2_7 to CPU_out1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.495   0.357  U2/IO_out2_7 (U2/IO_out2_7)
     OBUF:I->O                 4.396          CPU_out1_7_OBUF (CPU_out1<7>)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_s<11>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            U2/IO_out3_7 (FF)
  Destination:       CPU_out2<7> (PAD)
  Source Clock:      m_s<11> rising

  Data Path: U2/IO_out3_7 to CPU_out2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.495   0.357  U2/IO_out3_7 (U2/IO_out3_7)
     OBUF:I->O                 4.396          CPU_out2_7_OBUF (CPU_out2<7>)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.24 secs
 
--> 

Total memory usage is 293892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    9 (   0 filtered)

