\hypertarget{group___bit_io_ldd1__module}{}\section{Bit\+Io\+Ldd1 module documentation}
\label{group___bit_io_ldd1__module}\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_bit_io_ldd1___t_device_data}{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_gaf1c1ab314890f91862048712f6ee0270}{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~0x400\+F\+F040U
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}~((\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$)\hyperlink{group___p_e___types__module_gaa1c23d559daef5bcd3327ca83fb56f5a}{P\+E\+\_\+\+L\+D\+D\+\_\+\+Get\+Device\+Structure}(\hyperlink{group___p_e___types__module_gaf065465c0e631eda1ba76134006757e0}{P\+E\+\_\+\+L\+D\+D\+\_\+\+C\+O\+M\+P\+O\+N\+E\+N\+T\+\_\+\+Bit\+Io\+Ldd1\+\_\+\+ID}))
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga7769c2e2e3019fc5591e23fcf27a8c4b}{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_gaaa7f001641722363891cc905632a195c}{Bit\+Io\+Ldd1\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_gad93237ef8b0ff5074e33422fa91fff9c}{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_gad7a2f5495de140ff4604048a384dc210}{Bit\+Io\+Ldd1\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga1d093a327710f88ad84d1e5b23de50c1}{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga37d85f4c3dfac62a113e7fbc733c6ec1}{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~\hyperlink{group___backward___compatibility___symbols_ga725ec21a43213bffe0aa484f7406bcf5}{F\+P\+T\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_gaaba32f43815123de9da736bfa1c2d593}{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~\hyperlink{group___p_o_r_t___peripheral_ga585b4782d1ceb44492289af0019480f9}{P\+O\+R\+T\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga5a1122093477fddb4e3686d1410cbb46}{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}~0x00040000U
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{struct_bit_io_ldd1___t_device_data}{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data} $\ast$ \hyperlink{group___bit_io_ldd1__module_ga340fc98ffd5cf9615926496b47eaa19a}{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data\+Ptr}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$ \hyperlink{group___bit_io_ldd1__module_gadb85449174dc263f061e143166eb86c5}{Bit\+Io\+Ldd1\+\_\+\+Init} (\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data} $\ast$User\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the \char`\"{}\+Enable
    in init. code\char`\"{} is set to \char`\"{}yes\char`\"{} value then the device is also enabled(see the description of the Enable() method). In this case the Enable() method is not necessary and needn\textquotesingle{}t to be generated. \end{DoxyCompactList}\item 
\hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} \hyperlink{group___bit_io_ldd1__module_gab3360cb6abf61e5983bee6a39f337789}{Bit\+Io\+Ldd1\+\_\+\+Get\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Returns the input/output value. If the direction is \mbox{[}input\mbox{]} then the input value of the pin is read and returned. If the direction is \mbox{[}output\mbox{]} then the last written value is read and returned (see $<$\+Safe mode$>$=\char`\"{}\char`\"{}$>$ property for limitations). This method cannot be disabled if direction is \mbox{[}input\mbox{]}. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd1__module_ga85c0f352eded8016d2e47bf13c10e14c}{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Clears (set to zero) the output value. It is equivalent to the \mbox{[}Put\+Val(\+F\+A\+L\+S\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd1__module_ga64282ec63632688f21f6b06477f48214}{Bit\+Io\+Ldd1\+\_\+\+Set\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Sets (to one) the output value. It is equivalent to the \mbox{[}Put\+Val(\+T\+R\+U\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd1__module_ga6e66b99e22798dceaadbfffe984ce5d3}{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Negates (inverts) the output value. It is equivalent to the \mbox{[}Put\+Val(!\+Get\+Val())\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___bit_io_ldd1__module_gad93237ef8b0ff5074e33422fa91fff9c}\label{group___bit_io_ldd1__module_gad93237ef8b0ff5074e33422fa91fff9c}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd1\_ClrVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Clr\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Clr\+Val method of the component Bit\+Io\+Ldd1 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}\label{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Device\+Data@{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}}
\index{Bit\+Io\+Ldd1\+\_\+\+Device\+Data@{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}{BitIoLdd1\_DeviceData}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Device\+Data~((\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$)\hyperlink{group___p_e___types__module_gaa1c23d559daef5bcd3327ca83fb56f5a}{P\+E\+\_\+\+L\+D\+D\+\_\+\+Get\+Device\+Structure}(\hyperlink{group___p_e___types__module_gaf065465c0e631eda1ba76134006757e0}{P\+E\+\_\+\+L\+D\+D\+\_\+\+C\+O\+M\+P\+O\+N\+E\+N\+T\+\_\+\+Bit\+Io\+Ldd1\+\_\+\+ID}))}

Device data structure pointer used when auto initialization property is enabled. This constant can be passed as a first parameter to all component\textquotesingle{}s methods. \mbox{\Hypertarget{group___bit_io_ldd1__module_gaaa7f001641722363891cc905632a195c}\label{group___bit_io_ldd1__module_gaaa7f001641722363891cc905632a195c}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd1\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd1\_GetVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Get\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Get\+Val method of the component Bit\+Io\+Ldd1 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd1__module_ga7769c2e2e3019fc5591e23fcf27a8c4b}\label{group___bit_io_ldd1__module_ga7769c2e2e3019fc5591e23fcf27a8c4b}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd1\_Init\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Init method of the component Bit\+Io\+Ldd1 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd1__module_ga37d85f4c3dfac62a113e7fbc733c6ec1}\label{group___bit_io_ldd1__module_ga37d85f4c3dfac62a113e7fbc733c6ec1}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd1\_MODULE\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~\hyperlink{group___backward___compatibility___symbols_ga725ec21a43213bffe0aa484f7406bcf5}{F\+P\+T\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}

Name of macro used as the base address \mbox{\Hypertarget{group___bit_io_ldd1__module_ga1d093a327710f88ad84d1e5b23de50c1}\label{group___bit_io_ldd1__module_ga1d093a327710f88ad84d1e5b23de50c1}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Neg\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd1\_NegVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Neg\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Neg\+Val method of the component Bit\+Io\+Ldd1 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd1__module_ga5a1122093477fddb4e3686d1410cbb46}\label{group___bit_io_ldd1__module_ga5a1122093477fddb4e3686d1410cbb46}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK@{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}}
\index{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK@{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}{BitIoLdd1\_PORT\_MASK}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK~0x00040000U}

Mask of the allocated pin from the port \mbox{\Hypertarget{group___bit_io_ldd1__module_gaaba32f43815123de9da736bfa1c2d593}\label{group___bit_io_ldd1__module_gaaba32f43815123de9da736bfa1c2d593}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd1\_PORTCONTROL\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~\hyperlink{group___p_o_r_t___peripheral_ga585b4782d1ceb44492289af0019480f9}{P\+O\+R\+T\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}

Name of macro used as the base address \mbox{\Hypertarget{group___bit_io_ldd1__module_gaf1c1ab314890f91862048712f6ee0270}\label{group___bit_io_ldd1__module_gaf1c1ab314890f91862048712f6ee0270}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd1\_PRPH\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~0x400\+F\+F040U}

Peripheral base address of a device allocated by the component. This constant can be used directly in P\+DD macros. \mbox{\Hypertarget{group___bit_io_ldd1__module_gad7a2f5495de140ff4604048a384dc210}\label{group___bit_io_ldd1__module_gad7a2f5495de140ff4604048a384dc210}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd1\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd1\_SetVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Set\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Set\+Val method of the component Bit\+Io\+Ldd1 is enabled (generated) 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___bit_io_ldd1__module_ga340fc98ffd5cf9615926496b47eaa19a}\label{group___bit_io_ldd1__module_ga340fc98ffd5cf9615926496b47eaa19a}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data\+Ptr@{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data\+Ptr}}
\index{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data\+Ptr@{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data\+Ptr}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data\+Ptr}{BitIoLdd1\_TDeviceDataPtr}}
{\footnotesize\ttfamily typedef \hyperlink{struct_bit_io_ldd1___t_device_data}{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data}$\ast$ \hyperlink{group___bit_io_ldd1__module_ga340fc98ffd5cf9615926496b47eaa19a}{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data\+Ptr}}



\subsection{Function Documentation}
\mbox{\Hypertarget{group___bit_io_ldd1__module_ga85c0f352eded8016d2e47bf13c10e14c}\label{group___bit_io_ldd1__module_ga85c0f352eded8016d2e47bf13c10e14c}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Clr\+Val@{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val}}
\index{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val@{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val()}{BitIoLdd1\_ClrVal()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd1\+\_\+\+Clr\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Clears (set to zero) the output value. It is equivalent to the \mbox{[}Put\+Val(\+F\+A\+L\+S\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Pointer to device data structure returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___bit_io_ldd1__module_gab3360cb6abf61e5983bee6a39f337789}\label{group___bit_io_ldd1__module_gab3360cb6abf61e5983bee6a39f337789}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Get\+Val@{Bit\+Io\+Ldd1\+\_\+\+Get\+Val}}
\index{Bit\+Io\+Ldd1\+\_\+\+Get\+Val@{Bit\+Io\+Ldd1\+\_\+\+Get\+Val}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Get\+Val()}{BitIoLdd1\_GetVal()}}
{\footnotesize\ttfamily \hyperlink{group___p_e___types__module_ga97a80ca1602ebf2303258971a2c938e2}{bool} Bit\+Io\+Ldd1\+\_\+\+Get\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Returns the input/output value. If the direction is \mbox{[}input\mbox{]} then the input value of the pin is read and returned. If the direction is \mbox{[}output\mbox{]} then the last written value is read and returned (see $<$\+Safe mode$>$=\char`\"{}\char`\"{}$>$ property for limitations). This method cannot be disabled if direction is \mbox{[}input\mbox{]}. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Input or output value. Possible values\+: $<$false$>$ -\/ logical \char`\"{}0\char`\"{} (Low level) $<$true$>$ -\/ logical \char`\"{}1\char`\"{} (High level) 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___bit_io_ldd1__module_gadb85449174dc263f061e143166eb86c5}\label{group___bit_io_ldd1__module_gadb85449174dc263f061e143166eb86c5}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Init@{Bit\+Io\+Ldd1\+\_\+\+Init}}
\index{Bit\+Io\+Ldd1\+\_\+\+Init@{Bit\+Io\+Ldd1\+\_\+\+Init}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Init()}{BitIoLdd1\_Init()}}
{\footnotesize\ttfamily \hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$ Bit\+Io\+Ldd1\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data} $\ast$}]{User\+Data\+Ptr }\end{DoxyParamCaption})}



Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the \char`\"{}\+Enable
    in init. code\char`\"{} is set to \char`\"{}yes\char`\"{} value then the device is also enabled(see the description of the Enable() method). In this case the Enable() method is not necessary and needn\textquotesingle{}t to be generated. 


\begin{DoxyParams}{Parameters}
{\em User\+Data\+Ptr} & -\/ Pointer to the user or R\+T\+OS specific data. This pointer will be passed as an event or callback parameter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Pointer to the dynamically allocated private structure or N\+U\+LL if there was an error. 
\end{DoxyItemize}
\end{DoxyReturn}
Here is the caller graph for this function\+:
% FIG 0
\mbox{\Hypertarget{group___bit_io_ldd1__module_ga6e66b99e22798dceaadbfffe984ce5d3}\label{group___bit_io_ldd1__module_ga6e66b99e22798dceaadbfffe984ce5d3}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Neg\+Val@{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val}}
\index{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val@{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val()}{BitIoLdd1\_NegVal()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd1\+\_\+\+Neg\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Negates (inverts) the output value. It is equivalent to the \mbox{[}Put\+Val(!\+Get\+Val())\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Pointer to device data structure returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___bit_io_ldd1__module_ga64282ec63632688f21f6b06477f48214}\label{group___bit_io_ldd1__module_ga64282ec63632688f21f6b06477f48214}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Set\+Val@{Bit\+Io\+Ldd1\+\_\+\+Set\+Val}}
\index{Bit\+Io\+Ldd1\+\_\+\+Set\+Val@{Bit\+Io\+Ldd1\+\_\+\+Set\+Val}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Set\+Val()}{BitIoLdd1\_SetVal()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd1\+\_\+\+Set\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr }\end{DoxyParamCaption})}



Sets (to one) the output value. It is equivalent to the \mbox{[}Put\+Val(\+T\+R\+U\+E)\mbox{]}. This method is available only if the direction = {\itshape \mbox{[}output\mbox{]}} or {\itshape \mbox{[}input/output\mbox{]}}. 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Pointer to device data structure returned by $<$\+Init$>$ method. \\
\hline
\end{DoxyParams}
