# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SPIFirstProject.srcs/sources_1/new/clk_SPI.vhd" \
"../../../../SPIFirstProject.srcs/sim_1/new/clkSPI_tb.vhd" \

# Do not sort compile order
nosort
