# ğŸš€ AHB to APB Bridge â€“ RTL Design with STA & Power Analysis

This project showcases the complete design and analysis of a custom **AHB to APB Bridge** in **Verilog HDL**, implemented and analyzed using **Xilinx Vivado 2023.2**. It highlights the critical aspects of digital hardware designâ€”**RTL implementation**, **timing closure**, and **power optimization**.

---

## ğŸ”§ Project Overview

In AMBA-based SoCs, the **Advanced High-performance Bus (AHB)** connects high-speed components, while the **Advanced Peripheral Bus (APB)** serves low-power peripherals. A bridge is required to ensure reliable communication between them.

This design implements such a bridge, taking care of:
- Protocol translation between AHB and APB
- Transfer control and address decoding
- Timing synchronization and latching

---

## ğŸ“Š Static Timing Analysis (STA) Summary

Performed using Vivado Timing Constraints (`.xdc`):

| Metric                   | Value     |
|--------------------------|-----------|
| ğŸ•’ **Worst Negative Slack (WNS)** | +3.487 ns |
| â±ï¸ **Worst Hold Slack (WHS)**    | +0.231 ns |
| ğŸš« Timing Violations    | 0         |
| âœ… Status               | Timing Met |

All paths are timing-clean and meet the specified clock period.

---

## ğŸ”‹ Power Analysis Summary

| Parameter        | Value     |
|------------------|-----------|
| âš¡ **Total On-Chip Power**  | 0.097 W   |
| ğŸ”’ Static Power   | 0.091 W (94%) |
| ğŸ”„ Dynamic Power | 0.006 W (6%)  |
| ğŸŒ¡ï¸ Junction Temp | 25.4Â°C     |

âœ… No thermal concerns, power consumption is within safe bounds.

---


---

## ğŸ› ï¸ Tools Used

- ğŸ§  **Verilog HDL**
- ğŸ› ï¸ **Xilinx Vivado 2023.2**
- ğŸ“‰ **Vivado Power Estimator**
- ğŸ“ **Vivado Timing Analyzer**
- ğŸ§ª **Simulation Testbench**

---

## ğŸ§  What I Learned

- Crafting **clean RTL design** for bus protocols
- Applying **timing constraints** and resolving violations
- Understanding **clock-domain behavior** and logic delays
- Estimating power usage and optimizing dynamic/static power
- The significance of **timing closure and design robustness**

---

## ğŸ’¬ Message to Future Engineers

> ğŸ’¡ _â€œDesigning logic is easy. Designing logic that meets timing, power, and scalability demands is the real challenge.â€_

If youâ€™re getting started in **VLSI**, donâ€™t stop at making your design functionally correctâ€”**analyze its performance, timing, and power**. That's what takes your RTL from lab to chip.

---

## ğŸ”— Connect With Me

Feel free to reach out or discuss the project via [LinkedIn](www.linkedin.com/in/praveen-kumar-podalakur-78b628287) or open an issue.

---

## ğŸ·ï¸ Tags

`#VLSI` `#AHB` `#APB` `#RTLDesign` `#Vivado` `#STA` `#PowerAnalysis` `#Verilog` `#DigitalDesign` `#SoC`
