

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Jul 24 02:25:07 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        MatMul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      112|      112| 1.120 us | 1.120 us |  112|  112|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      110|      110|        12|          1|          1|   100|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     30|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      4|     349|    687|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        0|      -|     350|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     699|    861|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      2|  144|  297|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      4|  349|  687|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_114_p2              |     +    |      0|  0|  15|           7|           1|
    |icmp_ln3_fu_108_p2       |   icmp   |      0|  0|  11|           7|           6|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  30|          17|          10|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11  |   9|          2|    1|          2|
    |i_0_reg_89                |   9|          2|    7|         14|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  48|         10|   10|         22|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_0_reg_89                |   7|   0|    7|          0|
    |icmp_ln3_reg_126          |   1|   0|    1|          0|
    |reg_buff_reg_161          |  32|   0|   32|          0|
    |reg_in_1_reg_150          |  32|   0|   32|          0|
    |reg_in_2_reg_156          |  32|   0|   32|          0|
    |reg_output_reg_166        |  32|   0|   32|          0|
    |zext_ln7_reg_135          |   7|   0|   64|         57|
    |icmp_ln3_reg_126          |  64|  32|    1|          0|
    |reg_in_1_reg_150          |  64|  32|   32|          0|
    |zext_ln7_reg_135          |  64|  32|   64|         57|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 350|  96|  312|        114|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      top     | return value |
|in_1_address0      | out |    7|  ap_memory |     in_1     |     array    |
|in_1_ce0           | out |    1|  ap_memory |     in_1     |     array    |
|in_1_q0            |  in |   32|  ap_memory |     in_1     |     array    |
|in_2_address0      | out |    7|  ap_memory |     in_2     |     array    |
|in_2_ce0           | out |    1|  ap_memory |     in_2     |     array    |
|in_2_q0            |  in |   32|  ap_memory |     in_2     |     array    |
|output_1_address0  | out |    7|  ap_memory |   output_1   |     array    |
|output_1_ce0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0        | out |   32|  ap_memory |   output_1   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

