# 45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling: (3)



![01](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/01.jpg)

![02](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/02.jpg)

![03](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/03.jpg)

![04](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/04.jpg)

![05](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/05.jpg)

## Programming Code

![06](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/06.jpg)

![07](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/07.jpg)

![08](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/08.jpg)

Pending Register gives it a mask offset

![09](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/09.jpg)

![10](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/10.jpg)

After finishing the operation, set 1 to clear the pending register.

![11](45. Understanding MCU Interrupt Design, NVIC, Interrupt Handling (3).assets/11.jpg)