module partsel_00526(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [31:4] x4;
  wire [25:1] x5;
  wire [2:30] x6;
  wire signed [28:1] x7;
  wire signed [28:4] x8;
  wire signed [7:28] x9;
  wire [5:26] x10;
  wire signed [30:0] x11;
  wire signed [26:7] x12;
  wire signed [30:7] x13;
  wire [31:0] x14;
  wire [3:29] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [28:1] p0 = 4706094;
  localparam [27:4] p1 = 730651106;
  localparam [2:31] p2 = 653332907;
  localparam signed [3:26] p3 = 797527682;
  assign x4 = {2{p2[10 + s0 +: 6]}};
  assign x5 = (p1[13 + s1] ^ x4[9 + s3 +: 6]);
  assign x6 = p3;
  assign x7 = x4[23 + s2 -: 4];
  assign x8 = ({{{2{x0}}, x2[22]}, {2{{(p3[18 +: 2] - x4[13 +: 2]), {x7[8 + s0 -: 8], x2[14 -: 4]}}}}} + (x1[18 +: 3] + x2[16]));
  assign x9 = ((p0 + {2{{(x6 + (p0[21 -: 2] ^ x7[18 + s2 -: 8])), ((x3[9] - (p2[17 + s2] - x2)) & p2[18 -: 1])}}}) & x8);
  assign x10 = ({p1[22 + s1 +: 5], x6[21 -: 4]} & {{((!ctrl[0] || ctrl[2] && ctrl[2] ? p3 : p1[13 +: 4]) ^ x7[21 -: 4]), x4[14 -: 1]}, p0[18 + s3 +: 5]});
  assign x11 = x5[12];
  assign x12 = x7[14 -: 4];
  assign x13 = p1;
  assign x14 = x4[14 -: 2];
  assign x15 = (ctrl[0] || ctrl[2] || ctrl[2] ? p3 : x1[14]);
  assign y0 = {(((ctrl[3] && !ctrl[0] || ctrl[3] ? (ctrl[0] && ctrl[0] && ctrl[2] ? x3[12 + s2] : x3) : p3) - ({x11[6 + s1 -: 3], p3[16 -: 2]} & {2{x3[14 +: 4]}})) & (x0 & (ctrl[1] || ctrl[2] && !ctrl[0] ? (p1 ^ p2[1 + s2 +: 6]) : x6))), x9};
  assign y1 = x1[14 + s2];
  assign y2 = {2{p1[16]}};
  assign y3 = (x3[17] - ((({2{p0[23]}} + {2{(x3[8 +: 2] + ((x2[16] + p3[11 + s1]) | p1[7 + s2 -: 5]))}}) & {{2{x8}}, {p2, p3[17 -: 3]}}) - x6[12 + s3]));
endmodule
