# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 6.4e-05 1024 0.97 1510 371200 26.3667 16.8182 632.585 523.401 1199.32 1199.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 6.4e-05 1024 0.97 1510 371520 26.4468 16.8813 728.699 523.854 1296.02 1296.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 6.4e-05 1024 0.97 1510 371840 26.3457 16.8555 760.072 523.785 1327.2 1327.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 6.4e-05 1024 0.97 1510 370944 26.3453 16.8209 706.899 523.451 1273.67 1273.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 6.4e-05 1024 0.97 1510 371200 26.4868 16.8835 714.696 523.888 1282.09 1282.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 6.4e-05 1024 0.97 1510 370944 26.3038 16.8279 735.747 523.358 1302.37 1302.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 6.4e-05 1024 0.97 1510 370560 26.399 16.88 737.764 523.472 1304.66 1304.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 6.4e-05 1024 0.97 1510 370688 26.3598 16.8317 711.518 524.098 1278.95 1279.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 6.4e-05 1024 0.97 1510 370176 26.3618 16.828 718.427 524.025 1285.78 1285.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 6.4e-05 1024 0.97 1510 371200 26.4228 16.8711 778.843 524.023 1346.3 1346.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 6.4e-05 1024 0.97 1510 368640 26.2866 16.7875 898.068 522.372 1463.66 1463.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1370 6.4e-05 1024 0.97 1515 371712 26.3437 16.8305 624.408 523.726 1191.45 1191.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 6.4e-05 1024 0.97 1515 371520 26.4979 16.8744 630.583 524.218 1198.32 1198.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 6.4e-05 1024 0.97 1515 371712 26.3851 16.8598 627.324 524.298 1195.01 1195.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 6.4e-05 1024 0.97 1515 371392 26.47 16.8634 642.861 523.458 1209.79 1209.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 6.4e-05 1024 0.97 1515 371200 26.371 16.8204 652.041 523.795 1219.17 1219.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 6.4e-05 1024 0.97 1515 371520 26.4282 16.8788 746.096 524.015 1313.56 1313.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 6.4e-05 1024 0.97 1515 371200 26.3914 16.8552 728.616 528.915 1300.93 1301.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 6.4e-05 1024 0.97 1515 370944 26.314 16.8211 778.951 523.857 1346.08 1346.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 6.4e-05 1024 0.97 1515 371200 26.4454 16.8837 771.901 523.819 1339.19 1339.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 6.4e-05 1024 0.97 1515 370944 26.298 16.8283 776.669 523.348 1343.28 1343.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 6.4e-05 1024 0.97 1515 370560 26.3867 16.8428 759.679 522.975 1326.03 1326.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 6.4e-05 1024 0.97 1515 370688 26.3628 16.8315 728.495 523.521 1295.35 1295.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 6.4e-05 1024 0.97 1515 370176 26.3732 16.8264 855.046 523.463 1421.85 1421.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 6.4e-05 1024 0.97 1515 371200 26.423 16.8737 861.808 524.335 1429.58 1429.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1370 6.4e-05 1024 0.97 1515 368640 26.2974 16.798 774.767 522.308 1340.31 1340.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1370 6.4e-05 1024 0.97 1520 371456 26.3459 16.8359 593.625 524.148 1161.1 1161.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 6.4e-05 1024 0.97 1520 371520 26.4551 16.8753 667.525 524.112 1235.11 1235.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 6.4e-05 1024 0.97 1520 371328 26.3811 16.8653 622.524 523.884 1189.8 1189.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 6.4e-05 1024 0.97 1520 370944 26.4807 16.8641 633.505 523.496 1200.5 1200.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 6.4e-05 1024 0.97 1520 371200 26.3591 16.818 632.493 523.492 1199.31 1199.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 6.4e-05 1024 0.97 1520 371520 26.4143 16.8835 791.97 524.382 1359.79 1359.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 6.4e-05 1024 0.97 1520 369792 26.3058 16.8221 550.646 522.497 1116.41 1116.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 6.4e-05 1024 0.97 1520 371200 26.3669 16.8617 757.366 523.778 1324.51 1324.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 6.4e-05 1024 0.97 1520 371200 26.3096 16.8436 534.209 524.392 1101.89 1102.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 6.4e-05 1024 0.97 1520 370944 26.321 16.8223 709.426 523.447 1276.16 1276.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 6.4e-05 1024 0.97 1520 370176 26.3846 16.8264 512.196 523.453 1079 1079.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 6.4e-05 1024 0.97 1520 371200 26.4422 16.8878 743.866 523.736 1311.07 1311.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 6.4e-05 1024 0.97 1520 371200 26.4379 16.8698 526.653 524.384 1094.49 1094.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 6.4e-05 1024 0.97 1520 370048 26.3301 16.837 947.381 523.307 1513.99 1514.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 6.4e-05 1024 0.97 1520 369152 26.2393 16.7752 614.781 522.289 1180.22 1180.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 6.4e-05 1024 0.97 1520 370560 26.3777 16.8407 907.466 523.414 1474.24 1474.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 6.4e-05 1024 0.97 1520 370560 26.3352 16.8362 614.469 523.135 1180.92 1181.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 6.4e-05 1024 0.97 1520 370688 26.3643 16.8268 878 523.937 1445.27 1445.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1370 6.4e-05 1024 0.97 1520 368640 26.3099 16.7936 589.47 522.187 1154.9 1155.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 6.4e-05 1024 0.97 1520 370176 26.3647 16.8275 765.768 523.587 1332.69 1332.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 6.4e-05 1024 0.97 1520 368640 26.4235 16.8448 540.602 523.857 1107.87 1107.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 6.4e-05 1024 0.97 1520 371200 26.4291 16.8776 803.098 524.026 1370.57 1370.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1370 6.4e-05 1024 0.97 1520 368000 26.1868 16.7535 576.974 520.415 1140.47 1140.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 6.4e-05 1024 0.97 1512 371456 26.3429 16.8286 585.406 524.152 1152.87 1152.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 6.4e-05 1024 0.97 1512 371200 26.4724 16.8776 620.829 523.696 1188.02 1188.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 6.4e-05 1024 0.97 1512 371328 26.366 16.892 614.524 523.893 1181.82 1181.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 6.4e-05 1024 0.97 1512 370944 26.3421 16.8264 395.365 523.458 962.13 962.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 6.4e-05 1024 0.97 1512 370944 26.4576 16.8612 706.634 523.5 1273.59 1273.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 6.4e-05 1024 0.97 1512 370048 26.3365 17.0045 449.174 523.39 1016.04 1016.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 6.4e-05 1024 0.97 1512 371200 26.3288 16.8233 676.974 523.912 1244.18 1244.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 6.4e-05 1024 0.97 1512 370688 26.3516 16.8305 450.945 523.514 1017.78 1017.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 6.4e-05 1024 0.97 1512 371520 26.4142 17.074 754.678 523.833 1322.14 1322.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 6.4e-05 1024 0.97 1512 369792 26.2985 16.8243 529.216 522.996 1095.48 1095.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 6.4e-05 1024 0.97 1512 371200 26.3632 16.853 714.39 524.22 1281.96 1282.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 6.4e-05 1024 0.97 1512 371200 26.3034 16.8364 516.31 524.327 1083.91 1084.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 6.4e-05 1024 0.97 1512 370944 26.3036 16.8264 923.45 523.968 1490.69 1490.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 6.4e-05 1024 0.97 1512 370176 26.3621 16.8244 587.526 523.957 1154.81 1154.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 6.4e-05 1024 0.97 1512 371200 26.4651 16.9253 904.804 523.887 1472.22 1472.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 6.4e-05 1024 0.97 1512 371200 26.4436 16.8768 612.882 524.44 1180.79 1180.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 6.4e-05 1024 0.97 1512 370048 26.3356 16.8242 880.14 522.985 1446.43 1446.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 6.4e-05 1024 0.97 1512 369152 26.2507 16.7742 584.719 522.291 1150.17 1150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 6.4e-05 1024 0.97 1512 370560 26.3773 16.8427 862.358 523.419 1429.13 1429.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 6.4e-05 1024 0.97 1512 370560 26.3332 16.8291 557.933 523.573 1124.8 1124.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 6.4e-05 1024 0.97 1512 370688 26.3662 16.8243 825.364 523.949 1392.65 1392.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1370 6.4e-05 1024 0.97 1512 368640 26.3009 16.8462 551.449 522.213 1116.94 1117.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 6.4e-05 1024 0.97 1525 371456 26.3197 16.8346 664.819 524.153 1232.27 1232.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 6.4e-05 1024 0.97 1525 371520 26.4529 16.9698 599.87 524.166 1167.6 1167.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 6.4e-05 1024 0.97 1525 371200 26.3789 16.855 387.845 523.859 955.078 955.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 6.4e-05 1024 0.97 1525 371712 26.3617 16.8639 638.681 524.445 1206.49 1206.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 6.4e-05 1024 0.97 1525 370944 26.3386 16.8264 411.198 523.859 978.36 978.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 6.4e-05 1024 0.97 1525 371392 26.4447 16.8612 681.606 523.996 1249.05 1249.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 6.4e-05 1024 0.97 1525 370944 26.3077 16.831 434.629 523.469 1001.38 1001.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 6.4e-05 1024 0.97 1525 371200 26.3429 16.8237 712.487 523.414 1279.21 1279.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 6.4e-05 1024 0.97 1525 370688 26.3526 16.8342 469.561 523.997 1036.88 1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 6.4e-05 1024 0.97 1525 371520 26.3993 16.8777 757.27 524.02 1324.71 1324.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 6.4e-05 1024 0.97 1525 369792 26.2986 16.8296 545.423 522.867 1111.56 1111.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 6.4e-05 1024 0.97 1525 371200 26.3616 16.8628 735.515 523.771 1302.65 1302.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 6.4e-05 1024 0.97 1525 371200 26.3208 16.8428 520.316 523.805 1087.42 1087.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 6.4e-05 1024 0.97 1525 370944 26.3185 16.8245 898.637 523.965 1465.88 1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 6.4e-05 1024 0.97 1525 370176 26.3701 16.8234 601.834 523.593 1168.76 1168.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 6.4e-05 1024 0.97 1525 371200 26.449 16.8858 895.088 524.193 1462.75 1462.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 6.4e-05 1024 0.97 1525 371200 26.4343 16.8796 601.556 523.861 1168.87 1168.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 6.4e-05 1024 0.97 1525 370944 26.2866 16.8299 872.354 523.399 1439.01 1439.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 6.4e-05 1024 0.97 1525 369152 26.2541 16.7817 570.77 527.032 1140.98 1141.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 6.4e-05 1024 0.97 1525 370560 26.3863 16.8473 846.643 523.411 1413.43 1413.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 6.4e-05 1024 0.97 1525 370560 26.3244 16.8366 560.666 523.576 1127.54 1127.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 6.4e-05 1024 0.97 1525 370688 26.363 16.8327 807.125 523.404 1373.87 1373.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 6.4e-05 1024 0.97 1525 368640 26.3064 16.7895 563.396 522.309 1128.94 1129.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 6.4e-05 1024 0.97 1504 371200 26.347 16.8416 580.262 524.092 1147.68 1147.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1370 6.4e-05 1024 0.97 1504 370688 26.3802 16.8209 373.605 523.561 940.509 940.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 6.4e-05 1024 0.97 1504 371200 26.4668 16.8737 594.302 524.17 1161.96 1162.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 6.4e-05 1024 0.97 1504 371200 26.3827 16.8591 382.19 523.866 949.44 949.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 6.4e-05 1024 0.97 1504 371328 26.3401 16.861 641.281 524.417 1209.04 1209.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 6.4e-05 1024 0.97 1504 370944 26.3205 16.8256 415.39 523.854 982.526 982.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 6.4e-05 1024 0.97 1504 370944 26.4713 16.8673 636.5 523.996 1203.97 1204.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1370 6.4e-05 1024 0.97 1504 370048 26.3403 16.8305 405.02 523.046 971.376 971.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 6.4e-05 1024 0.97 1504 369600 26.4333 16.8509 333.453 523.538 900.41 900.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 6.4e-05 1024 0.97 1504 370688 26.3591 17.1684 638.346 523.42 1205.44 1205.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 6.4e-05 1024 0.97 1504 370688 26.361 16.8273 428.46 523.94 995.73 995.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 6.4e-05 1024 0.97 1504 370176 26.3746 16.8673 357.079 523.603 924.065 924.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 6.4e-05 1024 0.97 1504 370944 26.4056 16.8747 924.048 524.379 1491.85 1491.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 6.4e-05 1024 0.97 1504 369792 26.3002 16.8202 579.683 522.809 1145.75 1145.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1370 6.4e-05 1024 0.97 1504 368064 26.4158 16.8043 478.145 522.303 1043.81 1043.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 6.4e-05 1024 0.97 1504 371200 26.3605 16.8573 857.607 523.665 1424.63 1424.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1370 6.4e-05 1024 0.97 1504 371200 26.3034 16.8428 575.468 523.824 1142.58 1142.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 6.4e-05 1024 0.97 1504 370560 26.3399 16.8354 481.986 523.573 1048.87 1048.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 6.4e-05 1024 0.97 1504 370944 26.3107 16.8218 818.478 523.539 1385.29 1385.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 6.4e-05 1024 0.97 1504 370176 26.3469 16.8305 530.268 523.485 1097.07 1097.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 6.4e-05 1024 0.97 1504 368640 26.3223 16.812 458.27 523.245 1024.79 1024.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 6.4e-05 1024 0.97 1504 371200 26.4475 16.8878 803.689 524.25 1371.41 1371.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 6.4e-05 1024 0.97 1504 371200 26.4405 16.8813 556.717 524.442 1124.62 1124.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1370 6.4e-05 1024 0.97 1504 369600 26.374 16.8315 461.581 522.427 1027.35 1027.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1370 6.4e-05 1024 0.97 1504 370048 26.3344 16.8232 773.884 522.849 1340.03 1340.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1370 6.4e-05 1024 0.97 1504 369152 26.2452 16.7797 540.625 521.777 1105.56 1105.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1370 6.4e-05 1024 0.97 1504 368256 26.4347 16.8388 446.294 523.756 1013.46 1013.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 6.4e-05 1024 0.97 1504 370560 26.376 16.8432 752.622 523.378 1319.36 1319.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 6.4e-05 1024 0.97 1504 370560 26.3462 16.8319 547.41 523.212 1113.94 1114.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1370 6.4e-05 1024 0.97 1504 368640 26.3969 16.9231 450.572 522.068 1016.1 1016.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 6.4e-05 1024 0.97 1504 370688 26.3573 16.828 769.204 523.945 1336.47 1336.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1370 6.4e-05 1024 0.97 1504 368640 26.2988 16.7868 519.652 522.796 1085.67 1085.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 6.4e-05 1024 0.97 1504 368640 26.441 16.8452 463.768 523.778 1030.97 1031.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 6.4e-05 1024 0.97 1520 370944 26.3335 16.8323 594.043 523.718 1161.07 1161.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1370 6.4e-05 1024 0.97 1520 370688 26.371 16.82 381.625 523.425 948.381 948.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 6.4e-05 1024 0.97 1520 370880 26.4533 16.8979 664.466 524.074 1232.03 1232.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 6.4e-05 1024 0.97 1520 370560 26.3812 16.8653 432.865 524.276 1000.52 1000.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 6.4e-05 1024 0.97 1520 369600 26.4197 16.8448 354.532 523.364 921.3 921.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 6.4e-05 1024 0.97 1520 370944 26.3765 16.8594 622.969 524.609 1190.96 1191.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 6.4e-05 1024 0.97 1520 370176 26.3529 16.8304 408.922 523.465 975.714 975.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 6.4e-05 1024 0.97 1520 369792 26.3092 16.8182 337.474 522.476 903.213 903.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 6.4e-05 1024 0.97 1520 370496 26.4602 16.9004 905.935 523.931 1473.37 1473.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 6.4e-05 1024 0.97 1520 370048 26.3403 16.8305 566.536 523.052 1132.89 1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 6.4e-05 1024 0.97 1520 369600 26.4341 16.8502 459.088 523.113 1025.62 1025.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 6.4e-05 1024 0.97 1520 370688 26.3471 16.8182 840.073 523.868 1407.24 1407.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 6.4e-05 1024 0.97 1520 370688 26.3622 16.8264 531.476 523.494 1098.3 1098.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 6.4e-05 1024 0.97 1520 370176 26.3564 16.8269 432.699 523.524 999.54 999.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 6.4e-05 1024 0.97 1520 370944 26.4187 16.8803 862.442 524.436 1430.32 1430.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 6.4e-05 1024 0.97 1520 369792 26.3182 16.8262 557.833 522.887 1124 1124.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 6.4e-05 1024 0.97 1520 368064 26.4079 16.8092 487.534 521.818 1052.7 1052.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 6.4e-05 1024 0.97 1520 368640 26.3066 16.8042 435.304 522.768 1001.32 1001.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 6.4e-05 1024 0.97 1520 370560 26.384 16.8702 804.18 524.224 1371.79 1371.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 6.4e-05 1024 0.97 1520 369920 26.3699 16.9583 546.226 524.227 1113.92 1114.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1370 6.4e-05 1024 0.97 1520 368640 26.4191 16.959 458.252 523.135 1024.9 1025.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1370 6.4e-05 1024 0.97 1520 368640 26.3302 16.7908 441.653 522.877 1007.79 1007.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 6.4e-05 1024 0.97 1520 370176 26.3511 16.8229 748.935 523.474 1315.72 1315.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 6.4e-05 1024 0.97 1520 370176 26.3741 16.8252 539.265 524.087 1106.69 1106.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 6.4e-05 1024 0.97 1520 368640 26.3032 17.7295 444.443 523.129 1011.74 1011.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1370 6.4e-05 1024 0.97 1520 368640 26.45 16.8365 417.151 523.85 984.429 984.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 6.4e-05 1024 0.97 1520 370400 26.4872 16.8842 786.015 524.203 1353.73 1353.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 6.4e-05 1024 0.97 1520 369600 26.4778 17.2544 535.492 524.594 1103.96 1104.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1370 6.4e-05 1024 0.97 1520 367200 26.4736 16.8252 459.092 522.005 1024.53 1024.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1370 6.4e-05 1024 0.97 1520 364800 26.3368 16.7531 420.861 520.295 984.382 984.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 6.4e-05 1024 0.97 1536 370944 26.3253 16.8364 646.082 523.788 1213.17 1213.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1370 6.4e-05 1024 0.97 1536 370688 26.3537 16.8181 422.435 523.867 989.604 989.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1370 6.4e-05 1024 0.97 1536 370176 26.3467 16.8224 349.273 523.45 916.032 916.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 6.4e-05 1024 0.97 1536 370880 26.459 16.876 631.135 524.194 1198.81 1198.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 6.4e-05 1024 0.97 1536 370560 26.3875 16.8542 415.578 524.274 983.231 983.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 6.4e-05 1024 0.97 1536 369600 26.4181 16.8448 340.855 522.969 907.22 907.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 6.4e-05 1024 0.97 1536 370944 26.3511 17.2726 898.126 523.909 1465.8 1465.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1370 6.4e-05 1024 0.97 1536 370176 26.337 16.8223 559.833 523.388 1126.52 1126.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1370 6.4e-05 1024 0.97 1536 369792 26.3124 16.818 451.834 522.492 1017.6 1017.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1370 6.4e-05 1024 0.97 1536 370176 26.3724 16.827 383.617 523.513 950.465 950.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 6.4e-05 1024 0.97 1536 370496 26.4638 17.3028 829.815 523.502 1397.22 1397.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1370 6.4e-05 1024 0.97 1536 370048 26.3333 16.9766 522.562 522.972 1088.98 1089.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 6.4e-05 1024 0.97 1536 369600 26.4428 16.853 428.167 523.537 995.138 995.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1370 6.4e-05 1024 0.97 1536 369152 26.255 16.7731 383.618 522.341 949.127 949.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1370 6.4e-05 1024 0.97 1536 370688 26.3526 16.8187 800.43 523.854 1367.59 1367.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1370 6.4e-05 1024 0.97 1536 370688 26.3671 16.8247 516.883 523.582 1083.8 1083.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1370 6.4e-05 1024 0.97 1536 370176 26.3826 16.8601 430.433 523.519 997.336 997.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1370 6.4e-05 1024 0.97 1536 368640 26.302 16.8223 376.083 522.176 941.525 941.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1370 6.4e-05 1024 0.97 1536 370944 26.425 16.8755 773.746 524.431 1341.62 1341.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1370 6.4e-05 1024 0.97 1536 369792 26.304 16.8229 541.84 522.506 1107.61 1107.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1370 6.4e-05 1024 0.97 1536 368064 26.408 16.8019 456.675 521.904 1021.93 1022.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1370 6.4e-05 1024 0.97 1536 368640 26.2718 17.0559 457.26 522.689 1023.42 1023.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 6.4e-05 1024 0.97 1536 370560 26.3714 16.8583 761.88 524.275 1329.52 1329.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1370 6.4e-05 1024 0.97 1536 369920 26.3766 16.894 551.179 523.973 1118.56 1118.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1370 6.4e-05 1024 0.97 1536 368640 26.4056 16.833 454.53 523.637 1021.54 1021.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1370 6.4e-05 1024 0.97 1536 368640 26.311 16.7983 424.819 522.885 990.952 991.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 6.4e-05 1024 0.97 1550 370944 26.3096 16.8346 668.917 523.798 1236 1236.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1370 6.4e-05 1024 0.97 1550 370688 26.3581 16.8207 436.204 523.491 1003.02 1003.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1370 6.4e-05 1024 0.97 1550 370176 26.3405 16.8247 358.284 523.9 925.488 925.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 6.4e-05 1024 0.97 1550 370880 26.4575 16.8725 635.39 524.102 1202.96 1203.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 6.4e-05 1024 0.97 1550 370560 26.385 16.8553 409.34 524.284 977.001 977.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 6.4e-05 1024 0.97 1550 369600 26.4473 16.8468 342.169 523.469 909.066 909.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1370 6.4e-05 1024 0.97 1550 369920 26.3765 16.8407 293.884 523.886 861.131 861.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 6.4e-05 1024 0.97 1550 370944 26.344 16.8599 878.15 524.393 1445.88 1446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 6.4e-05 1024 0.97 1550 370176 26.3455 16.8266 543.054 523.53 1109.9 1110.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 6.4e-05 1024 0.97 1550 369792 26.3174 16.8182 442.319 522.504 1008.1 1008.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 6.4e-05 1024 0.97 1550 370176 26.3738 17.0026 378.086 523.592 945.192 945.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 6.4e-05 1024 0.97 1550 370944 26.4615 16.8582 810.141 523.504 1377.11 1377.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1370 6.4e-05 1024 0.97 1550 370048 26.3184 16.8324 512.132 522.85 1078.27 1078.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 6.4e-05 1024 0.97 1550 369600 26.4356 16.851 416.636 523.539 983.601 983.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1370 6.4e-05 1024 0.97 1550 369152 26.2461 16.7774 374.291 522.301 939.753 939.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 6.4e-05 1024 0.97 1550 370688 26.3469 16.8223 794.261 523.495 1361.06 1361.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 6.4e-05 1024 0.97 1550 370688 26.3664 16.8284 514.431 523.992 1081.76 1081.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 6.4e-05 1024 0.97 1550 370176 26.3915 16.8284 432.853 523.59 999.808 999.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1370 6.4e-05 1024 0.97 1550 368640 26.3157 16.7875 381.691 522.789 947.723 947.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 6.4e-05 1024 0.97 1550 370944 26.4415 16.8809 809.018 524.376 1376.86 1376.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 6.4e-05 1024 0.97 1550 369792 26.285 16.8196 574.776 522.986 1141.01 1141.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1370 6.4e-05 1024 0.97 1550 368064 26.4181 16.8792 471.937 522.25 1037.63 1037.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1370 6.4e-05 1024 0.97 1550 368640 26.3129 16.8039 450.381 523.125 1016.76 1016.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1370 6.4e-05 1024 0.97 1550 368640 26.4067 16.8203 413.147 522.005 978.519 978.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 6.4e-05 1024 0.97 1550 370560 26.3635 16.8571 787.865 523.869 1355.09 1355.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1370 6.4e-05 1024 0.97 1550 369920 26.3738 16.8448 541.408 523.967 1108.74 1108.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 6.4e-05 1024 0.97 1550 368640 26.4058 16.8392 456.94 523.468 1023.8 1023.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1370 6.4e-05 1024 0.97 1550 368640 26.3232 16.7956 422.051 522.442 987.756 987.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1370 6.4e-05 1024 0.97 1550 364800 26.3501 16.7503 399.582 520.496 963.317 963.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1370 6.4e-05 1024 0.97 1560 370944 26.3229 16.834 631.536 523.791 1198.62 1198.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1370 6.4e-05 1024 0.97 1560 370688 26.3511 16.8248 416.716 523.778 983.814 983.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1370 6.4e-05 1024 0.97 1560 370176 26.3424 16.8223 339.523 523.895 906.718 906.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1370 6.4e-05 1024 0.97 1560 370688 26.3611 16.8297 293.695 523.501 860.526 860.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1370 6.4e-05 1024 0.97 1560 370880 26.4466 16.87 889.512 523.605 1456.57 1456.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1370 6.4e-05 1024 0.97 1560 370560 26.3888 16.8549 549.398 523.77 1116.54 1116.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1370 6.4e-05 1024 0.97 1560 369600 26.4406 16.8387 446.546 522.96 1012.92 1013.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1370 6.4e-05 1024 0.97 1560 369920 26.3716 16.836 378.909 524.322 946.576 946.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1370 6.4e-05 1024 0.97 1560 370944 26.3517 17.0965 817.31 523.919 1384.81 1384.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1370 6.4e-05 1024 0.97 1560 370176 26.3372 16.8325 512.558 523.906 1079.77 1079.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1370 6.4e-05 1024 0.97 1560 369792 26.2878 16.8141 417.826 522.58 983.644 983.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1370 6.4e-05 1024 0.97 1560 370176 26.3714 16.8291 375.978 523.502 942.817 942.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1370 6.4e-05 1024 0.97 1560 368640 26.4222 16.8387 326.084 523.101 892.586 892.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1370 6.4e-05 1024 0.97 1560 370496 26.4624 16.8632 774.794 523.577 1341.84 1341.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1370 6.4e-05 1024 0.97 1560 370048 26.3477 16.8282 492.222 522.963 1058.5 1058.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1370 6.4e-05 1024 0.97 1560 369600 26.4491 16.8652 412.448 523.471 979.374 979.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1370 6.4e-05 1024 0.97 1560 369152 26.2551 16.7766 361.712 521.904 926.783 926.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1370 6.4e-05 1024 0.97 1560 369600 26.4338 16.8481 320.473 523.624 887.517 887.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1370 6.4e-05 1024 0.97 1560 370688 26.3737 16.935 737.608 523.854 1304.91 1305.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1370 6.4e-05 1024 0.97 1560 370688 26.3651 16.8287 496.953 523.948 1064.24 1064.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1370 6.4e-05 1024 0.97 1560 370176 26.37 16.8265 412.024 524.09 979.444 979.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1370 6.4e-05 1024 0.97 1560 368640 26.3032 16.7955 378.363 522.212 943.81 943.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1370 6.4e-05 1024 0.97 1560 368640 26.3055 16.7936 344.751 522.89 910.878 910.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1370 6.4e-05 1024 0.97 1536 369920 26.3837 16.8346 623.483 524.157 1191 1191.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1370 6.4e-05 1024 0.97 1536 369664 26.3881 16.8327 402.194 523.425 968.981 969.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1370 6.4e-05 1024 0.97 1536 369408 26.3748 16.8286 333.901 523.469 900.711 900.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1370 6.4e-05 1024 0.97 1536 369664 26.4064 16.8284 287.311 524.005 854.692 854.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1370 6.4e-05 1024 0.97 1536 369920 26.4878 16.875 850.605 523.753 1417.86 1417.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1370 6.4e-05 1024 0.97 1536 369920 26.4377 16.896 521.005 528.917 1093.39 1093.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1370 6.4e-05 1024 0.97 1536 368640 26.4717 16.841 426.695 522.849 992.996 993.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1370 6.4e-05 1024 0.97 1536 369920 26.3835 16.8449 368.575 524.326 936.265 936.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1370 6.4e-05 1024 0.97 1536 369600 26.4984 16.8735 335.709 524.432 903.662 903.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1370 6.4e-05 1024 0.97 1536 369792 26.4151 17.4526 788.897 524.253 1357.15 1357.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1370 6.4e-05 1024 0.97 1536 369408 26.3934 16.8348 494.399 523.451 1061.22 1061.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1370 6.4e-05 1024 0.97 1536 368640 26.3463 16.8312 401.532 522.496 967.347 967.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1370 6.4e-05 1024 0.97 1536 368640 26.4406 16.8257 356.135 523.462 923.004 923.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1370 6.4e-05 1024 0.97 1536 368640 26.3939 16.8415 314.084 523.141 880.599 880.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1370 6.4e-05 1024 0.97 1536 369600 26.5063 16.8654 735.972 523.502 1302.99 1303.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1370 6.4e-05 1024 0.97 1536 369152 26.376 16.8285 465.447 523.465 1032.26 1032.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1370 6.4e-05 1024 0.97 1536 368256 26.4669 16.8419 394.291 523.124 960.861 960.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1370 6.4e-05 1024 0.97 1536 367360 26.3359 16.773 345.883 522.371 911.501 911.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1370 6.4e-05 1024 0.97 1536 367360 26.5694 16.8487 306.384 523.632 873.576 873.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1370 6.4e-05 1024 0.97 1536 369664 26.3902 16.8204 727.352 523.293 1294 1294.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1370 6.4e-05 1024 0.97 1536 369664 26.4114 16.8284 485.338 523.505 1052.22 1052.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1370 6.4e-05 1024 0.97 1536 368640 26.4415 16.8343 400.57 523.586 967.576 967.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1370 6.4e-05 1024 0.97 1536 368640 26.3067 16.7877 366.578 522.309 932.121 932.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1370 6.4e-05 1024 0.97 1536 368640 26.2904 16.8612 338.51 522.832 904.632 904.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1370 6.4e-05 1024 0.97 1536 368640 26.4537 16.8766 318.592 523.86 885.916 886.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1370 6.4e-05 1024 0.97 1536 368896 26.4528 16.8612 629.629 523.866 1196.95 1197.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1370 6.4e-05 1024 0.97 1536 368640 26.411 16.8268 721.858 524.217 1289.46 1289.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1370 6.4e-05 1024 0.97 1536 368128 26.4754 16.8202 466.904 523.417 1033.76 1033.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1370 6.4e-05 1024 0.97 1536 367872 26.4716 16.827 378.217 523.85 945.503 945.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1370 6.4e-05 1024 0.97 1536 367616 26.5232 16.8309 336.267 523.475 903.236 903.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1370 6.4e-05 1024 0.97 1536 368640 26.4373 17.3793 311.161 523.892 879.006 879.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1370 6.4e-05 1024 0.97 1536 367104 26.5205 16.832 286.488 524.082 854.06 854.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1370 6.4e-05 1024 0.97 1536 365568 26.4496 16.7764 267.593 522.277 833.238 833.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1370 6.4e-05 1024 0.97 1536 366592 26.4054 16.7883 255.566 522.799 821.695 821.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1370 6.4e-05 1024 0.97 1560 369152 26.2599 16.7793 243.6 521.783 808.557 808.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1370 6.4e-05 1024 0.97 1536 367360 26.3355 16.7872 237.516 522.411 803.183 803.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1370 6.4e-05 1024 0.97 1550 369600 26.4299 16.8496 243.086 523.199 809.702 809.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1370 6.4e-05 1024 0.97 1536 369600 26.4528 16.8526 242.693 524.025 810.229 810.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1370 6.4e-05 1024 0.97 1504 370688 26.3603 16.8513 269.804 523.452 836.612 836.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1370 6.4e-05 1024 0.97 1504 368640 26.1698 16.7524 410.811 521.373 975.25 975.366
