<device>
  <name>cache_level</name>
  <level>3</level>
</device>

<device>
  <name>cache_l1_D</name>
  <type>Normal</type>
  <size>32</size>
  <associativity>4</associativity>
  <blocksize>64</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <readlatency>3</readlatency>
  <writelatency>3</writelatency>
</device>

<device>
  <name>cache_l2</name>
  <type>Normal</type>
  <size>256</size>
  <associativity>8</associativity>
  <blocksize>64</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <readlatency>9</readlatency>
  <writelatency>13</writelatency>
</device>


<device>
  <name>cache_l3</name>
  <type>Preload</type>
  <PT_size>256</PT_size>
  <PT_replacepolicy>LRU</PT_replacepolicy>
  <SRAM_size>4096</SRAM_size>
  <SRAM_associativity>8</SRAM_associativity>
  <SRAM_blocksize>64</SRAM_blocksize>
  <SRAM_replacepolicy>LRU</SRAM_replacepolicy>
  <SRAM_writepolicy>WB</SRAM_writepolicy>
  <SRAM_readlatency>25</SRAM_readlatency>
  <SRAM_writelatency>25</SRAM_writelatency>
  <MRAM_size>4096</MRAM_size>
  <MRAM_associativity>8</MRAM_associativity>
  <MRAM_blocksize>256</MRAM_blocksize>
  <MRAM_replacepolicy>LRU</MRAM_replacepolicy>
  <MRAM_writepolicy>WB</MRAM_writepolicy>
  <MRAM_readlatency>25</MRAM_readlatency>
  <MRAM_writelatency>25</MRAM_writelatency>
</device>


<device>
  <name>DRAM</name>
  <size>8*1024*1024</size>
  <readlatency>50</readlatency>
  <writelatency>50</writelatency>
</device>
