|system_de2
CLOCK_50 => CLOCK_50.IN7
KEY[0] => KEY[0].IN1
PS2_CLK <> PS2_Controller:pS2.PS2_CLK
PS2_DAT <> PS2_Controller:pS2.PS2_DAT
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Audio_Controller:Audio_Controller.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:Audio_Controller.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller.AUD_DACLRCK
I2C_SDAT <> avconf:avc.I2C_SDAT
AUD_XCK << Audio_Controller:Audio_Controller.AUD_XCK
AUD_DACDAT << Audio_Controller:Audio_Controller.AUD_DACDAT
I2C_SCLK << avconf:avc.I2C_SCLK
VGA_CLK << VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS << vga_xy_controller:vga_xy_controller.VGA_HS
VGA_VS << vga_xy_controller:vga_xy_controller.VGA_VS
VGA_BLANK << vga_xy_controller:vga_xy_controller.VGA_BLANK
VGA_SYNC << vga_xy_controller:vga_xy_controller.VGA_SYNC
VGA_R[0] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[1] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[2] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[3] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[4] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[5] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[6] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[7] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[8] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_R[9] << vga_xy_controller:vga_xy_controller.VGA_R
VGA_G[0] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[1] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[2] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[3] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[4] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[5] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[6] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[7] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[8] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_G[9] << vga_xy_controller:vga_xy_controller.VGA_G
VGA_B[0] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[1] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[2] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[3] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[4] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[5] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[6] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[7] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[8] << vga_xy_controller:vga_xy_controller.VGA_B
VGA_B[9] << vga_xy_controller:vga_xy_controller.VGA_B


|system_de2|system:system
clk_proc => clk_proc.IN9
clk_vga => clk_vga.IN4
rst => rst.IN2
key_pressed[0] => key_pressed[0].IN1
key_pressed[1] => key_pressed[1].IN1
key_pressed[2] => key_pressed[2].IN1
key_pressed[3] => key_pressed[3].IN1
key_pressed[4] => key_pressed[4].IN1
key_pressed[5] => key_pressed[5].IN1
key_pressed[6] => key_pressed[6].IN1
key_pressed[7] => key_pressed[7].IN1
key_flag => key_flag.IN1
vga_x[0] => vga_x[0].IN4
vga_x[1] => vga_x[1].IN4
vga_x[2] => vga_x[2].IN4
vga_x[3] => vga_x[3].IN4
vga_x[4] => vga_x[4].IN4
vga_x[5] => vga_x[5].IN4
vga_x[6] => vga_x[6].IN4
vga_x[7] => vga_x[7].IN4
vga_y[0] => vga_y[0].IN4
vga_y[1] => vga_y[1].IN4
vga_y[2] => vga_y[2].IN4
vga_y[3] => vga_y[3].IN4
vga_y[4] => vga_y[4].IN4
vga_y[5] => vga_y[5].IN4
vga_y[6] => vga_y[6].IN4
vga_dout[0] <= vga_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[1] <= vga_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[2] <= vga_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[0] <= audio_player:audio_player.note
note[1] <= audio_player:audio_player.note
note[2] <= audio_player:audio_player.note
note[3] <= audio_player:audio_player.note
note[4] <= audio_player:audio_player.note
note[5] <= audio_player:audio_player.note
note[6] <= audio_player:audio_player.note
note[7] <= audio_player:audio_player.note
note[8] <= audio_player:audio_player.note
note[9] <= audio_player:audio_player.note
note[10] <= audio_player:audio_player.note
note[11] <= audio_player:audio_player.note
note[12] <= audio_player:audio_player.note
note[13] <= audio_player:audio_player.note
note[14] <= audio_player:audio_player.note
note[15] <= audio_player:audio_player.note
note[16] <= audio_player:audio_player.note
note[17] <= audio_player:audio_player.note
note[18] <= audio_player:audio_player.note
note[19] <= audio_player:audio_player.note


|system_de2|system:system|processor:processor
clk => clk.IN2
rst => rst.IN2
key_pressed[0] => key_pressed[0].IN2
key_pressed[1] => key_pressed[1].IN2
key_pressed[2] => key_pressed[2].IN2
key_pressed[3] => key_pressed[3].IN2
key_pressed[4] => key_pressed[4].IN2
key_pressed[5] => key_pressed[5].IN2
key_pressed[6] => key_pressed[6].IN2
key_pressed[7] => key_pressed[7].IN2
key_flag => key_flag.IN1
pix_din[0] => pix_din[0].IN1
pix_din[1] => pix_din[1].IN1
pix_din[2] => pix_din[2].IN1
ker_din[0] => ker_din[0].IN1
ker_din[1] => ker_din[1].IN1
ker_din[2] => ker_din[2].IN1
ker_din[3] => ker_din[3].IN1
ker_din[4] => ker_din[4].IN1
s_im[0] <= datapath:datapath.s_im
s_im[1] <= datapath:datapath.s_im
s_im[2] <= datapath:datapath.s_im
s_ker[0] <= datapath:datapath.s_ker
s_ker[1] <= datapath:datapath.s_ker
s_ker[2] <= datapath:datapath.s_ker
ker_addr[0] <= datapath:datapath.ker_addr
ker_addr[1] <= datapath:datapath.ker_addr
ker_addr[2] <= datapath:datapath.ker_addr
ker_addr[3] <= datapath:datapath.ker_addr
nine_x_addr[0] <= datapath:datapath.nine_x_addr
nine_x_addr[1] <= datapath:datapath.nine_x_addr
nine_x_addr[2] <= datapath:datapath.nine_x_addr
nine_x_addr[3] <= datapath:datapath.nine_x_addr
nine_x_addr[4] <= datapath:datapath.nine_x_addr
nine_x_addr[5] <= datapath:datapath.nine_x_addr
nine_x_addr[6] <= datapath:datapath.nine_x_addr
nine_x_addr[7] <= datapath:datapath.nine_x_addr
nine_y_addr[0] <= datapath:datapath.nine_y_addr
nine_y_addr[1] <= datapath:datapath.nine_y_addr
nine_y_addr[2] <= datapath:datapath.nine_y_addr
nine_y_addr[3] <= datapath:datapath.nine_y_addr
nine_y_addr[4] <= datapath:datapath.nine_y_addr
nine_y_addr[5] <= datapath:datapath.nine_y_addr
nine_y_addr[6] <= datapath:datapath.nine_y_addr
pix_x_addr[0] <= datapath:datapath.pix_x_addr
pix_x_addr[1] <= datapath:datapath.pix_x_addr
pix_x_addr[2] <= datapath:datapath.pix_x_addr
pix_x_addr[3] <= datapath:datapath.pix_x_addr
pix_x_addr[4] <= datapath:datapath.pix_x_addr
pix_x_addr[5] <= datapath:datapath.pix_x_addr
pix_x_addr[6] <= datapath:datapath.pix_x_addr
pix_x_addr[7] <= datapath:datapath.pix_x_addr
pix_y_addr[0] <= datapath:datapath.pix_y_addr
pix_y_addr[1] <= datapath:datapath.pix_y_addr
pix_y_addr[2] <= datapath:datapath.pix_y_addr
pix_y_addr[3] <= datapath:datapath.pix_y_addr
pix_y_addr[4] <= datapath:datapath.pix_y_addr
pix_y_addr[5] <= datapath:datapath.pix_y_addr
pix_y_addr[6] <= datapath:datapath.pix_y_addr
we <= datapath:datapath.we
s_mus[0] <= datapath:datapath.s_mus
s_mus[1] <= datapath:datapath.s_mus
s_mus[2] <= datapath:datapath.s_mus
newpix[0] <= datapath:datapath.newpix
newpix[1] <= datapath:datapath.newpix
newpix[2] <= datapath:datapath.newpix


|system_de2|system:system|processor:processor|controller:controller
clk => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
ker_final_addr => Selector7.IN3
ker_final_addr => Selector6.IN2
nine_flag => Selector9.IN3
nine_flag => Selector0.IN3
nine_flag => Selector1.IN3
nine_flag => nextstate.INC_PIX.DATAB
pix_final_addr => Selector5.IN4
pix_final_addr => Selector8.IN2
key_pressed[0] => Decoder0.IN7
key_pressed[1] => Decoder0.IN6
key_pressed[2] => Decoder0.IN5
key_pressed[3] => Decoder0.IN4
key_pressed[4] => Decoder0.IN3
key_pressed[5] => Decoder0.IN2
key_pressed[6] => Decoder0.IN1
key_pressed[7] => Decoder0.IN0
key_flag => Selector4.IN2
key_flag => Selector3.IN1
key_flag => Selector5.IN1
sum_flag => Selector2.IN3
sum_flag => nextstate.DIVIDE_KER.DATAB
sum_flag => Selector9.IN1
en_ker <= <GND>
en_read_pix <= en_read_pix.DB_MAX_OUTPUT_PORT_TYPE
s_read_pix <= s_read_pix.DB_MAX_OUTPUT_PORT_TYPE
en_apply_ker <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
s_apply_ker <= s_apply_ker.DB_MAX_OUTPUT_PORT_TYPE
s_ker_addr <= s_ker_addr.DB_MAX_OUTPUT_PORT_TYPE
en_ker_addr <= en_ker_addr.DB_MAX_OUTPUT_PORT_TYPE
en_load_nine <= en_load_nine.DB_MAX_OUTPUT_PORT_TYPE
s_load_nine <= s_load_nine.DB_MAX_OUTPUT_PORT_TYPE
en_key <= en_key.DB_MAX_OUTPUT_PORT_TYPE
s_key <= s_key.DB_MAX_OUTPUT_PORT_TYPE
en_rst_sumnine <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
s_inc_ker <= s_inc_ker.DB_MAX_OUTPUT_PORT_TYPE
s_inc_pix <= s_inc_pix.DB_MAX_OUTPUT_PORT_TYPE
en_inc_pix <= en_inc_pix.DB_MAX_OUTPUT_PORT_TYPE
s_inc_nine <= s_inc_nine.DB_MAX_OUTPUT_PORT_TYPE
s_inc_sum <= s_inc_sum.DB_MAX_OUTPUT_PORT_TYPE
en_divide_ker <= en_divide_ker.DB_MAX_OUTPUT_PORT_TYPE
en_inc_ker <= en_inc_ker.DB_MAX_OUTPUT_PORT_TYPE
en_inc_nine <= en_inc_nine.DB_MAX_OUTPUT_PORT_TYPE
en_inc_sum <= en_inc_sum.DB_MAX_OUTPUT_PORT_TYPE
en_rst_nine <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
en_rst_inc_pix <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
s_divide_ker <= s_divide_ker.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|processor:processor|datapath:datapath
clk => we~reg0.CLK
clk => newpix[0]~reg0.CLK
clk => newpix[1]~reg0.CLK
clk => newpix[2]~reg0.CLK
clk => sumnine[0].CLK
clk => sumnine[1].CLK
clk => sumnine[2].CLK
clk => sumnine[3].CLK
clk => sumb[0].CLK
clk => sumb[1].CLK
clk => sumb[2].CLK
clk => sumb[3].CLK
clk => sumb[4].CLK
clk => sumg[0].CLK
clk => sumg[1].CLK
clk => sumg[2].CLK
clk => sumg[3].CLK
clk => sumg[4].CLK
clk => sumr[0].CLK
clk => sumr[1].CLK
clk => sumr[2].CLK
clk => sumr[3].CLK
clk => sumr[4].CLK
clk => nine_x_addr[0]~reg0.CLK
clk => nine_x_addr[1]~reg0.CLK
clk => nine_x_addr[2]~reg0.CLK
clk => nine_x_addr[3]~reg0.CLK
clk => nine_x_addr[4]~reg0.CLK
clk => nine_x_addr[5]~reg0.CLK
clk => nine_x_addr[6]~reg0.CLK
clk => nine_x_addr[7]~reg0.CLK
clk => nine_y_addr[0]~reg0.CLK
clk => nine_y_addr[1]~reg0.CLK
clk => nine_y_addr[2]~reg0.CLK
clk => nine_y_addr[3]~reg0.CLK
clk => nine_y_addr[4]~reg0.CLK
clk => nine_y_addr[5]~reg0.CLK
clk => nine_y_addr[6]~reg0.CLK
clk => nine[0].CLK
clk => nine[1].CLK
clk => nine[2].CLK
clk => nine[3].CLK
clk => pixels[8][0].CLK
clk => pixels[8][1].CLK
clk => pixels[8][2].CLK
clk => pixels[7][0].CLK
clk => pixels[7][1].CLK
clk => pixels[7][2].CLK
clk => pixels[6][0].CLK
clk => pixels[6][1].CLK
clk => pixels[6][2].CLK
clk => pixels[5][0].CLK
clk => pixels[5][1].CLK
clk => pixels[5][2].CLK
clk => pixels[4][0].CLK
clk => pixels[4][1].CLK
clk => pixels[4][2].CLK
clk => pixels[3][0].CLK
clk => pixels[3][1].CLK
clk => pixels[3][2].CLK
clk => pixels[2][0].CLK
clk => pixels[2][1].CLK
clk => pixels[2][2].CLK
clk => pixels[1][0].CLK
clk => pixels[1][1].CLK
clk => pixels[1][2].CLK
clk => pixels[0][0].CLK
clk => pixels[0][1].CLK
clk => pixels[0][2].CLK
clk => pix_y_addr[0]~reg0.CLK
clk => pix_y_addr[1]~reg0.CLK
clk => pix_y_addr[2]~reg0.CLK
clk => pix_y_addr[3]~reg0.CLK
clk => pix_y_addr[4]~reg0.CLK
clk => pix_y_addr[5]~reg0.CLK
clk => pix_y_addr[6]~reg0.CLK
clk => pix_x_addr[0]~reg0.CLK
clk => pix_x_addr[1]~reg0.CLK
clk => pix_x_addr[2]~reg0.CLK
clk => pix_x_addr[3]~reg0.CLK
clk => pix_x_addr[4]~reg0.CLK
clk => pix_x_addr[5]~reg0.CLK
clk => pix_x_addr[6]~reg0.CLK
clk => pix_x_addr[7]~reg0.CLK
clk => ker_addr[0]~reg0.CLK
clk => ker_addr[1]~reg0.CLK
clk => ker_addr[2]~reg0.CLK
clk => ker_addr[3]~reg0.CLK
clk => kernel[8][0].CLK
clk => kernel[8][1].CLK
clk => kernel[8][2].CLK
clk => kernel[8][3].CLK
clk => kernel[8][4].CLK
clk => kernel[7][0].CLK
clk => kernel[7][1].CLK
clk => kernel[7][2].CLK
clk => kernel[7][3].CLK
clk => kernel[7][4].CLK
clk => kernel[6][0].CLK
clk => kernel[6][1].CLK
clk => kernel[6][2].CLK
clk => kernel[6][3].CLK
clk => kernel[6][4].CLK
clk => kernel[5][0].CLK
clk => kernel[5][1].CLK
clk => kernel[5][2].CLK
clk => kernel[5][3].CLK
clk => kernel[5][4].CLK
clk => kernel[4][0].CLK
clk => kernel[4][1].CLK
clk => kernel[4][2].CLK
clk => kernel[4][3].CLK
clk => kernel[4][4].CLK
clk => kernel[3][0].CLK
clk => kernel[3][1].CLK
clk => kernel[3][2].CLK
clk => kernel[3][3].CLK
clk => kernel[3][4].CLK
clk => kernel[2][0].CLK
clk => kernel[2][1].CLK
clk => kernel[2][2].CLK
clk => kernel[2][3].CLK
clk => kernel[2][4].CLK
clk => kernel[1][0].CLK
clk => kernel[1][1].CLK
clk => kernel[1][2].CLK
clk => kernel[1][3].CLK
clk => kernel[1][4].CLK
clk => kernel[0][0].CLK
clk => kernel[0][1].CLK
clk => kernel[0][2].CLK
clk => kernel[0][3].CLK
clk => kernel[0][4].CLK
clk => s_mus[0]~reg0.CLK
clk => s_mus[1]~reg0.CLK
clk => s_mus[2]~reg0.CLK
clk => s_im[0]~reg0.CLK
clk => s_im[1]~reg0.CLK
clk => s_im[2]~reg0.CLK
clk => s_ker[0]~reg0.CLK
clk => s_ker[1]~reg0.CLK
clk => s_ker[2]~reg0.CLK
rst => ~NO_FANOUT~
ker_din[0] => kernel.DATAB
ker_din[0] => kernel.DATAB
ker_din[0] => kernel.DATAB
ker_din[0] => kernel.DATAB
ker_din[0] => kernel.DATAB
ker_din[0] => kernel.DATAB
ker_din[0] => kernel.DATAB
ker_din[0] => kernel.DATAB
ker_din[0] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[1] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[2] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[3] => kernel.DATAB
ker_din[4] => kernel.DATAB
ker_din[4] => kernel.DATAB
ker_din[4] => kernel.DATAB
ker_din[4] => kernel.DATAB
ker_din[4] => kernel.DATAB
ker_din[4] => kernel.DATAB
ker_din[4] => kernel.DATAB
ker_din[4] => kernel.DATAB
ker_din[4] => kernel.DATAB
pix_din[0] => pixels.DATAB
pix_din[0] => pixels.DATAB
pix_din[0] => pixels.DATAB
pix_din[0] => pixels.DATAB
pix_din[0] => pixels.DATAB
pix_din[0] => pixels.DATAB
pix_din[0] => pixels.DATAB
pix_din[0] => pixels.DATAB
pix_din[0] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[1] => pixels.DATAB
pix_din[2] => pixels.DATAB
pix_din[2] => pixels.DATAB
pix_din[2] => pixels.DATAB
pix_din[2] => pixels.DATAB
pix_din[2] => pixels.DATAB
pix_din[2] => pixels.DATAB
pix_din[2] => pixels.DATAB
pix_din[2] => pixels.DATAB
pix_din[2] => pixels.DATAB
key_pressed[0] => Decoder0.IN7
key_pressed[1] => Decoder0.IN6
key_pressed[2] => Decoder0.IN5
key_pressed[3] => Decoder0.IN4
key_pressed[4] => Decoder0.IN3
key_pressed[5] => Decoder0.IN2
key_pressed[6] => Decoder0.IN1
key_pressed[7] => Decoder0.IN0
en_ker_addr => kernel[8][0].ENA
en_ker_addr => kernel[8][1].ENA
en_ker_addr => kernel[8][2].ENA
en_ker_addr => kernel[8][3].ENA
en_ker_addr => kernel[8][4].ENA
en_ker_addr => kernel[7][0].ENA
en_ker_addr => kernel[7][1].ENA
en_ker_addr => kernel[7][2].ENA
en_ker_addr => kernel[7][3].ENA
en_ker_addr => kernel[7][4].ENA
en_ker_addr => kernel[6][0].ENA
en_ker_addr => kernel[6][1].ENA
en_ker_addr => kernel[6][2].ENA
en_ker_addr => kernel[6][3].ENA
en_ker_addr => kernel[6][4].ENA
en_ker_addr => kernel[5][0].ENA
en_ker_addr => kernel[5][1].ENA
en_ker_addr => kernel[5][2].ENA
en_ker_addr => kernel[5][3].ENA
en_ker_addr => kernel[5][4].ENA
en_ker_addr => kernel[4][0].ENA
en_ker_addr => kernel[4][1].ENA
en_ker_addr => kernel[4][2].ENA
en_ker_addr => kernel[4][3].ENA
en_ker_addr => kernel[4][4].ENA
en_ker_addr => kernel[3][0].ENA
en_ker_addr => kernel[3][1].ENA
en_ker_addr => kernel[3][2].ENA
en_ker_addr => kernel[3][3].ENA
en_ker_addr => kernel[3][4].ENA
en_ker_addr => kernel[2][0].ENA
en_ker_addr => kernel[2][1].ENA
en_ker_addr => kernel[2][2].ENA
en_ker_addr => kernel[2][3].ENA
en_ker_addr => kernel[2][4].ENA
en_ker_addr => kernel[1][0].ENA
en_ker_addr => kernel[1][1].ENA
en_ker_addr => kernel[1][2].ENA
en_ker_addr => kernel[1][3].ENA
en_ker_addr => kernel[1][4].ENA
en_ker_addr => kernel[0][0].ENA
en_ker_addr => kernel[0][1].ENA
en_ker_addr => kernel[0][2].ENA
en_ker_addr => kernel[0][3].ENA
en_ker_addr => kernel[0][4].ENA
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_ker_addr => kernel.OUTPUTSELECT
s_inc_sum => sumnine.OUTPUTSELECT
s_inc_sum => sumnine.OUTPUTSELECT
s_inc_sum => sumnine.OUTPUTSELECT
s_inc_sum => sumnine.OUTPUTSELECT
en_key => s_mus[0]~reg0.ENA
en_key => s_mus[1]~reg0.ENA
en_key => s_mus[2]~reg0.ENA
en_key => s_im[0]~reg0.ENA
en_key => s_im[1]~reg0.ENA
en_key => s_im[2]~reg0.ENA
en_key => s_ker[0]~reg0.ENA
en_key => s_ker[1]~reg0.ENA
en_key => s_ker[2]~reg0.ENA
s_key => s_ker.OUTPUTSELECT
s_key => s_ker.OUTPUTSELECT
s_key => s_im.OUTPUTSELECT
s_key => s_im.OUTPUTSELECT
s_key => s_im.OUTPUTSELECT
s_key => s_mus.OUTPUTSELECT
s_key => s_mus.OUTPUTSELECT
s_key => s_mus.OUTPUTSELECT
en_read_pix => pix_y_addr[0]~reg0.ENA
en_read_pix => pix_y_addr[1]~reg0.ENA
en_read_pix => pix_y_addr[2]~reg0.ENA
en_read_pix => pix_y_addr[3]~reg0.ENA
en_read_pix => pix_y_addr[4]~reg0.ENA
en_read_pix => pix_y_addr[5]~reg0.ENA
en_read_pix => pix_y_addr[6]~reg0.ENA
en_read_pix => pix_x_addr[0]~reg0.ENA
en_read_pix => pix_x_addr[1]~reg0.ENA
en_read_pix => pix_x_addr[2]~reg0.ENA
en_read_pix => pix_x_addr[3]~reg0.ENA
en_read_pix => pix_x_addr[4]~reg0.ENA
en_read_pix => pix_x_addr[5]~reg0.ENA
en_read_pix => pix_x_addr[6]~reg0.ENA
en_read_pix => pix_x_addr[7]~reg0.ENA
s_read_pix => pix_x_addr.OUTPUTSELECT
s_read_pix => pix_x_addr.OUTPUTSELECT
s_read_pix => pix_x_addr.OUTPUTSELECT
s_read_pix => pix_x_addr.OUTPUTSELECT
s_read_pix => pix_x_addr.OUTPUTSELECT
s_read_pix => pix_x_addr.OUTPUTSELECT
s_read_pix => pix_x_addr.OUTPUTSELECT
s_read_pix => pix_x_addr.OUTPUTSELECT
s_read_pix => pix_y_addr.OUTPUTSELECT
s_read_pix => pix_y_addr.OUTPUTSELECT
s_read_pix => pix_y_addr.OUTPUTSELECT
s_read_pix => pix_y_addr.OUTPUTSELECT
s_read_pix => pix_y_addr.OUTPUTSELECT
s_read_pix => pix_y_addr.OUTPUTSELECT
s_read_pix => pix_y_addr.OUTPUTSELECT
en_apply_ker => sumr[4].ENA
en_apply_ker => sumr[3].ENA
en_apply_ker => sumr[2].ENA
en_apply_ker => sumr[1].ENA
en_apply_ker => sumr[0].ENA
en_apply_ker => sumg[4].ENA
en_apply_ker => sumg[3].ENA
en_apply_ker => sumg[2].ENA
en_apply_ker => sumg[1].ENA
en_apply_ker => sumg[0].ENA
en_apply_ker => sumb[4].ENA
en_apply_ker => sumb[3].ENA
en_apply_ker => sumb[2].ENA
en_apply_ker => sumb[1].ENA
en_apply_ker => sumb[0].ENA
s_apply_ker => sumr.OUTPUTSELECT
s_apply_ker => sumr.OUTPUTSELECT
s_apply_ker => sumr.OUTPUTSELECT
s_apply_ker => sumr.OUTPUTSELECT
s_apply_ker => sumr.OUTPUTSELECT
s_apply_ker => sumg.OUTPUTSELECT
s_apply_ker => sumg.OUTPUTSELECT
s_apply_ker => sumg.OUTPUTSELECT
s_apply_ker => sumg.OUTPUTSELECT
s_apply_ker => sumg.OUTPUTSELECT
s_apply_ker => sumb.OUTPUTSELECT
s_apply_ker => sumb.OUTPUTSELECT
s_apply_ker => sumb.OUTPUTSELECT
s_apply_ker => sumb.OUTPUTSELECT
s_apply_ker => sumb.OUTPUTSELECT
en_load_nine => pixels[8][0].ENA
en_load_nine => pixels[8][1].ENA
en_load_nine => pixels[8][2].ENA
en_load_nine => pixels[7][0].ENA
en_load_nine => pixels[7][1].ENA
en_load_nine => pixels[7][2].ENA
en_load_nine => pixels[6][0].ENA
en_load_nine => pixels[6][1].ENA
en_load_nine => pixels[6][2].ENA
en_load_nine => pixels[5][0].ENA
en_load_nine => pixels[5][1].ENA
en_load_nine => pixels[5][2].ENA
en_load_nine => pixels[4][0].ENA
en_load_nine => pixels[4][1].ENA
en_load_nine => pixels[4][2].ENA
en_load_nine => pixels[3][0].ENA
en_load_nine => pixels[3][1].ENA
en_load_nine => pixels[3][2].ENA
en_load_nine => pixels[2][0].ENA
en_load_nine => pixels[2][1].ENA
en_load_nine => pixels[2][2].ENA
en_load_nine => pixels[1][0].ENA
en_load_nine => pixels[1][1].ENA
en_load_nine => pixels[1][2].ENA
en_load_nine => pixels[0][0].ENA
en_load_nine => pixels[0][1].ENA
en_load_nine => pixels[0][2].ENA
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_load_nine => pixels.OUTPUTSELECT
s_inc_ker => ker_addr.OUTPUTSELECT
s_inc_ker => ker_addr.OUTPUTSELECT
s_inc_ker => ker_addr.OUTPUTSELECT
s_inc_ker => ker_addr.OUTPUTSELECT
en_inc_ker => ker_addr[0]~reg0.ENA
en_inc_ker => ker_addr[1]~reg0.ENA
en_inc_ker => ker_addr[2]~reg0.ENA
en_inc_ker => ker_addr[3]~reg0.ENA
en_inc_nine => nine.OUTPUTSELECT
en_inc_nine => nine.OUTPUTSELECT
en_inc_nine => nine.OUTPUTSELECT
en_inc_nine => nine.OUTPUTSELECT
s_inc_nine => nine.OUTPUTSELECT
s_inc_nine => nine.OUTPUTSELECT
s_inc_nine => nine.OUTPUTSELECT
s_inc_nine => nine.OUTPUTSELECT
s_inc_pix => nine_y_addr.OUTPUTSELECT
s_inc_pix => nine_y_addr.OUTPUTSELECT
s_inc_pix => nine_y_addr.OUTPUTSELECT
s_inc_pix => nine_y_addr.OUTPUTSELECT
s_inc_pix => nine_y_addr.OUTPUTSELECT
s_inc_pix => nine_y_addr.OUTPUTSELECT
s_inc_pix => nine_y_addr.OUTPUTSELECT
s_inc_pix => nine_x_addr.OUTPUTSELECT
s_inc_pix => nine_x_addr.OUTPUTSELECT
s_inc_pix => nine_x_addr.OUTPUTSELECT
s_inc_pix => nine_x_addr.OUTPUTSELECT
s_inc_pix => nine_x_addr.OUTPUTSELECT
s_inc_pix => nine_x_addr.OUTPUTSELECT
s_inc_pix => nine_x_addr.OUTPUTSELECT
s_inc_pix => nine_x_addr.OUTPUTSELECT
en_inc_pix => nine_y_addr.OUTPUTSELECT
en_inc_pix => nine_y_addr.OUTPUTSELECT
en_inc_pix => nine_y_addr.OUTPUTSELECT
en_inc_pix => nine_y_addr.OUTPUTSELECT
en_inc_pix => nine_y_addr.OUTPUTSELECT
en_inc_pix => nine_y_addr.OUTPUTSELECT
en_inc_pix => nine_y_addr.OUTPUTSELECT
en_inc_pix => nine_x_addr.OUTPUTSELECT
en_inc_pix => nine_x_addr.OUTPUTSELECT
en_inc_pix => nine_x_addr.OUTPUTSELECT
en_inc_pix => nine_x_addr.OUTPUTSELECT
en_inc_pix => nine_x_addr.OUTPUTSELECT
en_inc_pix => nine_x_addr.OUTPUTSELECT
en_inc_pix => nine_x_addr.OUTPUTSELECT
en_inc_pix => nine_x_addr.OUTPUTSELECT
en_divide_ker => newpix[2]~reg0.ENA
en_divide_ker => newpix[1]~reg0.ENA
en_divide_ker => newpix[0]~reg0.ENA
en_divide_ker => we~reg0.ENA
s_divide_ker => newpix.OUTPUTSELECT
s_divide_ker => newpix.OUTPUTSELECT
s_divide_ker => newpix.OUTPUTSELECT
s_divide_ker => we~reg0.DATAIN
en_rst_nine => nine.OUTPUTSELECT
en_rst_nine => nine.OUTPUTSELECT
en_rst_nine => nine.OUTPUTSELECT
en_rst_nine => nine.OUTPUTSELECT
en_rst_inc_pix => nine_x_addr.OUTPUTSELECT
en_rst_inc_pix => nine_x_addr.OUTPUTSELECT
en_rst_inc_pix => nine_x_addr.OUTPUTSELECT
en_rst_inc_pix => nine_x_addr.OUTPUTSELECT
en_rst_inc_pix => nine_x_addr.OUTPUTSELECT
en_rst_inc_pix => nine_x_addr.OUTPUTSELECT
en_rst_inc_pix => nine_x_addr.OUTPUTSELECT
en_rst_inc_pix => nine_x_addr.OUTPUTSELECT
en_rst_inc_pix => nine_y_addr.OUTPUTSELECT
en_rst_inc_pix => nine_y_addr.OUTPUTSELECT
en_rst_inc_pix => nine_y_addr.OUTPUTSELECT
en_rst_inc_pix => nine_y_addr.OUTPUTSELECT
en_rst_inc_pix => nine_y_addr.OUTPUTSELECT
en_rst_inc_pix => nine_y_addr.OUTPUTSELECT
en_rst_inc_pix => nine_y_addr.OUTPUTSELECT
en_inc_sum => sumnine.OUTPUTSELECT
en_inc_sum => sumnine.OUTPUTSELECT
en_inc_sum => sumnine.OUTPUTSELECT
en_inc_sum => sumnine.OUTPUTSELECT
en_rst_sumnine => sumnine.OUTPUTSELECT
en_rst_sumnine => sumnine.OUTPUTSELECT
en_rst_sumnine => sumnine.OUTPUTSELECT
en_rst_sumnine => sumnine.OUTPUTSELECT
ker_final_addr <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
pix_final_addr <= pix_final_addr.DB_MAX_OUTPUT_PORT_TYPE
nine_flag <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ker_addr[0] <= ker_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ker_addr[1] <= ker_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ker_addr[2] <= ker_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ker_addr[3] <= ker_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_val[0] <= <GND>
pix_val[1] <= <GND>
pix_val[2] <= <GND>
nine_x_addr[0] <= nine_x_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_x_addr[1] <= nine_x_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_x_addr[2] <= nine_x_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_x_addr[3] <= nine_x_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_x_addr[4] <= nine_x_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_x_addr[5] <= nine_x_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_x_addr[6] <= nine_x_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_x_addr[7] <= nine_x_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_y_addr[0] <= nine_y_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_y_addr[1] <= nine_y_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_y_addr[2] <= nine_y_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_y_addr[3] <= nine_y_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_y_addr[4] <= nine_y_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_y_addr[5] <= nine_y_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nine_y_addr[6] <= nine_y_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
conv_pix[0] <= <GND>
conv_pix[1] <= <GND>
conv_pix[2] <= <GND>
s_im[0] <= s_im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_im[1] <= s_im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_im[2] <= s_im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_mus[0] <= s_mus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_mus[1] <= s_mus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_mus[2] <= s_mus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum_flag <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
s_ker[0] <= s_ker[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_ker[1] <= s_ker[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_ker[2] <= s_ker[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newpix[0] <= newpix[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newpix[1] <= newpix[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
newpix[2] <= newpix[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_x_addr[0] <= pix_x_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_x_addr[1] <= pix_x_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_x_addr[2] <= pix_x_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_x_addr[3] <= pix_x_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_x_addr[4] <= pix_x_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_x_addr[5] <= pix_x_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_x_addr[6] <= pix_x_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_x_addr[7] <= pix_x_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_y_addr[0] <= pix_y_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_y_addr[1] <= pix_y_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_y_addr[2] <= pix_y_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_y_addr[3] <= pix_y_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_y_addr[4] <= pix_y_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_y_addr[5] <= pix_y_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_y_addr[6] <= pix_y_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we <= we~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|audio_player:audio_player
clk => clk.IN5
rst => rst.IN2
s_mus[0] => Mux0.IN2
s_mus[0] => Mux1.IN2
s_mus[0] => Mux2.IN2
s_mus[0] => Mux3.IN2
s_mus[0] => Mux4.IN2
s_mus[0] => Mux5.IN2
s_mus[0] => Mux6.IN2
s_mus[0] => Mux7.IN2
s_mus[0] => Mux8.IN2
s_mus[0] => Mux9.IN2
s_mus[0] => Mux10.IN2
s_mus[0] => Mux11.IN2
s_mus[0] => Mux12.IN2
s_mus[0] => Mux13.IN2
s_mus[0] => Mux14.IN2
s_mus[0] => Mux15.IN2
s_mus[0] => Mux16.IN2
s_mus[0] => Mux17.IN2
s_mus[0] => Mux18.IN2
s_mus[0] => Mux19.IN2
s_mus[1] => Mux0.IN1
s_mus[1] => Mux1.IN1
s_mus[1] => Mux2.IN1
s_mus[1] => Mux3.IN1
s_mus[1] => Mux4.IN1
s_mus[1] => Mux5.IN1
s_mus[1] => Mux6.IN1
s_mus[1] => Mux7.IN1
s_mus[1] => Mux8.IN1
s_mus[1] => Mux9.IN1
s_mus[1] => Mux10.IN1
s_mus[1] => Mux11.IN1
s_mus[1] => Mux12.IN1
s_mus[1] => Mux13.IN1
s_mus[1] => Mux14.IN1
s_mus[1] => Mux15.IN1
s_mus[1] => Mux16.IN1
s_mus[1] => Mux17.IN1
s_mus[1] => Mux18.IN1
s_mus[1] => Mux19.IN1
s_mus[2] => Mux0.IN0
s_mus[2] => Mux1.IN0
s_mus[2] => Mux2.IN0
s_mus[2] => Mux3.IN0
s_mus[2] => Mux4.IN0
s_mus[2] => Mux5.IN0
s_mus[2] => Mux6.IN0
s_mus[2] => Mux7.IN0
s_mus[2] => Mux8.IN0
s_mus[2] => Mux9.IN0
s_mus[2] => Mux10.IN0
s_mus[2] => Mux11.IN0
s_mus[2] => Mux12.IN0
s_mus[2] => Mux13.IN0
s_mus[2] => Mux14.IN0
s_mus[2] => Mux15.IN0
s_mus[2] => Mux16.IN0
s_mus[2] => Mux17.IN0
s_mus[2] => Mux18.IN0
s_mus[2] => Mux19.IN0
note[0] <= note[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[1] <= note[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[2] <= note[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[3] <= note[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[4] <= note[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[5] <= note[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[6] <= note[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[7] <= note[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[8] <= note[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[9] <= note[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[10] <= note[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[11] <= note[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[12] <= note[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[13] <= note[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[14] <= note[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[15] <= note[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[16] <= note[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[17] <= note[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[18] <= note[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
note[19] <= note[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|audio_player:audio_player|audio_time:timer
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
rst => always0.IN1
t <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|audio_player:audio_player|audio_counter:count
clk => addr[0]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[4]~reg0.CLK
rst => addr.OUTPUTSELECT
rst => addr.OUTPUTSELECT
rst => addr.OUTPUTSELECT
rst => addr.OUTPUTSELECT
rst => addr.OUTPUTSELECT
t => addr.OUTPUTSELECT
t => addr.OUTPUTSELECT
t => addr.OUTPUTSELECT
t => addr.OUTPUTSELECT
t => addr.OUTPUTSELECT
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|audio_player:audio_player|music1:music1
addr[0] => memarray.RADDR
addr[1] => memarray.RADDR1
addr[2] => memarray.RADDR2
addr[3] => memarray.RADDR3
addr[4] => memarray.RADDR4
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|audio_player:audio_player|music2:music2
addr[0] => memarray.RADDR
addr[1] => memarray.RADDR1
addr[2] => memarray.RADDR2
addr[3] => memarray.RADDR3
addr[4] => memarray.RADDR4
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|audio_player:audio_player|music3:music3
addr[0] => memarray.RADDR
addr[1] => memarray.RADDR1
addr[2] => memarray.RADDR2
addr[3] => memarray.RADDR3
addr[4] => memarray.RADDR4
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|rom1:rom1
clk_proc => dout_proc[0]~reg0.CLK
clk_proc => dout_proc[1]~reg0.CLK
clk_proc => dout_proc[2]~reg0.CLK
clk_vga => dout_vga[0]~reg0.CLK
clk_vga => dout_vga[1]~reg0.CLK
clk_vga => dout_vga[2]~reg0.CLK
x_vga[0] => mem.RADDR
x_vga[1] => mem.RADDR1
x_vga[2] => mem.RADDR2
x_vga[3] => mem.RADDR3
x_vga[4] => mem.RADDR4
x_vga[5] => Add1.IN18
x_vga[6] => Add1.IN17
x_vga[7] => Add1.IN16
y_vga[0] => Add0.IN14
y_vga[0] => Add1.IN20
y_vga[1] => Add0.IN13
y_vga[1] => Add1.IN19
y_vga[2] => Add0.IN11
y_vga[2] => Add0.IN12
y_vga[3] => Add0.IN9
y_vga[3] => Add0.IN10
y_vga[4] => Add0.IN7
y_vga[4] => Add0.IN8
y_vga[5] => Add0.IN5
y_vga[5] => Add0.IN6
y_vga[6] => Add0.IN3
y_vga[6] => Add0.IN4
x_proc[0] => mem.PORTBRADDR
x_proc[1] => mem.PORTBRADDR1
x_proc[2] => mem.PORTBRADDR2
x_proc[3] => mem.PORTBRADDR3
x_proc[4] => mem.PORTBRADDR4
x_proc[5] => Add3.IN18
x_proc[6] => Add3.IN17
x_proc[7] => Add3.IN16
y_proc[0] => Add2.IN14
y_proc[0] => Add3.IN20
y_proc[1] => Add2.IN13
y_proc[1] => Add3.IN19
y_proc[2] => Add2.IN11
y_proc[2] => Add2.IN12
y_proc[3] => Add2.IN9
y_proc[3] => Add2.IN10
y_proc[4] => Add2.IN7
y_proc[4] => Add2.IN8
y_proc[5] => Add2.IN5
y_proc[5] => Add2.IN6
y_proc[6] => Add2.IN3
y_proc[6] => Add2.IN4
dout_vga[0] <= dout_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[1] <= dout_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[2] <= dout_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[0] <= dout_proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[1] <= dout_proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[2] <= dout_proc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|ram1:ram1
we => ram.we_a.DATAIN
we => ram.WE
clk_vga => dout_vga[0]~reg0.CLK
clk_vga => dout_vga[1]~reg0.CLK
clk_vga => dout_vga[2]~reg0.CLK
clk_proc => ram.we_a.CLK
clk_proc => ram.waddr_a[14].CLK
clk_proc => ram.waddr_a[13].CLK
clk_proc => ram.waddr_a[12].CLK
clk_proc => ram.waddr_a[11].CLK
clk_proc => ram.waddr_a[10].CLK
clk_proc => ram.waddr_a[9].CLK
clk_proc => ram.waddr_a[8].CLK
clk_proc => ram.waddr_a[7].CLK
clk_proc => ram.waddr_a[6].CLK
clk_proc => ram.waddr_a[5].CLK
clk_proc => ram.waddr_a[4].CLK
clk_proc => ram.waddr_a[3].CLK
clk_proc => ram.waddr_a[2].CLK
clk_proc => ram.waddr_a[1].CLK
clk_proc => ram.waddr_a[0].CLK
clk_proc => ram.data_a[2].CLK
clk_proc => ram.data_a[1].CLK
clk_proc => ram.data_a[0].CLK
clk_proc => dout_proc[0]~reg0.CLK
clk_proc => dout_proc[1]~reg0.CLK
clk_proc => dout_proc[2]~reg0.CLK
clk_proc => ram.CLK0
x_proc[0] => ram.waddr_a[0].DATAIN
x_proc[0] => ram.WADDR
x_proc[0] => ram.RADDR
x_proc[1] => ram.waddr_a[1].DATAIN
x_proc[1] => ram.WADDR1
x_proc[1] => ram.RADDR1
x_proc[2] => ram.waddr_a[2].DATAIN
x_proc[2] => ram.WADDR2
x_proc[2] => ram.RADDR2
x_proc[3] => ram.waddr_a[3].DATAIN
x_proc[3] => ram.WADDR3
x_proc[3] => ram.RADDR3
x_proc[4] => ram.waddr_a[4].DATAIN
x_proc[4] => ram.WADDR4
x_proc[4] => ram.RADDR4
x_proc[5] => Add1.IN18
x_proc[6] => Add1.IN17
x_proc[7] => Add1.IN16
y_proc[0] => Add0.IN14
y_proc[0] => Add1.IN20
y_proc[1] => Add0.IN13
y_proc[1] => Add1.IN19
y_proc[2] => Add0.IN11
y_proc[2] => Add0.IN12
y_proc[3] => Add0.IN9
y_proc[3] => Add0.IN10
y_proc[4] => Add0.IN7
y_proc[4] => Add0.IN8
y_proc[5] => Add0.IN5
y_proc[5] => Add0.IN6
y_proc[6] => Add0.IN3
y_proc[6] => Add0.IN4
x_vga[0] => ram.PORTBRADDR
x_vga[1] => ram.PORTBRADDR1
x_vga[2] => ram.PORTBRADDR2
x_vga[3] => ram.PORTBRADDR3
x_vga[4] => ram.PORTBRADDR4
x_vga[5] => Add3.IN18
x_vga[6] => Add3.IN17
x_vga[7] => Add3.IN16
y_vga[0] => Add2.IN14
y_vga[0] => Add3.IN20
y_vga[1] => Add2.IN13
y_vga[1] => Add3.IN19
y_vga[2] => Add2.IN11
y_vga[2] => Add2.IN12
y_vga[3] => Add2.IN9
y_vga[3] => Add2.IN10
y_vga[4] => Add2.IN7
y_vga[4] => Add2.IN8
y_vga[5] => Add2.IN5
y_vga[5] => Add2.IN6
y_vga[6] => Add2.IN3
y_vga[6] => Add2.IN4
din[0] => ram.data_a[0].DATAIN
din[0] => ram.DATAIN
din[1] => ram.data_a[1].DATAIN
din[1] => ram.DATAIN1
din[2] => ram.data_a[2].DATAIN
din[2] => ram.DATAIN2
dout_proc[0] <= dout_proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[1] <= dout_proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[2] <= dout_proc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[0] <= dout_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[1] <= dout_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[2] <= dout_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|rom2:rom2
clk_proc => dout_proc[0]~reg0.CLK
clk_proc => dout_proc[1]~reg0.CLK
clk_proc => dout_proc[2]~reg0.CLK
clk_vga => dout_vga[0]~reg0.CLK
clk_vga => dout_vga[1]~reg0.CLK
clk_vga => dout_vga[2]~reg0.CLK
x_vga[0] => mem.RADDR
x_vga[1] => mem.RADDR1
x_vga[2] => mem.RADDR2
x_vga[3] => mem.RADDR3
x_vga[4] => mem.RADDR4
x_vga[5] => Add1.IN18
x_vga[6] => Add1.IN17
x_vga[7] => Add1.IN16
y_vga[0] => Add0.IN14
y_vga[0] => Add1.IN20
y_vga[1] => Add0.IN13
y_vga[1] => Add1.IN19
y_vga[2] => Add0.IN11
y_vga[2] => Add0.IN12
y_vga[3] => Add0.IN9
y_vga[3] => Add0.IN10
y_vga[4] => Add0.IN7
y_vga[4] => Add0.IN8
y_vga[5] => Add0.IN5
y_vga[5] => Add0.IN6
y_vga[6] => Add0.IN3
y_vga[6] => Add0.IN4
x_proc[0] => mem.PORTBRADDR
x_proc[1] => mem.PORTBRADDR1
x_proc[2] => mem.PORTBRADDR2
x_proc[3] => mem.PORTBRADDR3
x_proc[4] => mem.PORTBRADDR4
x_proc[5] => Add3.IN18
x_proc[6] => Add3.IN17
x_proc[7] => Add3.IN16
y_proc[0] => Add2.IN14
y_proc[0] => Add3.IN20
y_proc[1] => Add2.IN13
y_proc[1] => Add3.IN19
y_proc[2] => Add2.IN11
y_proc[2] => Add2.IN12
y_proc[3] => Add2.IN9
y_proc[3] => Add2.IN10
y_proc[4] => Add2.IN7
y_proc[4] => Add2.IN8
y_proc[5] => Add2.IN5
y_proc[5] => Add2.IN6
y_proc[6] => Add2.IN3
y_proc[6] => Add2.IN4
dout_vga[0] <= dout_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[1] <= dout_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[2] <= dout_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[0] <= dout_proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[1] <= dout_proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[2] <= dout_proc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|rom3:rom3
clk_proc => dout_proc[0]~reg0.CLK
clk_proc => dout_proc[1]~reg0.CLK
clk_proc => dout_proc[2]~reg0.CLK
clk_vga => dout_vga[0]~reg0.CLK
clk_vga => dout_vga[1]~reg0.CLK
clk_vga => dout_vga[2]~reg0.CLK
x_vga[0] => mem.RADDR
x_vga[1] => mem.RADDR1
x_vga[2] => mem.RADDR2
x_vga[3] => mem.RADDR3
x_vga[4] => mem.RADDR4
x_vga[5] => Add1.IN18
x_vga[6] => Add1.IN17
x_vga[7] => Add1.IN16
y_vga[0] => Add0.IN14
y_vga[0] => Add1.IN20
y_vga[1] => Add0.IN13
y_vga[1] => Add1.IN19
y_vga[2] => Add0.IN11
y_vga[2] => Add0.IN12
y_vga[3] => Add0.IN9
y_vga[3] => Add0.IN10
y_vga[4] => Add0.IN7
y_vga[4] => Add0.IN8
y_vga[5] => Add0.IN5
y_vga[5] => Add0.IN6
y_vga[6] => Add0.IN3
y_vga[6] => Add0.IN4
x_proc[0] => mem.PORTBRADDR
x_proc[1] => mem.PORTBRADDR1
x_proc[2] => mem.PORTBRADDR2
x_proc[3] => mem.PORTBRADDR3
x_proc[4] => mem.PORTBRADDR4
x_proc[5] => Add3.IN18
x_proc[6] => Add3.IN17
x_proc[7] => Add3.IN16
y_proc[0] => Add2.IN14
y_proc[0] => Add3.IN20
y_proc[1] => Add2.IN13
y_proc[1] => Add3.IN19
y_proc[2] => Add2.IN11
y_proc[2] => Add2.IN12
y_proc[3] => Add2.IN9
y_proc[3] => Add2.IN10
y_proc[4] => Add2.IN7
y_proc[4] => Add2.IN8
y_proc[5] => Add2.IN5
y_proc[5] => Add2.IN6
y_proc[6] => Add2.IN3
y_proc[6] => Add2.IN4
dout_vga[0] <= dout_vga[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[1] <= dout_vga[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vga[2] <= dout_vga[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[0] <= dout_proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[1] <= dout_proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_proc[2] <= dout_proc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|ker1:ker1
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
addr[0] => mem_array.RADDR
addr[1] => mem_array.RADDR1
addr[2] => mem_array.RADDR2
addr[3] => mem_array.RADDR3
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|ker2:ker2
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
addr[0] => mem_array.RADDR
addr[1] => mem_array.RADDR1
addr[2] => mem_array.RADDR2
addr[3] => mem_array.RADDR3
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|system:system|ker3:ker3
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
addr[0] => mem_array.RADDR
addr[1] => mem_array.RADDR1
addr[2] => mem_array.RADDR2
addr[3] => mem_array.RADDR3
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|PS2_Controller:pS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|system_de2|PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|keycode_recognizer:key
clk => make~reg0.CLK
clk => ext~reg0.CLK
clk => keycode[0]~reg0.CLK
clk => keycode[1]~reg0.CLK
clk => keycode[2]~reg0.CLK
clk => keycode[3]~reg0.CLK
clk => keycode[4]~reg0.CLK
clk => keycode[5]~reg0.CLK
clk => keycode[6]~reg0.CLK
clk => keycode[7]~reg0.CLK
clk => keycode_ready~reg0.CLK
clk => state~1.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
ps2_key_en => next_state.S_F0XX.DATAB
ps2_key_en => next_state.S_E0F0XX.DATAB
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => Selector0.IN2
ps2_key_en => Selector1.IN1
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => next_state.OUTPUTSELECT
ps2_key_en => Selector2.IN1
ps2_key_en => Selector3.IN1
ps2_key_data[0] => keycode_d[0].DATAA
ps2_key_data[0] => Equal0.IN7
ps2_key_data[0] => Equal1.IN7
ps2_key_data[1] => keycode_d[1].DATAA
ps2_key_data[1] => Equal0.IN6
ps2_key_data[1] => Equal1.IN6
ps2_key_data[2] => keycode_d[2].DATAA
ps2_key_data[2] => Equal0.IN5
ps2_key_data[2] => Equal1.IN5
ps2_key_data[3] => keycode_d[3].DATAA
ps2_key_data[3] => Equal0.IN4
ps2_key_data[3] => Equal1.IN4
ps2_key_data[4] => keycode_d[4].DATAA
ps2_key_data[4] => Equal0.IN3
ps2_key_data[4] => Equal1.IN3
ps2_key_data[5] => keycode_d[5].DATAA
ps2_key_data[5] => Equal0.IN2
ps2_key_data[5] => Equal1.IN2
ps2_key_data[6] => keycode_d[6].DATAA
ps2_key_data[6] => Equal0.IN1
ps2_key_data[6] => Equal1.IN1
ps2_key_data[7] => keycode_d[7].DATAA
ps2_key_data[7] => Equal0.IN0
ps2_key_data[7] => Equal1.IN0
keycode[0] <= keycode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= keycode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= keycode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= keycode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[4] <= keycode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[5] <= keycode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[6] <= keycode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[7] <= keycode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext <= ext~reg0.DB_MAX_OUTPUT_PORT_TYPE
make <= make~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_ready <= keycode_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|vga_xy_controller:vga_xy_controller
CLOCK_50 => VGA_CLK~reg0.CLK
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
color[0] => VGA_B[0].DATAIN
color[0] => VGA_B[9].DATAIN
color[0] => VGA_B[8].DATAIN
color[0] => VGA_B[7].DATAIN
color[0] => VGA_B[6].DATAIN
color[0] => VGA_B[5].DATAIN
color[0] => VGA_B[4].DATAIN
color[0] => VGA_B[3].DATAIN
color[0] => VGA_B[2].DATAIN
color[0] => VGA_B[1].DATAIN
color[1] => VGA_G[0].DATAIN
color[1] => VGA_G[9].DATAIN
color[1] => VGA_G[8].DATAIN
color[1] => VGA_G[7].DATAIN
color[1] => VGA_G[6].DATAIN
color[1] => VGA_G[5].DATAIN
color[1] => VGA_G[4].DATAIN
color[1] => VGA_G[3].DATAIN
color[1] => VGA_G[2].DATAIN
color[1] => VGA_G[1].DATAIN
color[2] => VGA_R[0].DATAIN
color[2] => VGA_R[9].DATAIN
color[2] => VGA_R[8].DATAIN
color[2] => VGA_R[7].DATAIN
color[2] => VGA_R[6].DATAIN
color[2] => VGA_R[5].DATAIN
color[2] => VGA_R[4].DATAIN
color[2] => VGA_R[3].DATAIN
color[2] => VGA_R[2].DATAIN
color[2] => VGA_R[1].DATAIN
x[0] <= xCounter[2].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= xCounter[3].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= xCounter[4].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= xCounter[5].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= xCounter[6].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= xCounter[7].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= xCounter[8].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= xCounter[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= yCounter[2].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= yCounter[3].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= yCounter[4].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= yCounter[5].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= yCounter[6].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= yCounter[7].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= yCounter[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= color[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= color[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= color[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= VGA_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|square_wave_osc:osc
CLOCK_50 => phase.CLK
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
CLOCK_50 => HALF_WAVELENGTH[0].CLK
CLOCK_50 => HALF_WAVELENGTH[1].CLK
CLOCK_50 => HALF_WAVELENGTH[2].CLK
CLOCK_50 => HALF_WAVELENGTH[3].CLK
CLOCK_50 => HALF_WAVELENGTH[4].CLK
CLOCK_50 => HALF_WAVELENGTH[5].CLK
CLOCK_50 => HALF_WAVELENGTH[6].CLK
CLOCK_50 => HALF_WAVELENGTH[7].CLK
CLOCK_50 => HALF_WAVELENGTH[8].CLK
CLOCK_50 => HALF_WAVELENGTH[9].CLK
CLOCK_50 => HALF_WAVELENGTH[10].CLK
CLOCK_50 => HALF_WAVELENGTH[11].CLK
CLOCK_50 => HALF_WAVELENGTH[12].CLK
CLOCK_50 => HALF_WAVELENGTH[13].CLK
CLOCK_50 => HALF_WAVELENGTH[14].CLK
CLOCK_50 => HALF_WAVELENGTH[15].CLK
CLOCK_50 => HALF_WAVELENGTH[16].CLK
CLOCK_50 => HALF_WAVELENGTH[17].CLK
CLOCK_50 => HALF_WAVELENGTH[18].CLK
CLOCK_50 => HALF_WAVELENGTH[19].CLK
music[0] => HALF_WAVELENGTH[0].DATAIN
music[1] => HALF_WAVELENGTH[1].DATAIN
music[2] => HALF_WAVELENGTH[2].DATAIN
music[3] => HALF_WAVELENGTH[3].DATAIN
music[4] => HALF_WAVELENGTH[4].DATAIN
music[5] => HALF_WAVELENGTH[5].DATAIN
music[6] => HALF_WAVELENGTH[6].DATAIN
music[7] => HALF_WAVELENGTH[7].DATAIN
music[8] => HALF_WAVELENGTH[8].DATAIN
music[9] => HALF_WAVELENGTH[9].DATAIN
music[10] => HALF_WAVELENGTH[10].DATAIN
music[11] => HALF_WAVELENGTH[11].DATAIN
music[12] => HALF_WAVELENGTH[12].DATAIN
music[13] => HALF_WAVELENGTH[13].DATAIN
music[14] => HALF_WAVELENGTH[14].DATAIN
music[15] => HALF_WAVELENGTH[15].DATAIN
music[16] => HALF_WAVELENGTH[16].DATAIN
music[17] => HALF_WAVELENGTH[17].DATAIN
music[18] => HALF_WAVELENGTH[18].DATAIN
music[19] => HALF_WAVELENGTH[19].DATAIN
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => phase.OUTPUTSELECT
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <VCC>
out[8] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= phase.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= phase.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_n441:auto_generated.data[0]
data[1] => scfifo_n441:auto_generated.data[1]
data[2] => scfifo_n441:auto_generated.data[2]
data[3] => scfifo_n441:auto_generated.data[3]
data[4] => scfifo_n441:auto_generated.data[4]
data[5] => scfifo_n441:auto_generated.data[5]
data[6] => scfifo_n441:auto_generated.data[6]
data[7] => scfifo_n441:auto_generated.data[7]
data[8] => scfifo_n441:auto_generated.data[8]
data[9] => scfifo_n441:auto_generated.data[9]
data[10] => scfifo_n441:auto_generated.data[10]
data[11] => scfifo_n441:auto_generated.data[11]
data[12] => scfifo_n441:auto_generated.data[12]
data[13] => scfifo_n441:auto_generated.data[13]
data[14] => scfifo_n441:auto_generated.data[14]
data[15] => scfifo_n441:auto_generated.data[15]
data[16] => scfifo_n441:auto_generated.data[16]
data[17] => scfifo_n441:auto_generated.data[17]
data[18] => scfifo_n441:auto_generated.data[18]
data[19] => scfifo_n441:auto_generated.data[19]
data[20] => scfifo_n441:auto_generated.data[20]
data[21] => scfifo_n441:auto_generated.data[21]
data[22] => scfifo_n441:auto_generated.data[22]
data[23] => scfifo_n441:auto_generated.data[23]
data[24] => scfifo_n441:auto_generated.data[24]
data[25] => scfifo_n441:auto_generated.data[25]
data[26] => scfifo_n441:auto_generated.data[26]
data[27] => scfifo_n441:auto_generated.data[27]
data[28] => scfifo_n441:auto_generated.data[28]
data[29] => scfifo_n441:auto_generated.data[29]
data[30] => scfifo_n441:auto_generated.data[30]
data[31] => scfifo_n441:auto_generated.data[31]
q[0] <= scfifo_n441:auto_generated.q[0]
q[1] <= scfifo_n441:auto_generated.q[1]
q[2] <= scfifo_n441:auto_generated.q[2]
q[3] <= scfifo_n441:auto_generated.q[3]
q[4] <= scfifo_n441:auto_generated.q[4]
q[5] <= scfifo_n441:auto_generated.q[5]
q[6] <= scfifo_n441:auto_generated.q[6]
q[7] <= scfifo_n441:auto_generated.q[7]
q[8] <= scfifo_n441:auto_generated.q[8]
q[9] <= scfifo_n441:auto_generated.q[9]
q[10] <= scfifo_n441:auto_generated.q[10]
q[11] <= scfifo_n441:auto_generated.q[11]
q[12] <= scfifo_n441:auto_generated.q[12]
q[13] <= scfifo_n441:auto_generated.q[13]
q[14] <= scfifo_n441:auto_generated.q[14]
q[15] <= scfifo_n441:auto_generated.q[15]
q[16] <= scfifo_n441:auto_generated.q[16]
q[17] <= scfifo_n441:auto_generated.q[17]
q[18] <= scfifo_n441:auto_generated.q[18]
q[19] <= scfifo_n441:auto_generated.q[19]
q[20] <= scfifo_n441:auto_generated.q[20]
q[21] <= scfifo_n441:auto_generated.q[21]
q[22] <= scfifo_n441:auto_generated.q[22]
q[23] <= scfifo_n441:auto_generated.q[23]
q[24] <= scfifo_n441:auto_generated.q[24]
q[25] <= scfifo_n441:auto_generated.q[25]
q[26] <= scfifo_n441:auto_generated.q[26]
q[27] <= scfifo_n441:auto_generated.q[27]
q[28] <= scfifo_n441:auto_generated.q[28]
q[29] <= scfifo_n441:auto_generated.q[29]
q[30] <= scfifo_n441:auto_generated.q[30]
q[31] <= scfifo_n441:auto_generated.q[31]
wrreq => scfifo_n441:auto_generated.wrreq
rdreq => scfifo_n441:auto_generated.rdreq
clock => scfifo_n441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_n441:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_n441:auto_generated.empty
full <= scfifo_n441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_n441:auto_generated.usedw[0]
usedw[1] <= scfifo_n441:auto_generated.usedw[1]
usedw[2] <= scfifo_n441:auto_generated.usedw[2]
usedw[3] <= scfifo_n441:auto_generated.usedw[3]
usedw[4] <= scfifo_n441:auto_generated.usedw[4]
usedw[5] <= scfifo_n441:auto_generated.usedw[5]
usedw[6] <= scfifo_n441:auto_generated.usedw[6]


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated
clock => a_dpfifo_as31:dpfifo.clock
data[0] => a_dpfifo_as31:dpfifo.data[0]
data[1] => a_dpfifo_as31:dpfifo.data[1]
data[2] => a_dpfifo_as31:dpfifo.data[2]
data[3] => a_dpfifo_as31:dpfifo.data[3]
data[4] => a_dpfifo_as31:dpfifo.data[4]
data[5] => a_dpfifo_as31:dpfifo.data[5]
data[6] => a_dpfifo_as31:dpfifo.data[6]
data[7] => a_dpfifo_as31:dpfifo.data[7]
data[8] => a_dpfifo_as31:dpfifo.data[8]
data[9] => a_dpfifo_as31:dpfifo.data[9]
data[10] => a_dpfifo_as31:dpfifo.data[10]
data[11] => a_dpfifo_as31:dpfifo.data[11]
data[12] => a_dpfifo_as31:dpfifo.data[12]
data[13] => a_dpfifo_as31:dpfifo.data[13]
data[14] => a_dpfifo_as31:dpfifo.data[14]
data[15] => a_dpfifo_as31:dpfifo.data[15]
data[16] => a_dpfifo_as31:dpfifo.data[16]
data[17] => a_dpfifo_as31:dpfifo.data[17]
data[18] => a_dpfifo_as31:dpfifo.data[18]
data[19] => a_dpfifo_as31:dpfifo.data[19]
data[20] => a_dpfifo_as31:dpfifo.data[20]
data[21] => a_dpfifo_as31:dpfifo.data[21]
data[22] => a_dpfifo_as31:dpfifo.data[22]
data[23] => a_dpfifo_as31:dpfifo.data[23]
data[24] => a_dpfifo_as31:dpfifo.data[24]
data[25] => a_dpfifo_as31:dpfifo.data[25]
data[26] => a_dpfifo_as31:dpfifo.data[26]
data[27] => a_dpfifo_as31:dpfifo.data[27]
data[28] => a_dpfifo_as31:dpfifo.data[28]
data[29] => a_dpfifo_as31:dpfifo.data[29]
data[30] => a_dpfifo_as31:dpfifo.data[30]
data[31] => a_dpfifo_as31:dpfifo.data[31]
empty <= a_dpfifo_as31:dpfifo.empty
full <= a_dpfifo_as31:dpfifo.full
q[0] <= a_dpfifo_as31:dpfifo.q[0]
q[1] <= a_dpfifo_as31:dpfifo.q[1]
q[2] <= a_dpfifo_as31:dpfifo.q[2]
q[3] <= a_dpfifo_as31:dpfifo.q[3]
q[4] <= a_dpfifo_as31:dpfifo.q[4]
q[5] <= a_dpfifo_as31:dpfifo.q[5]
q[6] <= a_dpfifo_as31:dpfifo.q[6]
q[7] <= a_dpfifo_as31:dpfifo.q[7]
q[8] <= a_dpfifo_as31:dpfifo.q[8]
q[9] <= a_dpfifo_as31:dpfifo.q[9]
q[10] <= a_dpfifo_as31:dpfifo.q[10]
q[11] <= a_dpfifo_as31:dpfifo.q[11]
q[12] <= a_dpfifo_as31:dpfifo.q[12]
q[13] <= a_dpfifo_as31:dpfifo.q[13]
q[14] <= a_dpfifo_as31:dpfifo.q[14]
q[15] <= a_dpfifo_as31:dpfifo.q[15]
q[16] <= a_dpfifo_as31:dpfifo.q[16]
q[17] <= a_dpfifo_as31:dpfifo.q[17]
q[18] <= a_dpfifo_as31:dpfifo.q[18]
q[19] <= a_dpfifo_as31:dpfifo.q[19]
q[20] <= a_dpfifo_as31:dpfifo.q[20]
q[21] <= a_dpfifo_as31:dpfifo.q[21]
q[22] <= a_dpfifo_as31:dpfifo.q[22]
q[23] <= a_dpfifo_as31:dpfifo.q[23]
q[24] <= a_dpfifo_as31:dpfifo.q[24]
q[25] <= a_dpfifo_as31:dpfifo.q[25]
q[26] <= a_dpfifo_as31:dpfifo.q[26]
q[27] <= a_dpfifo_as31:dpfifo.q[27]
q[28] <= a_dpfifo_as31:dpfifo.q[28]
q[29] <= a_dpfifo_as31:dpfifo.q[29]
q[30] <= a_dpfifo_as31:dpfifo.q[30]
q[31] <= a_dpfifo_as31:dpfifo.q[31]
rdreq => a_dpfifo_as31:dpfifo.rreq
sclr => a_dpfifo_as31:dpfifo.sclr
usedw[0] <= a_dpfifo_as31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_as31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_as31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_as31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_as31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_as31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_as31:dpfifo.usedw[6]
wrreq => a_dpfifo_as31:dpfifo.wreq


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo
clock => altsyncram_7tb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_7tb1:FIFOram.data_a[0]
data[1] => altsyncram_7tb1:FIFOram.data_a[1]
data[2] => altsyncram_7tb1:FIFOram.data_a[2]
data[3] => altsyncram_7tb1:FIFOram.data_a[3]
data[4] => altsyncram_7tb1:FIFOram.data_a[4]
data[5] => altsyncram_7tb1:FIFOram.data_a[5]
data[6] => altsyncram_7tb1:FIFOram.data_a[6]
data[7] => altsyncram_7tb1:FIFOram.data_a[7]
data[8] => altsyncram_7tb1:FIFOram.data_a[8]
data[9] => altsyncram_7tb1:FIFOram.data_a[9]
data[10] => altsyncram_7tb1:FIFOram.data_a[10]
data[11] => altsyncram_7tb1:FIFOram.data_a[11]
data[12] => altsyncram_7tb1:FIFOram.data_a[12]
data[13] => altsyncram_7tb1:FIFOram.data_a[13]
data[14] => altsyncram_7tb1:FIFOram.data_a[14]
data[15] => altsyncram_7tb1:FIFOram.data_a[15]
data[16] => altsyncram_7tb1:FIFOram.data_a[16]
data[17] => altsyncram_7tb1:FIFOram.data_a[17]
data[18] => altsyncram_7tb1:FIFOram.data_a[18]
data[19] => altsyncram_7tb1:FIFOram.data_a[19]
data[20] => altsyncram_7tb1:FIFOram.data_a[20]
data[21] => altsyncram_7tb1:FIFOram.data_a[21]
data[22] => altsyncram_7tb1:FIFOram.data_a[22]
data[23] => altsyncram_7tb1:FIFOram.data_a[23]
data[24] => altsyncram_7tb1:FIFOram.data_a[24]
data[25] => altsyncram_7tb1:FIFOram.data_a[25]
data[26] => altsyncram_7tb1:FIFOram.data_a[26]
data[27] => altsyncram_7tb1:FIFOram.data_a[27]
data[28] => altsyncram_7tb1:FIFOram.data_a[28]
data[29] => altsyncram_7tb1:FIFOram.data_a[29]
data[30] => altsyncram_7tb1:FIFOram.data_a[30]
data[31] => altsyncram_7tb1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_7tb1:FIFOram.q_b[0]
q[1] <= altsyncram_7tb1:FIFOram.q_b[1]
q[2] <= altsyncram_7tb1:FIFOram.q_b[2]
q[3] <= altsyncram_7tb1:FIFOram.q_b[3]
q[4] <= altsyncram_7tb1:FIFOram.q_b[4]
q[5] <= altsyncram_7tb1:FIFOram.q_b[5]
q[6] <= altsyncram_7tb1:FIFOram.q_b[6]
q[7] <= altsyncram_7tb1:FIFOram.q_b[7]
q[8] <= altsyncram_7tb1:FIFOram.q_b[8]
q[9] <= altsyncram_7tb1:FIFOram.q_b[9]
q[10] <= altsyncram_7tb1:FIFOram.q_b[10]
q[11] <= altsyncram_7tb1:FIFOram.q_b[11]
q[12] <= altsyncram_7tb1:FIFOram.q_b[12]
q[13] <= altsyncram_7tb1:FIFOram.q_b[13]
q[14] <= altsyncram_7tb1:FIFOram.q_b[14]
q[15] <= altsyncram_7tb1:FIFOram.q_b[15]
q[16] <= altsyncram_7tb1:FIFOram.q_b[16]
q[17] <= altsyncram_7tb1:FIFOram.q_b[17]
q[18] <= altsyncram_7tb1:FIFOram.q_b[18]
q[19] <= altsyncram_7tb1:FIFOram.q_b[19]
q[20] <= altsyncram_7tb1:FIFOram.q_b[20]
q[21] <= altsyncram_7tb1:FIFOram.q_b[21]
q[22] <= altsyncram_7tb1:FIFOram.q_b[22]
q[23] <= altsyncram_7tb1:FIFOram.q_b[23]
q[24] <= altsyncram_7tb1:FIFOram.q_b[24]
q[25] <= altsyncram_7tb1:FIFOram.q_b[25]
q[26] <= altsyncram_7tb1:FIFOram.q_b[26]
q[27] <= altsyncram_7tb1:FIFOram.q_b[27]
q[28] <= altsyncram_7tb1:FIFOram.q_b[28]
q[29] <= altsyncram_7tb1:FIFOram.q_b[29]
q[30] <= altsyncram_7tb1:FIFOram.q_b[30]
q[31] <= altsyncram_7tb1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_7tb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|system_de2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|system_de2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|system_de2|avconf:avc
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|system_de2|avconf:avc|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


