library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity tb_counter_0_to_9 is
end tb_counter_0_to_9;

architecture behavior of tb_counter_0_to_9 is
    -- 構造信號
    signal clk : STD_LOGIC := '0';
    signal reset : STD_LOGIC := '0';
    signal count : STD_LOGIC_VECTOR(3 downto 0);
    
    -- 元件宣告
    component counter_0_to_9
        Port ( clk : in STD_LOGIC;
               reset : in STD_LOGIC;
               count : out STD_LOGIC_VECTOR(3 downto 0));
    end component;

begin
    -- 實例化計數器
    uut: counter_0_to_9 port map (clk => clk, reset => reset, count => count);
    
    -- 產生時鐘信號
    clk_process: process
    begin
        clk <= not clk after 10 ns;  -- 每 10ns 改變一次時鐘狀態
        wait for 10 ns;
    end process;
    
    -- 測試過程
    stim_proc: process
    begin
        -- 初始情況
        reset <= '1';
        wait for 20 ns;
        reset <= '0';  -- 解除重設
        
        -- 等待 100 ns，觀察計數器
        wait for 100 ns;
        -- 可以在此處添加更多測試條件
        
        -- 結束仿真
        wait;
    end process;
    
end behavior;
