$date
	Tue Nov 28 16:43:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module der_izq_tb $end
$var wire 1 ! z $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
1!
$end
#10000
0!
b1 #
b110 "
#20000
b111 "
#30000
1!
b0 "
#40000
1!
b0 #
b11 "
#50000
0!
b1 #
b111 "
#60000
