<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no" />
        <meta name="description" content="" />
        <meta name="author" content="" />
        <title>Yifan Yuan's website</title>
        <link rel="icon" type="image/x-icon" href="https://cdn.brand.illinois.edu/favicon.ico" />
        <!-- Font Awesome icons (free version)-->
        <script src="https://use.fontawesome.com/releases/v6.3.0/js/all.js" crossorigin="anonymous"></script>
        <!-- Google fonts-->
        <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:500,700" rel="stylesheet" type="text/css" />
        <link href="https://fonts.googleapis.com/css?family=Muli:400,400i,800,800i" rel="stylesheet" type="text/css" />
        <!-- Core theme CSS (includes Bootstrap)-->
        <link href="css/styles.css" rel="stylesheet" />
    </head>
    <body id="page-top">
        <!-- Navigation-->
        <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
            <a class="navbar-brand js-scroll-trigger" href="#page-top">
                <span class="d-block d-lg-none">Yifan Yuan's Website</span>
                <span class="d-none d-lg-block"><img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="assets/img/profile.jpg" alt="..." /></span>
            </a>
            <div class="d-none d-lg-block text-white">
                Yifan Yuan, PhD
            </div>
            <div class="d-none d-lg-block text-white">
                yifany3 AT gmail DOT com
                yifanyuan AT meta DOT com
            </div>
            <div class="d-none d-lg-block text-white">
                AI-Systems Co-design@Meta
            </div>
            <div class="d-none d-lg-block social-icons">
                <a class="social-icon" href="https://www.linkedin.com/in/yifany3/"><i class="fab fa-linkedin-in"></i></a>
                <a class="social-icon" href="https://github.com/YifanYuan3"><i class="fab fa-github"></i></a>
                <a class="social-icon" href="https://scholar.google.com/citations?user=tK5tgocAAAAJ&hl=en"><i class="fas fa-graduation-cap"></i></a>
            </div>
            <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarResponsive" aria-controls="navbarResponsive" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navbarResponsive">
                <ul class="navbar-nav">
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#about">About</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#publications">Publications</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#services">Services</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="assets/cv_yifan_yuan.pdf">Resume</a></li>
                </ul>
            </div>
        </nav>
        <!-- Page Content-->
        <div class="container-fluid p-0">
            <!-- About-->
            <section class="resume-section" id="about">
                <div class="resume-section-content font_palatino">
                    <h2 class="mb-0 font_palatino">
                        About
                    </h2>
                    <p  class="lead mb-3">I'm Yifan (亦凡) Yuan (袁), and I work at Meta's <a href="https://aisystemcodesign.github.io">AI Systems Co-design team</a> on future compute/AI infra systems architecture. My research focuses on hardware-software co-design for modern cloud datacenter, ranging from accelerators to I/O, memory, networking, and distributed systems.</p>

                    <p class="lead mb-3">Before that, I spent two years at Intel Labs (Systems Architecture Lab) as a research scientist. Before that, I got PhD from <a href="https://ece.illinois.edu/">ECE@UIUC</a> (advised by <a href="https://fast.ece.illinois.edu/">Prof. Nam Sung Kim</a>). I'm interested in computer architecture and system, especially building modern datacenter with emerging hardware and system software.</p>
                    
                    <p class="lead mb-3">Before joining UIUC in 2017, I spent three years on my undergraduate study at <a href="https://www.zju.edu.cn/english/">Zhejiang University (ZJU)</a>, focusing on computer architecture and VLSI design.</p>
                    
                    <p class="lead mb-3">I grew up in <a href="https://en.wikipedia.org/wiki/Tianjin">Tianjin</a>, a city in China with spirit of humor and optimism. I enjoy badminton, hiking, and cooking. </p>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Publications-->
            <section class="resume-section" id="publications">
                <div class="resume-section-content font_palatino">
                    <h3 class="mb-3 font_palatino" style="display: inline;">Publications</h3>
                    <a href="https://scholar.google.com/citations?user=tK5tgocAAAAJ&hl=en" style="display: inline; font-size: 20px; color: black;">Full List (including US patents)</a>
                    <ul>

                    <li>
                        DCPerf: An Open-Source, Battle-Tested Performance Benchmark Suite for Datacenter Workloads
                        
                        <div class="mb-1">
                            <b>ISCA 2025 (Industry Session)</b> <a href="https://dl.acm.org/doi/10.1145/3695053.3731411">paper</a> <a href="assets/slides/dcperf_isca_2025.pdf">slides</a>
                        </div>
                            
                        <div>
                            <span class="badge cloud">Cloud Computing</span>
                            <span class="badge model">Performance Modeling and Projection</span> 
                        </div>
                    </li>
                    
                    <li>
                        Dynamic Load Balancer in Intel Xeon Scalable Processor: Performance Analyses, Enhancements and Guidelines

                        <div class="mb-1">
                            <b>ISCA 2025</b> <a href="https://dl.acm.org/doi/10.1145/3695053.3731026">paper</a> <a href="assets/slides/dlb_isca_2025.pptx">slides</a>
                        </div>
                        <div>
                            <span class="badge acc">Accelerator</span>
                            <span class="badge cloud">Cloud Computing</span>
                            <span class="badge nic">In-network Computing</span>
                        </div>
                        
                    </li>

                    <li>
                        A4: Microarchitecture-Aware LLC Management for Datacenter Servers with Emerging I/O Devices

                        <div class="mb-1">
                            <b>ISCA 2025</b> <a href="https://dl.acm.org/doi/10.1145/3695053.3731114">paper</a>
                        </div>
                        <div>
                            <span class="badge memory">Memory Technology</span>
                            <span class="badge device">Peripheral Device</span> 
                            <span class="badge model">Performance Characterization</span> 
                        </div>
                        
                    </li>

                    <li>
                        M5: Mastering Page Migration and Memory Management for CXL-based Tiered Memory Systems

                        <div class="mb-1">
                            <b>ASPLOS 2025</b> <a href="https://dl.acm.org/doi/10.1145/3676641.3711999">paper</a> <a href="assets/slides/m5.pptx">slides</a>
                        </div>
                        <div>
                            <span class="badge memory">Memory Technology</span>
                            <span class="badge os">OS</span> 
                        </div>
                        
                    </li>

                    <li>
                    Demystifying a CXL Type-2 Device: A Heterogeneous Cooperative Computing Perspective
                    <div class="mb-1">
                        <b>MICRO 2024</b> <a href="https://ieeexplore.ieee.org/abstract/document/10764537">paper</a>
                    </div>
                    <div>
                        <span class="badge memory">Memory Technology</span>
                        <span class="badge os">OS</span> 
                        <span class="badge device">Peripheral Device</span> 
                        <span class="badge acc">Accelerator</span> 
                        <span class="badge model">Performance Characterization</span> 
                    </div>
                    </li>

                    <li>
                    Nomad: Non-Exclusive Memory Tiering via Transactional Page Migration
                    <div class="mb-1">
                        <b>OSDI 2024</b> <a href="https://www.usenix.org/conference/osdi24/presentation/xiang">paper, slides, and video</a> 
                    </div>
                    <div>
                        <span class="badge memory">Memory Technology</span>
                        <span class="badge os">OS</span> 

                    </div>
                    </li>
                    
                    <li>
                    Intel Accelerator Ecosystem: An SoC-Oriented Perspective
                    <div class="mb-1">
                        <b>ISCA 2024 (Industry Session)</b> <a href="https://ieeexplore.ieee.org/document/10609705">paper</a> <a href="assets/slides/isca2024industry.pptx">slides</a>
                    </div>
                    <div>
                        <span class="badge acc">On-chip Accelerator</span>
                    </div>
                    </li>

                    <li>
                    A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors
                    <div class="mb-1">
                        <b>ASPLOS 2024</b> <a href="https://dl.acm.org/doi/abs/10.1145/3620665.3640401">paper</a> <a href="assets/slides/dsa-asplos24.pptx">slides</a>
                    </div>
                    <div>
                        <span class="badge acc">On-chip Accelerator</span>
                    </div>
                    </li>

                    <li>
                        BonsaiKV: Towards Fast, Scalable, and Persistent Key-Value Stores with Tiered, Heterogeneous Memory System
                        <div class="mb-1">  
                            <b>VLDB 2024</b> <a href="https://dl.acm.org/doi/abs/10.14778/3636218.3636228">paper</a>
                        </div>
                        <div>
                            <span class="badge memory">Memory Technology</span>
                        </div>
                        </li>
                
                    <li>
                    Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Devices
                    <div class="mb-1">
                        <b>MICRO 2023</b> <a href="https://dl.acm.org/doi/abs/10.1145/3613424.3614256">paper</a> <a href="assets/slides/cxl-micro23.pptx">slides</a>
                    </div>
                    <div>
                        <span class="badge memory">Memory Technology</span>
                        <span class="badge device">Peripheral Devices</span> 
                        <span class="badge model">Performance Characterization</span> 
                    </div>
                    </li>

                    <li>
                    STYX: Exploiting SmartNIC Capability to Reduce Datacenter Memory Tax
                    <div class="mb-1">
                        <b>ATC 2023</b> <a href="https://www.usenix.org/conference/atc23/presentation/ji">paper</a>
                    </div>
                    <div>
                        <span class="badge acc">Accelerator</span>
                        <span class="badge cloud">Datacenter Tax</span>
                    </div>
                    </li>

                    <li>
                    RAMBDA: RDMA-driven Acceleration Framework for Memory-intensive us-scale Datacenter Applications
                    <div class="mb-1">
                        <b>HPCA 2023</b> <a href="https://ieeexplore.ieee.org/abstract/document/10071127">paper</a> <a href="assets/slides/rambda.pptx">slides</a> 
                    </div>
                    <div>
                        <span class="badge acc">Accelerator</span>
                        <span class="badge cloud">Cloud Computing</span>
                    </div>
                    </li>

                    <li>
                        IDIO: Network-Driven, Inbound Network Data Orchestration on Server Processors
                        <div class="mb-1">
                            <b>MICRO 2022</b>  <a href="https://ieeexplore.ieee.org/document/9923802">paper</a> <a href="assets/slides/idio.pptx">slides</a>  
                        </div>
                        <div>
                            <span class="badge ioss">I/O Subsystem</span>
                            <span class="badge device">Peripheral Devices</span> 
                        </div>
                    </li>

                    <li>
                        Unlocking the Power of Inline Floating-Point Operations on Programmable Switches
                        <div class="mb-1"> 
                            <b>NSDI 2022</b> <a href="https://www.usenix.org/conference/nsdi22/presentation/yuan">paper and video</a> <a href="assets/slides/fpisa.pptx">slides</a>  
                        </div>
                        <div>
                            <span class="badge ml">ML Training</span>
                            <span class="badge nic">In-network Computing</span>
                        </div>
                    </li>

                    <li>
                        Don’t Forget the I/O When Allocating Your LLC
                        <div class="mb-1">
                            <b>ISCA 2021</b>  <a href="https://ieeexplore.ieee.org/document/9499850">paper</a> <a href="assets/slides/iat.pptx">slides</a>  
                        </div>
                        <div>
                            <span class="badge ioss">I/O Subsystem</span>
                            <span class="badge device">Peripheral Devices</span> 
                        </div>
                    </li>

                    <li>
                        QEI: Query Acceleration Can be Generic and Efficient in the Cloud
                        <div class="mb-1">
                            <b>HPCA 2021</b> <a href="https://ieeexplore.ieee.org/document/9407097">paper</a> <a href="assets/slides/qei.pptx">slides</a>  
                        </div>
                        <div>
                            <span class="badge acc">On-chip Accelerator</span>
                            <span class="badge cloud">Cloud Computing</span>
                        </div>
                    </li>

                    <li>
                        Data Direct I/O Characterization for Future I/O System Exploration
                        <div class="mb-1">
                            <b>ISPASS 2020</b> <a href="https://ieeexplore.ieee.org/document/9238611">paper</a> <a href="assets/slides/alian-ispass20-ddio-slides.pptx">slides</a> <a href="https://youtu.be/di5on-9fAt0">video</a>   
                        </div>
                        <div>
                            <span class="badge ioss">I/O Subsystem</span>
                            <span class="badge device">Peripheral Devices</span> 
                            <span class="badge model">Performance Modeling and Projection</span> 
                        </div>
                    </li>

                    <li>
                        HALO: Accelerating Flow Classification for Scalable Packet Processing in NFV
                        <div class="mb-1">
                            <b>ISCA 2019</b>  <a href="https://doi.org/10.1145/3307650.3322272">paper</a> <a href="assets/slides/halo.pptx">slides</a>  
                        </div>
                        <div>
                            <span class="badge acc">On-chip Accelerator</span>
                            <span class="badge cloud">Cloud Computing</span>
                        </div>
                    </li>

                    <li>
                        Accelerating Distributed Reinforcement Learning with In-Switch Computing
                        <div class="mb-1">
                            <b>ISCA 2019</b> <a href="https://doi.org/10.1145/3307650.3322259">paper</a> <a href="assets/slides/iswitch.pdf">slides</a>  
                        </div>
                        <div>
                            <span class="badge ml">ML Training</span>
                            <span class="badge nic">In-network Computing</span>
                        </div>
                    </li>

                    <li>
                        A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks
                        <div class="mb-1">
                            <b>MICRO 2018</b> <a href="https://doi.org/10.1109/MICRO.2018.00023">paper</a> <a href="assets/slides/inceptionn.pptx">slides</a>  
                            <div>
                                <span class="badge ml">ML Training</span>
                                <span class="badge nic">In-network Computing</span>
                            </div>
                        </div>
                    </li>


                    </ul>
                </div>
            </section>
            <hr class="m-0" />
        </div>
        <!-- Professional Services-->
        <section class="resume-section" id="services">
            <div class="resume-section-content font_palatino">
                <h3 class="mb-3 font_palatino">Professional Services and Activities</h3>
                <ul>
                    <li><b>Program Committee: NSDI’2025, HPCA’2025, MICRO’2024 (ERC), ISCA’2024 (ERC and industry track committee), HPCA’2024, HPCA’2023 (ERC), EuroSys’2022 (shadow PC)</li>
                    <li><b>Reviewer:</b> IEEE Transactions on Parallel and Distributed Systems (TPDS, 2022), IEEE Computer Architecture Letter (CAL, 20222023), ACM Transactions on Architecture and Code Optimization (TACO, 2024)</li>
                </ul>
            </div>
        </section>

        <script type="text/javascript" id="clustrmaps" src="//cdn.clustrmaps.com/map_v2.js?cl=ffffff&w=200&t=n&d=zIqtdsu1r7tkmoW-xJcgXdfGBDQirskYDT15fjS7ZTA"></script> <script async src="https://www.googletagmanager.com/gtag/js?id=G-4Z2VN5LL3G"></script> <script> window.dataLayer = window.dataLayer || []; function gtag(){dataLayer.push(arguments);} gtag('js', new Date()); gtag('config', 'G-4Z2VN5LL3G'); </script>

        <hr class="m-0" />
        <!-- Bootstrap core JS-->
        <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.3/dist/js/bootstrap.bundle.min.js"></script>
        <!-- Core theme JS-->
        <script src="js/scripts.js"></script>

        <footer class="footer" style="text-align: center;">
            Adapted from <a href="https://github.com/StartBootstrap/startbootstrap-resume" target="_blank" style="color: black;">startbootstrap</a>
        </footer>
    </body>
</html>
