
jtag
####



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/io/jtag/cvs_jtag.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 42-61

Source file: `io/jtag/cvs_jtag.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/io/jtag/cvs_jtag.vhdl>`_


	 