# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 647714523 # Weave simulation time
 time: # Simulator time breakdown
  init: 2867266893990
  bound: 7932581934
  weave: 807403370
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8424 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 84240933 # Simulated unhalted cycles
   cCycles: 9972463 # Cycles due to contention stalls
   instrs: 100007792 # Simulated instructions
   uops: 132223734 # Retired micro-ops
   bbls: 1458055 # Basic blocks
   approxInstrs: 967622 # Instrs with approx uop decoding
   mispredBranches: 1057 # Mispredicted branches
   condBranches: 120270 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6773974 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4033549 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 262 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 18 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 32488 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 37115238 # Filtered GETS hits
   fhGETX: 9788399 # Filtered GETX hits
   hGETS: 5089766 # GETS hits
   hGETX: 1420840 # GETX hits
   mGETS: 617655 # GETS misses
   mGETXIM: 139992 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 6 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 62703732 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 257266 # GETS hits
   hGETX: 3 # GETX hits
   mGETS: 360651 # GETS misses
   mGETXIM: 139989 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 616486 # Clean evictions (from lower level)
   PUTX: 140643 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 55157130 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 16820 # GETS hits
   hGETX: 4467 # GETX hits
   mGETS: 343831 # GETS misses
   mGETXIM: 135522 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 356646 # Clean evictions (from lower level)
   PUTX: 139898 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 43141770 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 119818 # Read requests
   wr: 33828 # Write requests
   rdlat: 17493567 # Total latency experienced by read requests
   wrlat: 5572702 # Total latency experienced by write requests
   rdhits: 8 # Read row hits
   wrhits: 72 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77182
    14: 21033
    15: 6274
    16: 1604
    17: 5045
    18: 863
    19: 1068
    20: 951
    21: 175
    22: 430
    23: 136
    24: 320
    25: 3003
    26: 329
    27: 102
    28: 136
    29: 77
    30: 64
    31: 65
    32: 56
    33: 43
    34: 47
    35: 69
    36: 54
    37: 72
    38: 71
    39: 67
    40: 67
    41: 65
    42: 76
    43: 53
    44: 30
    45: 19
    46: 16
    47: 40
    48: 37
    49: 15
    50: 14
    51: 13
    52: 7
    53: 5
    54: 3
    55: 10
    56: 2
    57: 6
    58: 1
    59: 3
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 119840 # Read requests
   wr: 33833 # Write requests
   rdlat: 17514832 # Total latency experienced by read requests
   wrlat: 5588974 # Total latency experienced by write requests
   rdhits: 11 # Read row hits
   wrhits: 70 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77213
    14: 21011
    15: 6235
    16: 1662
    17: 5006
    18: 850
    19: 1078
    20: 959
    21: 166
    22: 434
    23: 127
    24: 326
    25: 3040
    26: 325
    27: 88
    28: 107
    29: 73
    30: 56
    31: 46
    32: 54
    33: 51
    34: 53
    35: 63
    36: 63
    37: 51
    38: 73
    39: 79
    40: 80
    41: 58
    42: 54
    43: 60
    44: 39
    45: 21
    46: 20
    47: 48
    48: 68
    49: 35
    50: 14
    51: 16
    52: 9
    53: 5
    54: 3
    55: 10
    56: 2
    57: 4
    58: 2
    59: 3
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 119876 # Read requests
   wr: 33843 # Write requests
   rdlat: 17490741 # Total latency experienced by read requests
   wrlat: 5573387 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 89 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77270
    14: 21133
    15: 6222
    16: 1602
    17: 5025
    18: 847
    19: 1059
    20: 924
    21: 159
    22: 437
    23: 197
    24: 341
    25: 2983
    26: 340
    27: 109
    28: 142
    29: 78
    30: 53
    31: 50
    32: 35
    33: 51
    34: 43
    35: 67
    36: 57
    37: 54
    38: 66
    39: 50
    40: 66
    41: 51
    42: 66
    43: 51
    44: 35
    45: 23
    46: 17
    47: 46
    48: 38
    49: 24
    50: 14
    51: 12
    52: 6
    53: 5
    54: 6
    55: 6
    56: 2
    57: 2
    58: 5
    59: 3
    60: 4
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 119818 # Read requests
   wr: 33821 # Write requests
   rdlat: 17505548 # Total latency experienced by read requests
   wrlat: 5560516 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 83 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77115
    14: 21050
    15: 6218
    16: 1626
    17: 5051
    18: 863
    19: 1082
    20: 928
    21: 162
    22: 454
    23: 216
    24: 330
    25: 3022
    26: 330
    27: 108
    28: 129
    29: 58
    30: 58
    31: 36
    32: 42
    33: 55
    34: 48
    35: 77
    36: 55
    37: 66
    38: 67
    39: 63
    40: 74
    41: 57
    42: 74
    43: 46
    44: 28
    45: 15
    46: 18
    47: 51
    48: 53
    49: 27
    50: 13
    51: 9
    52: 11
    53: 6
    54: 2
    55: 9
    56: 4
    57: 5
    58: 4
    59: 3
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8424
  rqSzHist: # Run queue size histogram
   0: 8424
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 84240933
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100007792
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
