\hypertarget{group___d_m_a___exported___macros}{}\doxysection{DMA Exported Macros}
\label{group___d_m_a___exported___macros}\index{DMA Exported Macros@{DMA Exported Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_gaadcee34f0999c8eafd37de2f69daa0ac}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset DMA handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga8f0ff408d25904040b9d23ee7f6af080}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FS}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+INSTANCE}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))? (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$)(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance)-\/$>$FCR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}})) \+: 0)
\begin{DoxyCompactList}\small\item\em Return the current DMA Stream FIFO filled level. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga93900b3ef3f87ef924eb887279a434b4}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified DMA Stream. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified DMA Stream. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_gae3feef5ea50ff13a6a5b98cb353c87b0}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+TC\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Stream transfer complete flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga0095f5f3166a82bedc67744ac94acfba}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+HT\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Stream half transfer complete flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga5e765bb3b1c5fc9f1b1abbbb764250bc}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+TE\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Stream transfer error flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga5878c3a1dbcf01e6840fffcf1f244088}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FE\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Stream FIFO error flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga23d1f282af3b9aa7aa396dcad94865d8}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+DME\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Stream direct mode error flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga8779acdae52ce7746973df2b83704d10}{\+\_\+\+\_\+\+HAL\+\_\+\+BDMA\+\_\+\+GET\+\_\+\+GI\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Returns the current BDMA Channel Global interrupt flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga798d4b3b3fbd32b95540967bb35b35be}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Get the DMA Stream pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_gabc041fb1c85ea7a3af94e42470ef7f2a}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the DMA Stream pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}{DMA\+\_\+\+TO\+\_\+\+BDMA\+\_\+\+IT}}(\+\_\+\+\_\+\+DMA\+\_\+\+IT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga10896c6dfbdf3d44464a069b1721ca8b}{\+\_\+\+\_\+\+HAL\+\_\+\+BDMA\+\_\+\+CHANNEL\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance)-\/$>$CCR $\vert$= (\mbox{\hyperlink{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}{DMA\+\_\+\+TO\+\_\+\+BDMA\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga8a533441ac435e67f8900ea093cedc62}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga2124233229c04ca90b790cd8cddfa98b}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified DMA Stream interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_gafe490c84a1411bd6378b374d214dcb20}{\+\_\+\+\_\+\+HAL\+\_\+\+BDMA\+\_\+\+CHANNEL\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance)-\/$>$CCR \&= $\sim$(\mbox{\hyperlink{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}{DMA\+\_\+\+TO\+\_\+\+BDMA\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_gaaa6db3b6d5a3382ec0f763a10b6f9369}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga2867eab09398df2daac55c3f327654da}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified DMA Stream interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga9d152a1c740a622552b553a00699f772}{\+\_\+\+\_\+\+HAL\+\_\+\+BDMA\+\_\+\+CHANNEL\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance)-\/$>$CCR \& (\mbox{\hyperlink{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}{DMA\+\_\+\+TO\+\_\+\+BDMA\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))))
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_gac164d54cf97c4dc75a26844a2c5f2f20}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga206f24e6bee4600515b9b6b1ec79365b}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified DMA Stream interrupt is enabled or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga448a8f809df86ccffae200ffd33d0a82}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+SET\+\_\+\+COUNTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Writes the number of data units to be transferred on the DMA Stream. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_m_a___exported___macros_ga082d691311bac96641dc35a17cfe8e63}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+COUNTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current DMAy Streamx transfer. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a___exported___macros_gafe490c84a1411bd6378b374d214dcb20}\label{group___d_m_a___exported___macros_gafe490c84a1411bd6378b374d214dcb20}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_BDMA\_CHANNEL\_DISABLE\_IT@{\_\_HAL\_BDMA\_CHANNEL\_DISABLE\_IT}}
\index{\_\_HAL\_BDMA\_CHANNEL\_DISABLE\_IT@{\_\_HAL\_BDMA\_CHANNEL\_DISABLE\_IT}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_BDMA\_CHANNEL\_DISABLE\_IT}{\_\_HAL\_BDMA\_CHANNEL\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+BDMA\+\_\+\+CHANNEL\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance)-\/$>$CCR \&= $\sim$(\mbox{\hyperlink{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}{DMA\+\_\+\+TO\+\_\+\+BDMA\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01095}{1095}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga10896c6dfbdf3d44464a069b1721ca8b}\label{group___d_m_a___exported___macros_ga10896c6dfbdf3d44464a069b1721ca8b}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_BDMA\_CHANNEL\_ENABLE\_IT@{\_\_HAL\_BDMA\_CHANNEL\_ENABLE\_IT}}
\index{\_\_HAL\_BDMA\_CHANNEL\_ENABLE\_IT@{\_\_HAL\_BDMA\_CHANNEL\_ENABLE\_IT}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_BDMA\_CHANNEL\_ENABLE\_IT}{\_\_HAL\_BDMA\_CHANNEL\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+BDMA\+\_\+\+CHANNEL\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance)-\/$>$CCR $\vert$= (\mbox{\hyperlink{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}{DMA\+\_\+\+TO\+\_\+\+BDMA\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01072}{1072}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga9d152a1c740a622552b553a00699f772}\label{group___d_m_a___exported___macros_ga9d152a1c740a622552b553a00699f772}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_BDMA\_CHANNEL\_GET\_IT\_SOURCE@{\_\_HAL\_BDMA\_CHANNEL\_GET\_IT\_SOURCE}}
\index{\_\_HAL\_BDMA\_CHANNEL\_GET\_IT\_SOURCE@{\_\_HAL\_BDMA\_CHANNEL\_GET\_IT\_SOURCE}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_BDMA\_CHANNEL\_GET\_IT\_SOURCE}{\_\_HAL\_BDMA\_CHANNEL\_GET\_IT\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+BDMA\+\_\+\+CHANNEL\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~((((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance)-\/$>$CCR \& (\mbox{\hyperlink{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}{DMA\+\_\+\+TO\+\_\+\+BDMA\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01117}{1117}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga8779acdae52ce7746973df2b83704d10}\label{group___d_m_a___exported___macros_ga8779acdae52ce7746973df2b83704d10}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_BDMA\_GET\_GI\_FLAG\_INDEX@{\_\_HAL\_BDMA\_GET\_GI\_FLAG\_INDEX}}
\index{\_\_HAL\_BDMA\_GET\_GI\_FLAG\_INDEX@{\_\_HAL\_BDMA\_GET\_GI\_FLAG\_INDEX}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_BDMA\_GET\_GI\_FLAG\_INDEX}{\_\_HAL\_BDMA\_GET\_GI\_FLAG\_INDEX}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+BDMA\+\_\+\+GET\+\_\+\+GI\+\_\+\+FLAG\+\_\+\+INDEX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}{BDMA\_Channel0}}))?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1cca96f3a10bfed45e2f705d25b87c}{BDMA\_ISR\_GIF0}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga9cf6fe178116c32bd0792b08d1f73d4a}{BDMA\_Channel1}}))?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad521e81de9add44f5871ff74b39103b6}{BDMA\_ISR\_GIF1}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gadd2937e4691bf699087a2c300705771a}{BDMA\_Channel2}}))?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01919ef840f83f1d173d22d8c408cac6}{BDMA\_ISR\_GIF2}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa01094ff11e92b2012b11614911938ef}{BDMA\_Channel3}}))?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcad475de62a1e7886ddf2d50d7d943f}{BDMA\_ISR\_GIF3}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga0f1095ffbf84c930755875173380efc9}{BDMA\_Channel4}}))?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fff1b89dcabcecaef8585a1a4d442e}{BDMA\_ISR\_GIF4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa22cb027211514c9ac1612668beba19f}{BDMA\_Channel5}}))?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54501a1f7450bf220d14f83a72b16fe}{BDMA\_ISR\_GIF5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae3dae069c622c35fc807b013be2615b5}{BDMA\_Channel6}}))?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3721d586718d8e475c7c50ed45e6fbab}{BDMA\_ISR\_GIF6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8569bf7c03dd078616e188c7e0f6a3c0}{BDMA\_Channel7}}))?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9b4ca2423db8bcf9035e67a4988fb1d}{BDMA\_ISR\_GIF7}}\ :\(\backslash\)}
\DoxyCodeLine{\ \ (uint32\_t)0x00000000)}

\end{DoxyCode}


Returns the current BDMA Channel Global interrupt flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & specified transfer error flag index. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00993}{993}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_gabc041fb1c85ea7a3af94e42470ef7f2a}\label{group___d_m_a___exported___macros_gabc041fb1c85ea7a3af94e42470ef7f2a}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_CLEAR\_FLAG@{\_\_HAL\_DMA\_CLEAR\_FLAG}}
\index{\_\_HAL\_DMA\_CLEAR\_FLAG@{\_\_HAL\_DMA\_CLEAR\_FLAG}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_CLEAR\_FLAG}{\_\_HAL\_DMA\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}})?\ (\mbox{\hyperlink{group___peripheral__declaration_ga721285a3e9ea4529d9c43bbe5d211edc}{BDMA}}-\/>IFCR\ =\ (\_\_FLAG\_\_))\ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\_Stream3}})?\ (\mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}-\/>HIFCR\ =\ (\_\_FLAG\_\_))\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\_Stream7}})?\ (\mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}-\/>LIFCR\ =\ (\_\_FLAG\_\_))\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\_Stream3}})?\ (\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}-\/>HIFCR\ =\ (\_\_FLAG\_\_))\ :\ (\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}-\/>LIFCR\ =\ (\_\_FLAG\_\_)))}

\end{DoxyCode}


Clear the DMA Stream pending flags. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+FLAG\+\_\+\+TCIFx\+: Transfer complete flag. \item DMA\+\_\+\+FLAG\+\_\+\+HTIFx\+: Half transfer complete flag. \item DMA\+\_\+\+FLAG\+\_\+\+TEIFx\+: Transfer error flag. \item DMA\+\_\+\+FLAG\+\_\+\+DMEIFx\+: Direct mode error flag. \item DMA\+\_\+\+FLAG\+\_\+\+FEIFx\+: FIFO error flag. Where x can be 0\+\_\+4, 1\+\_\+5, 2\+\_\+6 or 3\+\_\+7 to select the DMA Stream flag. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01054}{1054}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}\label{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_DISABLE@{\_\_HAL\_DMA\_DISABLE}}
\index{\_\_HAL\_DMA\_DISABLE@{\_\_HAL\_DMA\_DISABLE}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_DISABLE}{\_\_HAL\_DMA\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}((\_\_HANDLE\_\_)-\/>Instance))?\ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CR\ \&=\ \ \string~DMA\_SxCR\_EN)\ :\ \(\backslash\)}
\DoxyCodeLine{(((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CCR\ \&=\ \ \string~BDMA\_CCR\_EN))}

\end{DoxyCode}


Disable the specified DMA Stream. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00707}{707}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga2867eab09398df2daac55c3f327654da}\label{group___d_m_a___exported___macros_ga2867eab09398df2daac55c3f327654da}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_DISABLE\_IT@{\_\_HAL\_DMA\_DISABLE\_IT}}
\index{\_\_HAL\_DMA\_DISABLE\_IT@{\_\_HAL\_DMA\_DISABLE\_IT}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_DISABLE\_IT}{\_\_HAL\_DMA\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}((\_\_HANDLE\_\_)-\/>Instance))?\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___d_m_a___exported___macros_gaaa6db3b6d5a3382ec0f763a10b6f9369}{\_\_HAL\_DMA\_STREAM\_DISABLE\_IT}}((\_\_HANDLE\_\_),\ (\_\_INTERRUPT\_\_)))\ :\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___d_m_a___exported___macros_gafe490c84a1411bd6378b374d214dcb20}{\_\_HAL\_BDMA\_CHANNEL\_DISABLE\_IT}}((\_\_HANDLE\_\_),\ (\_\_INTERRUPT\_\_))))}

\end{DoxyCode}


Disable the specified DMA Stream interrupts. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the DMA interrupt sources to be enabled or disabled. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+IT\+\_\+\+TC\+: Transfer complete interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+HT\+: Half transfer complete interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+TE\+: Transfer error interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+FE\+: FIFO error interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+DME\+: Direct mode error interrupt. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01112}{1112}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga93900b3ef3f87ef924eb887279a434b4}\label{group___d_m_a___exported___macros_ga93900b3ef3f87ef924eb887279a434b4}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_ENABLE@{\_\_HAL\_DMA\_ENABLE}}
\index{\_\_HAL\_DMA\_ENABLE@{\_\_HAL\_DMA\_ENABLE}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_ENABLE}{\_\_HAL\_DMA\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}((\_\_HANDLE\_\_)-\/>Instance))?\ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CR\ |=\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}})\ :\ \(\backslash\)}
\DoxyCodeLine{(((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CCR\ |=\ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ff479471bbc8eea0ca2b91431c3dd7}{BDMA\_CCR\_EN}}))}

\end{DoxyCode}


Enable the specified DMA Stream. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00698}{698}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga2124233229c04ca90b790cd8cddfa98b}\label{group___d_m_a___exported___macros_ga2124233229c04ca90b790cd8cddfa98b}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_ENABLE\_IT@{\_\_HAL\_DMA\_ENABLE\_IT}}
\index{\_\_HAL\_DMA\_ENABLE\_IT@{\_\_HAL\_DMA\_ENABLE\_IT}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_ENABLE\_IT}{\_\_HAL\_DMA\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}((\_\_HANDLE\_\_)-\/>Instance))?\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___d_m_a___exported___macros_ga8a533441ac435e67f8900ea093cedc62}{\_\_HAL\_DMA\_STREAM\_ENABLE\_IT}}((\_\_HANDLE\_\_),\ (\_\_INTERRUPT\_\_)))\ :\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___d_m_a___exported___macros_ga10896c6dfbdf3d44464a069b1721ca8b}{\_\_HAL\_BDMA\_CHANNEL\_ENABLE\_IT}}((\_\_HANDLE\_\_),\ (\_\_INTERRUPT\_\_))))}

\end{DoxyCode}


Enable the specified DMA Stream interrupts. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the DMA interrupt sources to be enabled or disabled. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+IT\+\_\+\+TC\+: Transfer complete interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+HT\+: Half transfer complete interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+TE\+: Transfer error interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+FE\+: FIFO error interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+DME\+: Direct mode error interrupt. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01090}{1090}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga082d691311bac96641dc35a17cfe8e63}\label{group___d_m_a___exported___macros_ga082d691311bac96641dc35a17cfe8e63}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_COUNTER@{\_\_HAL\_DMA\_GET\_COUNTER}}
\index{\_\_HAL\_DMA\_GET\_COUNTER@{\_\_HAL\_DMA\_GET\_COUNTER}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_COUNTER}{\_\_HAL\_DMA\_GET\_COUNTER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+COUNTER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}((\_\_HANDLE\_\_)-\/>Instance))?\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>NDTR)\ :\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CNDTR))}

\end{DoxyCode}


Returns the number of remaining data units in the current DMAy Streamx transfer. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & number of remaining data units in the current DMA Stream transfer. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01166}{1166}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga23d1f282af3b9aa7aa396dcad94865d8}\label{group___d_m_a___exported___macros_ga23d1f282af3b9aa7aa396dcad94865d8}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_DME\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_DME\_FLAG\_INDEX}}
\index{\_\_HAL\_DMA\_GET\_DME\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_DME\_FLAG\_INDEX}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_DME\_FLAG\_INDEX}{\_\_HAL\_DMA\_GET\_DME\_FLAG\_INDEX}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+DME\+\_\+\+FLAG\+\_\+\+INDEX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaae665bbda7f888f0b8ac3d10688bfc5d}{DMA\_FLAG\_DMEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaae665bbda7f888f0b8ac3d10688bfc5d}{DMA\_FLAG\_DMEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaae665bbda7f888f0b8ac3d10688bfc5d}{DMA\_FLAG\_DMEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaae665bbda7f888f0b8ac3d10688bfc5d}{DMA\_FLAG\_DMEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga8963d8e64fa5610d7617d8fe81c76704}{DMA\_FLAG\_DMEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga8963d8e64fa5610d7617d8fe81c76704}{DMA\_FLAG\_DMEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga8963d8e64fa5610d7617d8fe81c76704}{DMA\_FLAG\_DMEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga8963d8e64fa5610d7617d8fe81c76704}{DMA\_FLAG\_DMEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga3053e2fb5ef245cf9c847c4de3fd1732}{DMA\_FLAG\_DMEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga3053e2fb5ef245cf9c847c4de3fd1732}{DMA\_FLAG\_DMEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga3053e2fb5ef245cf9c847c4de3fd1732}{DMA\_FLAG\_DMEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga3053e2fb5ef245cf9c847c4de3fd1732}{DMA\_FLAG\_DMEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ \ (uint32\_t)0x00000000)}

\end{DoxyCode}


Return the current DMA Stream direct mode error flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & specified direct mode error flag index. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00949}{949}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga5878c3a1dbcf01e6840fffcf1f244088}\label{group___d_m_a___exported___macros_ga5878c3a1dbcf01e6840fffcf1f244088}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_FE\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_FE\_FLAG\_INDEX}}
\index{\_\_HAL\_DMA\_GET\_FE\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_FE\_FLAG\_INDEX}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_FE\_FLAG\_INDEX}{\_\_HAL\_DMA\_GET\_FE\_FLAG\_INDEX}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FE\+\_\+\+FLAG\+\_\+\+INDEX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga16a04159a9a7c434ac02e5c6ff630b2e}{DMA\_FLAG\_FEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga16a04159a9a7c434ac02e5c6ff630b2e}{DMA\_FLAG\_FEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga16a04159a9a7c434ac02e5c6ff630b2e}{DMA\_FLAG\_FEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga16a04159a9a7c434ac02e5c6ff630b2e}{DMA\_FLAG\_FEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaba3e6950c089013f9f675b83d78cab5c}{DMA\_FLAG\_FEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaba3e6950c089013f9f675b83d78cab5c}{DMA\_FLAG\_FEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaba3e6950c089013f9f675b83d78cab5c}{DMA\_FLAG\_FEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaba3e6950c089013f9f675b83d78cab5c}{DMA\_FLAG\_FEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaea8077c9d9c55c53024c9f90e7f2c76f}{DMA\_FLAG\_FEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaea8077c9d9c55c53024c9f90e7f2c76f}{DMA\_FLAG\_FEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaea8077c9d9c55c53024c9f90e7f2c76f}{DMA\_FLAG\_FEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaea8077c9d9c55c53024c9f90e7f2c76f}{DMA\_FLAG\_FEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ \ (uint32\_t)0x00000000)}

\end{DoxyCode}


Return the current DMA Stream FIFO error flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & specified FIFO error flag index. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00925}{925}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga798d4b3b3fbd32b95540967bb35b35be}\label{group___d_m_a___exported___macros_ga798d4b3b3fbd32b95540967bb35b35be}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_FLAG@{\_\_HAL\_DMA\_GET\_FLAG}}
\index{\_\_HAL\_DMA\_GET\_FLAG@{\_\_HAL\_DMA\_GET\_FLAG}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_FLAG}{\_\_HAL\_DMA\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}})?\ (\mbox{\hyperlink{group___peripheral__declaration_ga721285a3e9ea4529d9c43bbe5d211edc}{BDMA}}-\/>ISR\ \&\ (\_\_FLAG\_\_))\ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\_Stream3}})?\ (\mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}-\/>HISR\ \&\ (\_\_FLAG\_\_))\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\_Stream7}})?\ (\mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}-\/>LISR\ \&\ (\_\_FLAG\_\_))\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ >\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\_Stream3}})?\ (\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}-\/>HISR\ \&\ (\_\_FLAG\_\_))\ :\ (\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}-\/>LISR\ \&\ (\_\_FLAG\_\_)))}

\end{DoxyCode}


Get the DMA Stream pending flags. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & Get the specified flag. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+FLAG\+\_\+\+TCIFx\+: Transfer complete flag. \item DMA\+\_\+\+FLAG\+\_\+\+HTIFx\+: Half transfer complete flag. \item DMA\+\_\+\+FLAG\+\_\+\+TEIFx\+: Transfer error flag. \item DMA\+\_\+\+FLAG\+\_\+\+DMEIFx\+: Direct mode error flag. \item DMA\+\_\+\+FLAG\+\_\+\+FEIFx\+: FIFO error flag. Where x can be 0\+\_\+4, 1\+\_\+5, 2\+\_\+6 or 3\+\_\+7 to select the DMA Stream flag. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & state of FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01026}{1026}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga8f0ff408d25904040b9d23ee7f6af080}\label{group___d_m_a___exported___macros_ga8f0ff408d25904040b9d23ee7f6af080}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_FS@{\_\_HAL\_DMA\_GET\_FS}}
\index{\_\_HAL\_DMA\_GET\_FS@{\_\_HAL\_DMA\_GET\_FS}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_FS}{\_\_HAL\_DMA\_GET\_FS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+INSTANCE}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))? (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$)(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance)-\/$>$FCR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}})) \+: 0)}



Return the current DMA Stream FIFO filled level. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & FIFO filling state.
\begin{DoxyItemize}
\item DMA\+\_\+\+FIFOStatus\+\_\+\+Less1\+Quarter\+Full\+: when FIFO is less than 1 quarter-\/full and not empty.
\item DMA\+\_\+\+FIFOStatus\+\_\+1\+Quarter\+Full\+: if more than 1 quarter-\/full.
\item DMA\+\_\+\+FIFOStatus\+\_\+\+Half\+Full\+: if more than 1 half-\/full.
\item DMA\+\_\+\+FIFOStatus\+\_\+3\+Quarters\+Full\+: if more than 3 quarters-\/full.
\item DMA\+\_\+\+FIFOStatus\+\_\+\+Empty\+: when FIFO is empty
\item DMA\+\_\+\+FIFOStatus\+\_\+\+Full\+: when FIFO is full 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00691}{691}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga0095f5f3166a82bedc67744ac94acfba}\label{group___d_m_a___exported___macros_ga0095f5f3166a82bedc67744ac94acfba}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX}}
\index{\_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX}{\_\_HAL\_DMA\_GET\_HT\_FLAG\_INDEX}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+HT\+\_\+\+FLAG\+\_\+\+INDEX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2c9522a20a6ace45958413034b7f3af8}{DMA\_FLAG\_HTIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2c9522a20a6ace45958413034b7f3af8}{DMA\_FLAG\_HTIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2c9522a20a6ace45958413034b7f3af8}{DMA\_FLAG\_HTIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2c9522a20a6ace45958413034b7f3af8}{DMA\_FLAG\_HTIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2ae0054d63c453a14b6d3822c503e7b4}{DMA\_FLAG\_HTIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2ae0054d63c453a14b6d3822c503e7b4}{DMA\_FLAG\_HTIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2ae0054d63c453a14b6d3822c503e7b4}{DMA\_FLAG\_HTIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2ae0054d63c453a14b6d3822c503e7b4}{DMA\_FLAG\_HTIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga139d44f447ab2cf5c18311cf6b6ee6e2}{DMA\_FLAG\_HTIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga139d44f447ab2cf5c18311cf6b6ee6e2}{DMA\_FLAG\_HTIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga139d44f447ab2cf5c18311cf6b6ee6e2}{DMA\_FLAG\_HTIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga139d44f447ab2cf5c18311cf6b6ee6e2}{DMA\_FLAG\_HTIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}{BDMA\_Channel0}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga7f2ed736da1d092b6c8a63d7425dfa85}{BDMA\_FLAG\_HT0}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga9cf6fe178116c32bd0792b08d1f73d4a}{BDMA\_Channel1}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gabdef95f8fcf7d86c372b93b2b3fca038}{BDMA\_FLAG\_HT1}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gadd2937e4691bf699087a2c300705771a}{BDMA\_Channel2}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga998b0af931fbe780705206b66525b907}{BDMA\_FLAG\_HT2}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa01094ff11e92b2012b11614911938ef}{BDMA\_Channel3}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga543bc229f64b0ec41d3433c452b583e7}{BDMA\_FLAG\_HT3}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga0f1095ffbf84c930755875173380efc9}{BDMA\_Channel4}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gafb4397c54bbc2a35a6f66bf9f4629da3}{BDMA\_FLAG\_HT4}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa22cb027211514c9ac1612668beba19f}{BDMA\_Channel5}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gab08240af729b0467b05c51c622daf545}{BDMA\_FLAG\_HT5}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae3dae069c622c35fc807b013be2615b5}{BDMA\_Channel6}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga6a292473285593641b792e2c3b5edd10}{BDMA\_FLAG\_HT6}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8569bf7c03dd078616e188c7e0f6a3c0}{BDMA\_Channel7}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gaa5aeb61df8352b1d11f849d324965e68}{BDMA\_FLAG\_HT7}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ (uint32\_t)0x00000000)}

\end{DoxyCode}


Return the current DMA Stream half transfer complete flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & specified half transfer complete flag index. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00823}{823}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga206f24e6bee4600515b9b6b1ec79365b}\label{group___d_m_a___exported___macros_ga206f24e6bee4600515b9b6b1ec79365b}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_IT\_SOURCE@{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}
\index{\_\_HAL\_DMA\_GET\_IT\_SOURCE@{\_\_HAL\_DMA\_GET\_IT\_SOURCE}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_IT\_SOURCE}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}((\_\_HANDLE\_\_)-\/>Instance))?\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___d_m_a___exported___macros_gac164d54cf97c4dc75a26844a2c5f2f20}{\_\_HAL\_DMA\_STREAM\_GET\_IT\_SOURCE}}((\_\_HANDLE\_\_),\ (\_\_INTERRUPT\_\_)))\ :\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___d_m_a___exported___macros_ga9d152a1c740a622552b553a00699f772}{\_\_HAL\_BDMA\_CHANNEL\_GET\_IT\_SOURCE}}((\_\_HANDLE\_\_),\ (\_\_INTERRUPT\_\_))))}

\end{DoxyCode}


Check whether the specified DMA Stream interrupt is enabled or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the DMA interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+IT\+\_\+\+TC\+: Transfer complete interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+HT\+: Half transfer complete interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+TE\+: Transfer error interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+FE\+: FIFO error interrupt mask. \item DMA\+\_\+\+IT\+\_\+\+DME\+: Direct mode error interrupt. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & state of DMA\+\_\+\+IT. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01135}{1135}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_gae3feef5ea50ff13a6a5b98cb353c87b0}\label{group___d_m_a___exported___macros_gae3feef5ea50ff13a6a5b98cb353c87b0}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX}}
\index{\_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX}{\_\_HAL\_DMA\_GET\_TC\_FLAG\_INDEX}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+TC\+\_\+\+FLAG\+\_\+\+INDEX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga9546185449ae979fad0aa5e33310c0ab}{DMA\_FLAG\_TCIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga9546185449ae979fad0aa5e33310c0ab}{DMA\_FLAG\_TCIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga9546185449ae979fad0aa5e33310c0ab}{DMA\_FLAG\_TCIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga9546185449ae979fad0aa5e33310c0ab}{DMA\_FLAG\_TCIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab8096a50b81e30e474e2b1148b55a983}{DMA\_FLAG\_TCIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab8096a50b81e30e474e2b1148b55a983}{DMA\_FLAG\_TCIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab8096a50b81e30e474e2b1148b55a983}{DMA\_FLAG\_TCIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab8096a50b81e30e474e2b1148b55a983}{DMA\_FLAG\_TCIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga4acf62e6807442dd5b611d95d1617b98}{DMA\_FLAG\_TCIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga4acf62e6807442dd5b611d95d1617b98}{DMA\_FLAG\_TCIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga4acf62e6807442dd5b611d95d1617b98}{DMA\_FLAG\_TCIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga4acf62e6807442dd5b611d95d1617b98}{DMA\_FLAG\_TCIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}{BDMA\_Channel0}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga40a5ccc7369c50ee1cfdeca3ffc24dd9}{BDMA\_FLAG\_TC0}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga9cf6fe178116c32bd0792b08d1f73d4a}{BDMA\_Channel1}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gaa26333325794384451da77f3d26c8698}{BDMA\_FLAG\_TC1}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gadd2937e4691bf699087a2c300705771a}{BDMA\_Channel2}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gab86dd7c848800b07d6637ef0a1ace8fd}{BDMA\_FLAG\_TC2}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa01094ff11e92b2012b11614911938ef}{BDMA\_Channel3}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga03bb4ebbeb4d60e5aa93d56afca86bad}{BDMA\_FLAG\_TC3}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga0f1095ffbf84c930755875173380efc9}{BDMA\_Channel4}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gae8b964bf968b9a134609d33f4783933f}{BDMA\_FLAG\_TC4}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa22cb027211514c9ac1612668beba19f}{BDMA\_Channel5}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gac415a48024f8be10ea00f96c64612b4b}{BDMA\_FLAG\_TC5}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae3dae069c622c35fc807b013be2615b5}{BDMA\_Channel6}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga5362f3baa9b6be757469cbba177e0203}{BDMA\_FLAG\_TC6}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8569bf7c03dd078616e188c7e0f6a3c0}{BDMA\_Channel7}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga43b6b53b20ec921334451697f76a0458}{BDMA\_FLAG\_TC7}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ (uint32\_t)0x00000000)}

\end{DoxyCode}


Return the current DMA Stream transfer complete flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & specified transfer complete flag index. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00754}{754}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga5e765bb3b1c5fc9f1b1abbbb764250bc}\label{group___d_m_a___exported___macros_ga5e765bb3b1c5fc9f1b1abbbb764250bc}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX}}
\index{\_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX@{\_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX}{\_\_HAL\_DMA\_GET\_TE\_FLAG\_INDEX}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+TE\+\_\+\+FLAG\+\_\+\+INDEX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\_Stream0}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\_Stream4}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga9d4c5bac7bdcdb23b4d38186e918ae9e}{DMA\_FLAG\_TEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\_Stream1}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga9d4c5bac7bdcdb23b4d38186e918ae9e}{DMA\_FLAG\_TEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga9d4c5bac7bdcdb23b4d38186e918ae9e}{DMA\_FLAG\_TEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\_Stream5}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga9d4c5bac7bdcdb23b4d38186e918ae9e}{DMA\_FLAG\_TEIF1\_5}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga7801bd49cbbe19be612718965e8c675e}{DMA\_FLAG\_TEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\_Stream2}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga7801bd49cbbe19be612718965e8c675e}{DMA\_FLAG\_TEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga7801bd49cbbe19be612718965e8c675e}{DMA\_FLAG\_TEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\_Stream6}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga7801bd49cbbe19be612718965e8c675e}{DMA\_FLAG\_TEIF2\_6}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga7070307dcd59da45137962c521a06562}{DMA\_FLAG\_TEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\_Stream3}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga7070307dcd59da45137962c521a06562}{DMA\_FLAG\_TEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga7070307dcd59da45137962c521a06562}{DMA\_FLAG\_TEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}}))?\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga7070307dcd59da45137962c521a06562}{DMA\_FLAG\_TEIF3\_7}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}{BDMA\_Channel0}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga33d1435a80c7e6f7bb7d4e26f126b09c}{BDMA\_FLAG\_TE0}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga9cf6fe178116c32bd0792b08d1f73d4a}{BDMA\_Channel1}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gaa993bbba178c15d6f3decb6f894cb98d}{BDMA\_FLAG\_TE1}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gadd2937e4691bf699087a2c300705771a}{BDMA\_Channel2}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga4947f21d5a29bfbd23ef4936576f8d28}{BDMA\_FLAG\_TE2}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa01094ff11e92b2012b11614911938ef}{BDMA\_Channel3}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga37c1261a0965198c7bc9a8ad48d4333b}{BDMA\_FLAG\_TE3}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga0f1095ffbf84c930755875173380efc9}{BDMA\_Channel4}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_gaf75b33f0b6bd5b2c680e669637a695cc}{BDMA\_FLAG\_TE4}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gaa22cb027211514c9ac1612668beba19f}{BDMA\_Channel5}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga04244486d64cd92182cb0dd0f2481c31}{BDMA\_FLAG\_TE5}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gae3dae069c622c35fc807b013be2615b5}{BDMA\_Channel6}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga76240f3460fc23b76a4057b485d73ccd}{BDMA\_FLAG\_TE6}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ ((uint32\_t)((\_\_HANDLE\_\_)-\/>Instance)\ ==\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga8569bf7c03dd078616e188c7e0f6a3c0}{BDMA\_Channel7}}))?\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga5fdf4cd425748057dd55fe3eb4665d19}{BDMA\_FLAG\_TE7}}\ \ \ :\(\backslash\)}
\DoxyCodeLine{\ (uint32\_t)0x00000000)}

\end{DoxyCode}


Return the current DMA Stream transfer error flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & specified transfer error flag index. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00892}{892}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_gaadcee34f0999c8eafd37de2f69daa0ac}\label{group___d_m_a___exported___macros_gaadcee34f0999c8eafd37de2f69daa0ac}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_RESET\_HANDLE\_STATE@{\_\_HAL\_DMA\_RESET\_HANDLE\_STATE}}
\index{\_\_HAL\_DMA\_RESET\_HANDLE\_STATE@{\_\_HAL\_DMA\_RESET\_HANDLE\_STATE}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_RESET\_HANDLE\_STATE}{\_\_HAL\_DMA\_RESET\_HANDLE\_STATE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+RESET}})}



Reset DMA handle state. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the DMA handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00677}{677}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga448a8f809df86ccffae200ffd33d0a82}\label{group___d_m_a___exported___macros_ga448a8f809df86ccffae200ffd33d0a82}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_SET\_COUNTER@{\_\_HAL\_DMA\_SET\_COUNTER}}
\index{\_\_HAL\_DMA\_SET\_COUNTER@{\_\_HAL\_DMA\_SET\_COUNTER}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_SET\_COUNTER}{\_\_HAL\_DMA\_SET\_COUNTER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+SET\+\_\+\+COUNTER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}((\_\_HANDLE\_\_)-\/>Instance))?\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>NDTR\ =\ (uint16\_t)(\_\_COUNTER\_\_))\ :\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CNDTR\ =\ (uint16\_t)(\_\_COUNTER\_\_)))}

\end{DoxyCode}


Writes the number of data units to be transferred on the DMA Stream. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & DMA handle \\
\hline
{\em \+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+} & Number of data units to be transferred (from 0 to 65535) Number of data items depends only on the Peripheral data format.\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If Peripheral data format is Bytes\+: number of data units is equal to total number of bytes to be transferred.

If Peripheral data format is Half-\/\+Word\+: number of data units is equal to total number of bytes to be transferred / 2.

If Peripheral data format is Word\+: number of data units is equal to total number of bytes to be transferred / 4.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em The} & number of remaining data units in the current DMAy Streamx transfer. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01156}{1156}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_gaaa6db3b6d5a3382ec0f763a10b6f9369}\label{group___d_m_a___exported___macros_gaaa6db3b6d5a3382ec0f763a10b6f9369}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_STREAM\_DISABLE\_IT@{\_\_HAL\_DMA\_STREAM\_DISABLE\_IT}}
\index{\_\_HAL\_DMA\_STREAM\_DISABLE\_IT@{\_\_HAL\_DMA\_STREAM\_DISABLE\_IT}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_STREAM\_DISABLE\_IT}{\_\_HAL\_DMA\_STREAM\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((\_\_INTERRUPT\_\_)\ !=\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}})?\ \(\backslash\)}
\DoxyCodeLine{(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CR\ \&=\ \string~(\_\_INTERRUPT\_\_))\ :\ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>FCR\ \&=\ \string~(\_\_INTERRUPT\_\_)))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01097}{1097}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga8a533441ac435e67f8900ea093cedc62}\label{group___d_m_a___exported___macros_ga8a533441ac435e67f8900ea093cedc62}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_STREAM\_ENABLE\_IT@{\_\_HAL\_DMA\_STREAM\_ENABLE\_IT}}
\index{\_\_HAL\_DMA\_STREAM\_ENABLE\_IT@{\_\_HAL\_DMA\_STREAM\_ENABLE\_IT}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_STREAM\_ENABLE\_IT}{\_\_HAL\_DMA\_STREAM\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((\_\_INTERRUPT\_\_)\ !=\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}})?\ \(\backslash\)}
\DoxyCodeLine{(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CR\ |=\ (\_\_INTERRUPT\_\_))\ :\ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>FCR\ |=\ (\_\_INTERRUPT\_\_)))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01075}{1075}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_gac164d54cf97c4dc75a26844a2c5f2f20}\label{group___d_m_a___exported___macros_gac164d54cf97c4dc75a26844a2c5f2f20}} 
\index{DMA Exported Macros@{DMA Exported Macros}!\_\_HAL\_DMA\_STREAM\_GET\_IT\_SOURCE@{\_\_HAL\_DMA\_STREAM\_GET\_IT\_SOURCE}}
\index{\_\_HAL\_DMA\_STREAM\_GET\_IT\_SOURCE@{\_\_HAL\_DMA\_STREAM\_GET\_IT\_SOURCE}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DMA\_STREAM\_GET\_IT\_SOURCE}{\_\_HAL\_DMA\_STREAM\_GET\_IT\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_INTERRUPT\_\_)\ !=\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}})?\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>CR\ \&\ (\_\_INTERRUPT\_\_))\ :\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)(\_\_HANDLE\_\_)-\/>Instance)-\/>FCR\ \&\ (\_\_INTERRUPT\_\_)))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01119}{1119}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}\label{group___d_m_a___exported___macros_ga04039af9ae2375f5774d44ab4833628c}} 
\index{DMA Exported Macros@{DMA Exported Macros}!DMA\_TO\_BDMA\_IT@{DMA\_TO\_BDMA\_IT}}
\index{DMA\_TO\_BDMA\_IT@{DMA\_TO\_BDMA\_IT}!DMA Exported Macros@{DMA Exported Macros}}
\doxysubsubsection{\texorpdfstring{DMA\_TO\_BDMA\_IT}{DMA\_TO\_BDMA\_IT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+TO\+\_\+\+BDMA\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+DMA\+\_\+\+IT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((((\_\_DMA\_IT\_\_)\ \&\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}))\ ==\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}))\ ?\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}}\ |\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}})\ :\(\backslash\)}
\DoxyCodeLine{\ (((\_\_DMA\_IT\_\_)\ \&\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}))\ ==\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}))\ ?\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}})\ :\(\backslash\)}
\DoxyCodeLine{\ (((\_\_DMA\_IT\_\_)\ \&\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}))\ ==\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}))\ ?\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}}\ |\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}})\ \ :\(\backslash\)}
\DoxyCodeLine{\ (((\_\_DMA\_IT\_\_)\ \&\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}))\ ==\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}))\ ?\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}}\ |\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}})\ \ :\(\backslash\)}
\DoxyCodeLine{\ ((\_\_DMA\_IT\_\_)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}})\ ?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((\_\_DMA\_IT\_\_)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}})\ ?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}}\ :\(\backslash\)}
\DoxyCodeLine{\ ((\_\_DMA\_IT\_\_)\ ==\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}})\ ?\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}}\ :\(\backslash\)}
\DoxyCodeLine{\ (uint32\_t)0x00000000)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l01061}{1061}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

