# riscv-isa-emu
Template code for a RISC-V ISA emulator lab project

Modify the template (template.py) to support the following RISC-V RV32I commands:

Format				
R-Format	ADD	SUB		
I-Format	ADDI	LW	JALR	
S-Format	SW			
B-Format	BEQ	BNE	BLT	BGE
U-Format	LUI			
J-Format	JAL			


