// Seed: 2968505943
module module_0;
  id_1(
      id_2, id_2 + id_2
  );
  assign id_1 = id_1;
  id_3(
      {1{1 == 1'd0}}, 1, ~1'd0
  );
  wire id_4;
  always begin : LABEL_0
    id_2 = 1'b0;
  end
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  supply1 id_7 = id_1;
endmodule
module module_2 ();
  assign id_1 = 1'h0;
  module_0 modCall_1 ();
  wire id_2 = -id_1;
  wire id_3;
  wire id_4;
endmodule
