// Seed: 2272936515
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output uwire id_3,
    output tri id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    input wor id_7
);
  assign id_3 = 1;
  uwire id_9;
  assign id_9 = id_2;
  wire id_10;
  module_0(
      id_1, id_5, id_4, id_9, id_9
  );
  wire id_11, id_12, id_13, id_14;
  assign id_6 = id_0;
  nor (id_3, id_0, id_7, id_10, id_2);
endmodule
