// Seed: 3025533867
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  logic [-1 : 1] id_6 = -1, id_7;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd70
) (
    input  wand  id_0,
    output logic id_1,
    input  wire  _id_2
);
  id_4 :
  assert property (@(posedge id_2 < id_2) -1)
  else id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire [id_2 : 1] id_5;
endmodule
