<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: dev/storage/ide_wdcreg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5fc0168d11760b9445bd29fa15d9290f.html">dev</a></li><li class="navelem"><a class="el" href="dir_480ef506d122e6bbda0931b55edca16f.html">storage</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ide_wdcreg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ide__wdcreg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*      $OpenBSD: wdcreg.h,v 1.13 2004/09/24 07:05:44 grange Exp $     */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*      $NetBSD: wdcreg.h,v 1.22 1999/03/07 14:02:54 bouyer Exp $       */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/*-</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright (c) 1991 The Regents of the University of California</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * This code is derived from software contributed to Berkeley by</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * William Jolitz.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 3. Neither the name of the University nor the names of its contributors</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *      @(#)wdreg.h     7.1 (Berkeley) 5/9/91</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef _DEV_IC_WDCREG_H_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define _DEV_IC_WDCREG_H_</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Controller register (wdr_ctlr)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a867e76a9da692e71cc84482cc3930c5a">   44</a></span>&#160;<span class="preprocessor">#define WDCTL_4BIT      0x08    </span><span class="comment">/* use four head bits (wd1003) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a3f3dbfac19193e88849d97a117e1a65f">   45</a></span>&#160;<span class="preprocessor">#define WDCTL_RST       0x04    </span><span class="comment">/* reset the controller */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a5292afed774685fdc2eef35317fa90a9">   46</a></span>&#160;<span class="preprocessor">#define WDCTL_IDS       0x02    </span><span class="comment">/* disable controller interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * Status bits.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ad22aa72f2325e268aab5f459a2cbb8be">   51</a></span>&#160;<span class="preprocessor">#define WDCS_BSY        0x80    </span><span class="comment">/* busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ab2f178f179a1c0e3759e95a3977f0604">   52</a></span>&#160;<span class="preprocessor">#define WDCS_DRDY       0x40    </span><span class="comment">/* drive ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a4ddfe356bedb1e87dee5bf5df7b7ccd8">   53</a></span>&#160;<span class="preprocessor">#define WDCS_DWF        0x20    </span><span class="comment">/* drive write fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ac12f26fb8ec82710bf464c80d9a44625">   54</a></span>&#160;<span class="preprocessor">#define WDCS_DSC        0x10    </span><span class="comment">/* drive seek complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a57938f2ba824d30ee5f8e5327d4e07c2">   55</a></span>&#160;<span class="preprocessor">#define WDCS_DRQ        0x08    </span><span class="comment">/* data request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a84d1b2b7e055835bebba17dc381c1fc9">   56</a></span>&#160;<span class="preprocessor">#define WDCS_CORR       0x04    </span><span class="comment">/* corrected data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a7a731be2b01e980be8cc908c7b75fbf8">   57</a></span>&#160;<span class="preprocessor">#define WDCS_IDX        0x02    </span><span class="comment">/* index */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aab3b6d55e3b18fe587eb99e93c35c717">   58</a></span>&#160;<span class="preprocessor">#define WDCS_ERR        0x01    </span><span class="comment">/* error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a9c63493499e5a6ac3974992c7486b0bd">   59</a></span>&#160;<span class="preprocessor">#define WDCS_BITS       &quot;\020\010BSY\007DRDY\006DWF\005DSC\004DRQ\003CORR\002IDX\001ERR&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * Error bits.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a88e47082c295a9d76db3f63910f3d5af">   64</a></span>&#160;<span class="preprocessor">#define WDCE_BBK        0x80    </span><span class="comment">/* bad block detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ad7e2b9b8c73c9f0cb1b2c71d5ef1145e">   65</a></span>&#160;<span class="preprocessor">#define WDCE_CRC        0x80    </span><span class="comment">/* CRC error (Ultra-DMA only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a4bd9b81ac2a86eb2668efb775b51baad">   66</a></span>&#160;<span class="preprocessor">#define WDCE_UNC        0x40    </span><span class="comment">/* uncorrectable data error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a206ab4927d0657fbe9e141b0427e2b2d">   67</a></span>&#160;<span class="preprocessor">#define WDCE_MC         0x20    </span><span class="comment">/* media changed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aaa03b4152a0f2b8d1ea24eefb63873c3">   68</a></span>&#160;<span class="preprocessor">#define WDCE_IDNF       0x10    </span><span class="comment">/* id not found */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a8899b8f716a66e938a730a9bf670b2d4">   69</a></span>&#160;<span class="preprocessor">#define WDCE_MCR        0x08    </span><span class="comment">/* media change requested */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#abacc6ab23b72dbeacdf24ee3f0a9c1c2">   70</a></span>&#160;<span class="preprocessor">#define WDCE_ABRT       0x04    </span><span class="comment">/* aborted command */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a697b201770cc94099643f9ab819567ef">   71</a></span>&#160;<span class="preprocessor">#define WDCE_TK0NF      0x02    </span><span class="comment">/* track 0 not found */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a47b1bb942e38bed14d274d51c2f13611">   72</a></span>&#160;<span class="preprocessor">#define WDCE_AMNF       0x01    </span><span class="comment">/* address mark not found */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * Commands for Disk Controller.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a632966d152816fd58898d00ae32950dd">   77</a></span>&#160;<span class="preprocessor">#define WDCC_NOP        0x00    </span><span class="comment">/* NOP - Always fail with &quot;aborted command&quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a26b5fe1b5cc08772bc205c57fdf9fa85">   78</a></span>&#160;<span class="preprocessor">#define WDCC_RECAL      0x10    </span><span class="comment">/* disk restore code -- resets cntlr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a995f75aa9086c9fa656d501e4e74b913">   80</a></span>&#160;<span class="preprocessor">#define WDCC_READ       0x20    </span><span class="comment">/* disk read code */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a68d5e6a88abaa0bb9dbbdd23602d5093">   81</a></span>&#160;<span class="preprocessor">#define WDCC_WRITE      0x30    </span><span class="comment">/* disk write code */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a1ab37368f56f8e12da10a62a76f2d363">   82</a></span>&#160;<span class="preprocessor">#define WDCC__LONG      0x02    </span><span class="comment">/* modifier -- access ecc bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a3ff053f22bfbdab264b1cace9807a6f1">   83</a></span>&#160;<span class="preprocessor">#define WDCC__NORETRY   0x01    </span><span class="comment">/* modifier -- no retrys */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a6bf85280525480adb293a22c68e80cd2">   85</a></span>&#160;<span class="preprocessor">#define WDCC_FORMAT     0x50    </span><span class="comment">/* disk format code */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a0741785c7fabeccd3c28e5d7895b0d19">   86</a></span>&#160;<span class="preprocessor">#define WDCC_DIAGNOSE   0x90    </span><span class="comment">/* controller diagnostic */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a54e76d5ae6bee80e20b716eea92cb9c0">   87</a></span>&#160;<span class="preprocessor">#define WDCC_IDP        0x91    </span><span class="comment">/* initialize drive parameters */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aefdce95322df2345b53b4b408f59542d">   89</a></span>&#160;<span class="preprocessor">#define WDCC_READMULTI  0xc4    </span><span class="comment">/* read multiple */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a8211713a46df435f588690f789b85c09">   90</a></span>&#160;<span class="preprocessor">#define WDCC_WRITEMULTI 0xc5    </span><span class="comment">/* write multiple */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#acd790193b9261c0f92aa8ffe0ea934c1">   91</a></span>&#160;<span class="preprocessor">#define WDCC_SETMULTI   0xc6    </span><span class="comment">/* set multiple mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a64e87b43178f69142266774d1a9c8720">   93</a></span>&#160;<span class="preprocessor">#define WDCC_READDMA    0xc8    </span><span class="comment">/* read with DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a14148616f852bb79667168028c336b9b">   94</a></span>&#160;<span class="preprocessor">#define WDCC_WRITEDMA   0xca    </span><span class="comment">/* write with DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a686535f15ba58071224fe8606e76c19b">   96</a></span>&#160;<span class="preprocessor">#define WDCC_ACKMC      0xdb    </span><span class="comment">/* acknowledge media change */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ac9214b637ac7c13ca802d75ee104fc9c">   97</a></span>&#160;<span class="preprocessor">#define WDCC_LOCK       0xde    </span><span class="comment">/* lock drawer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aa202f4ebd9c2430fe2fcfbc84acb181b">   98</a></span>&#160;<span class="preprocessor">#define WDCC_UNLOCK     0xdf    </span><span class="comment">/* unlock drawer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a85dc152b679c3fd8be5e087347ec14ea">  100</a></span>&#160;<span class="preprocessor">#define WDCC_FLUSHCACHE 0xe7    </span><span class="comment">/* Flush cache */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a6861fb2443b2f73f98542b367dd45ec7">  101</a></span>&#160;<span class="preprocessor">#define WDCC_IDENTIFY   0xec    </span><span class="comment">/* read parameters from controller */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#adc8288b7b273c10c0c44231fb8a35236">  102</a></span>&#160;<span class="preprocessor">#define SET_FEATURES    0xef    </span><span class="comment">/* set features */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ac1dc601846eeed7cb3138c582808f994">  104</a></span>&#160;<span class="preprocessor">#define WDCC_IDLE       0xe3    </span><span class="comment">/* set idle timer &amp; enter idle mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a27340f2d9e516664636b952dbf215a60">  105</a></span>&#160;<span class="preprocessor">#define WDCC_IDLE_IMMED 0xe1    </span><span class="comment">/* enter idle mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a20230c5858ce39b9e428b4b8349ff943">  106</a></span>&#160;<span class="preprocessor">#define WDCC_SLEEP      0xe6    </span><span class="comment">/* enter sleep mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#adf9ab2f2ad37ef31ed4f492c63d9ea3b">  107</a></span>&#160;<span class="preprocessor">#define WDCC_STANDBY    0xe2    </span><span class="comment">/* set standby timer &amp; enter standby mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a3d91178e9327aea47f15e85d5a0b75a3">  108</a></span>&#160;<span class="preprocessor">#define WDCC_STANDBY_IMMED 0xe0 </span><span class="comment">/* enter standby mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ae10a9c54479a0b068f0232403e33bf86">  109</a></span>&#160;<span class="preprocessor">#define WDCC_CHECK_PWR  0xe5    </span><span class="comment">/* check power mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#affa238c314a93a739d8719ad43cc6812">  111</a></span>&#160;<span class="preprocessor">#define WDCC_READ_EXT           0x24 </span><span class="comment">/* read 48-bit addressing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ae3d477c4979ba0d2300b5a2490ba612e">  112</a></span>&#160;<span class="preprocessor">#define WDCC_WRITE_EXT          0x34 </span><span class="comment">/* write 48-bit addressing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#abd7c82ac91dd8df769d96d6904ad7982">  114</a></span>&#160;<span class="preprocessor">#define WDCC_READMULTI_EXT      0x29 </span><span class="comment">/* read multiple 48-bit addressing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a29c75204316573e404a77d19dbc8093d">  115</a></span>&#160;<span class="preprocessor">#define WDCC_WRITEMULTI_EXT     0x39 </span><span class="comment">/* write multiple 48-bit addressing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aef05a88742ea670ab10ef4fef0c6818f">  117</a></span>&#160;<span class="preprocessor">#define WDCC_READDMA_EXT        0x25 </span><span class="comment">/* read 48-bit addressing with DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#abde88d734ac888136106abde18af76d2">  118</a></span>&#160;<span class="preprocessor">#define WDCC_WRITEDMA_EXT       0x35 </span><span class="comment">/* write 48-bit addressing with DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a1dc019a2c608d9a90cf5e94a1836fba5">  120</a></span>&#160;<span class="preprocessor">#define WDCC_FLUSHCACHE_EXT     0xea </span><span class="comment">/* 48-bit addressing flush cache */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* Subcommands for SET_FEATURES (features register ) */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a84b147db88807fd5429ceb469ebbe498">  123</a></span>&#160;<span class="preprocessor">#define WDSF_8BIT_PIO_EN        0x01 </span><span class="comment">/* Enable 8bit PIO (CFA featureset) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a72ac57088ada5c22a1382e6ec5d393b0">  124</a></span>&#160;<span class="preprocessor">#define WDSF_EN_WR_CACHE        0x02</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a190a2fbd7e44526c503c8a63ba662744">  125</a></span>&#160;<span class="preprocessor">#define WDSF_SET_MODE           0x03</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a5c3848996336176ffed1bbcb93bdd4f4">  126</a></span>&#160;<span class="preprocessor">#define WDSF_REASSIGN_EN        0x04 </span><span class="comment">/* Obsolete in ATA-6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#af8ec4b308da2e49c017b4f6761a5182a">  127</a></span>&#160;<span class="preprocessor">#define WDSF_APM_EN             0x05 </span><span class="comment">/* Enable Adv. Power Management */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a1e9ff1596ff9c33b5969dc0937eed32f">  128</a></span>&#160;<span class="preprocessor">#define WDSF_PUIS_EN            0x06 </span><span class="comment">/* Enable Power-Up In Standby */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ad2bf0435a4b10eb695c5d76d9ccde62f">  129</a></span>&#160;<span class="preprocessor">#define WDSF_PUIS_SPINUP        0x07 </span><span class="comment">/* Power-Up In Standby spin-up */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ae235be2e914faa181229f8f2bcda5093">  130</a></span>&#160;<span class="preprocessor">#define WDSF_CFA_MODE1_EN       0x0A </span><span class="comment">/* Enable CFA power mode 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ad3675cedb6e593c7b3b430df6bc7c277">  131</a></span>&#160;<span class="preprocessor">#define WDSF_RMSN_DS            0x31 </span><span class="comment">/* Disable Removable Media Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a964c8525f7932c170472364c6eed2faa">  132</a></span>&#160;<span class="preprocessor">#define WDSF_RETRY_DS           0x33 </span><span class="comment">/* Obsolete in ATA-6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a11809107f270da4ce81e692ad2978639">  133</a></span>&#160;<span class="preprocessor">#define WDSF_AAM_EN             0x42 </span><span class="comment">/* Enable Autom. Acoustic Management */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a00142a523dd623dd85754e1026d184e1">  134</a></span>&#160;<span class="preprocessor">#define WDSF_SET_CACHE_SGMT     0x54 </span><span class="comment">/* Obsolete in ATA-6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a05c29008990f2c158f2578669c0c22d7">  135</a></span>&#160;<span class="preprocessor">#define WDSF_READAHEAD_DS       0x55 </span><span class="comment">/* Disable read look-ahead */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ae15b60aa3fbe148f12e9c938c74cc8c7">  136</a></span>&#160;<span class="preprocessor">#define WDSF_RLSE_EN            0x5D </span><span class="comment">/* Enable release interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a5c3b1bb830cf61c8ffd3cd443758488e">  137</a></span>&#160;<span class="preprocessor">#define WDSF_SRV_EN             0x5E </span><span class="comment">/* Enable SERVICE interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#af7fd50d4e88c6287576f481bf1d08ceb">  138</a></span>&#160;<span class="preprocessor">#define WDSF_POD_DS             0x66</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a017d3c44022736067ca5519adab36515">  139</a></span>&#160;<span class="preprocessor">#define WDSF_ECC_DS             0x77</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a0aaa80b2a2006a48f4c728cad4dc853c">  140</a></span>&#160;<span class="preprocessor">#define WDSF_8BIT_PIO_DS        0x81 </span><span class="comment">/* Disable 8bit PIO (CFA featureset) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aec1cf64cc56f767b826ab11964696515">  141</a></span>&#160;<span class="preprocessor">#define WDSF_WRITE_CACHE_DS     0x82</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a41ee19455695ba4b31c8ac1a1f063aae">  142</a></span>&#160;<span class="preprocessor">#define WDSF_REASSIGN_DS        0x84</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#abded5fe4e6b5f7d4bc8077b028764e7e">  143</a></span>&#160;<span class="preprocessor">#define WDSF_APM_DS             0x85 </span><span class="comment">/* Disable Adv. Power Management */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a158a313c223af7e2433b9a1e0249ec12">  144</a></span>&#160;<span class="preprocessor">#define WDSF_PUIS_DS            0x86 </span><span class="comment">/* Disable Power-Up In Standby */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#afde85b6ddd10d444c41acd9069175a9c">  145</a></span>&#160;<span class="preprocessor">#define WDSF_ECC_EN             0x88</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ae4eebd68f70c6ec318aaaf0dbebdf0d2">  146</a></span>&#160;<span class="preprocessor">#define WDSF_CFA_MODE1_DS       0x8A </span><span class="comment">/* Disable CFA power mode 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a44bbf0f7875021faf90816882befa305">  147</a></span>&#160;<span class="preprocessor">#define WDSF_RMSN_EN            0x95 </span><span class="comment">/* Enable Removable Media Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aeed164a0741c840c55379757086c87ff">  148</a></span>&#160;<span class="preprocessor">#define WDSF_RETRY_EN           0x99 </span><span class="comment">/* Obsolete in ATA-6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a3e1ff50f2e7fa8a0267ec5971539d20e">  149</a></span>&#160;<span class="preprocessor">#define WDSF_SET_CURRENT        0x9A </span><span class="comment">/* Obsolete in ATA-6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ad537b8420ebcf2227c94a9bfd64bbcb6">  150</a></span>&#160;<span class="preprocessor">#define WDSF_READAHEAD_EN       0xAA</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a20be5241d4aff755164df460b7908c99">  151</a></span>&#160;<span class="preprocessor">#define WDSF_PREFETCH_SET       0xAB </span><span class="comment">/* Obsolete in ATA-6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#acb00b44699cda4ed9a01788de48d52ed">  152</a></span>&#160;<span class="preprocessor">#define WDSF_AAM_DS             0xC2 </span><span class="comment">/* Disable Autom. Acoustic Management */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a7bd8776dc818667a0809acda3206d589">  153</a></span>&#160;<span class="preprocessor">#define WDSF_POD_EN             0xCC</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a41ac444525619d075554c6c515c14314">  154</a></span>&#160;<span class="preprocessor">#define WDSF_RLSE_DS            0xDD </span><span class="comment">/* Disable release interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a1fa448f3118462132fc74f775f2661eb">  155</a></span>&#160;<span class="preprocessor">#define WDSF_SRV_DS             0xDE </span><span class="comment">/* Disable SERVICE interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a073cff2051ca586072e346e7d0579f2b">  156</a></span>&#160;<span class="preprocessor">#define WDSF_READ_NATIVE_MAX    0xF8</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a4ad9bd2847e495212a253ebd5aab1221">  157</a></span>&#160;<span class="preprocessor">#define WDSF_SEEK               0x70</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a0b413d360a633759135a265e31d5c90c">  158</a></span>&#160;<span class="preprocessor">#define WDSF_VERIFY             0x40</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* parameters uploaded to device/heads register */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a3349b825cba1e40d5bbc91f3ce28aa74">  161</a></span>&#160;<span class="preprocessor">#define WDSD_IBM        0xa0    </span><span class="comment">/* forced to 512 byte sector, ecc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a181e02345bd5e1d703e785c67a4ae461">  162</a></span>&#160;<span class="preprocessor">#define WDSD_CHS        0x00    </span><span class="comment">/* cylinder/head/sector addressing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aabb465eb25a2a0a69fe8c8383be4095e">  163</a></span>&#160;<span class="preprocessor">#define WDSD_LBA        0x40    </span><span class="comment">/* logical block addressing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Commands for ATAPI devices */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a7244b0432563986af832392aeabb732f">  166</a></span>&#160;<span class="preprocessor">#define ATAPI_CHECK_POWER_MODE  0xe5</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a91f7241dc8493a4b45535a13aa559237">  167</a></span>&#160;<span class="preprocessor">#define ATAPI_EXEC_DRIVE_DIAGS  0x90</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a30645eee79be499ac079758923bad465">  168</a></span>&#160;<span class="preprocessor">#define ATAPI_IDLE_IMMEDIATE    0xe1</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a8256a089cb696e89fc6a4301f12369a2">  169</a></span>&#160;<span class="preprocessor">#define ATAPI_NOP               0x00</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a8f30ce9ddde1283e34ae5942fd7f9dce">  170</a></span>&#160;<span class="preprocessor">#define ATAPI_PKT_CMD           0xa0</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a0757db18e6289a1ee949ef73842c65de">  171</a></span>&#160;<span class="preprocessor">#define ATAPI_IDENTIFY_DEVICE   0xa1</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a981a59dbe932f67beb717345e32feb21">  172</a></span>&#160;<span class="preprocessor">#define ATAPI_SOFT_RESET        0x08</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a74cbda908ef25bc8de84e6ad703f523f">  173</a></span>&#160;<span class="preprocessor">#define ATAPI_DEVICE_RESET      0x08 </span><span class="comment">/* ATA/ATAPI-5 name for soft reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ab6b26c69587cfba0e2b044a06c99d337">  174</a></span>&#160;<span class="preprocessor">#define ATAPI_SLEEP             0xe6</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a6337b1df5f88625fdaae8014e37eed3d">  175</a></span>&#160;<span class="preprocessor">#define ATAPI_STANDBY_IMMEDIATE 0xe0</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a8ad12b8978ee3db408c42542cd13cd8f">  176</a></span>&#160;<span class="preprocessor">#define ATAPI_SMART             0xB0 </span><span class="comment">/* SMART operations */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#aecabb9cb0d0474506aa9249f15c8884b">  177</a></span>&#160;<span class="preprocessor">#define ATAPI_SETMAX            0xF9 </span><span class="comment">/* Set Max Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a006ba45e2fcce40cade6ba6a69a3f390">  178</a></span>&#160;<span class="preprocessor">#define ATAPI_WRITEEXT          0x34 </span><span class="comment">/* Write sectors Ext */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#ac4034a62732658bf24260d67aee21127">  179</a></span>&#160;<span class="preprocessor">#define ATAPI_SETMAXEXT         0x37 </span><span class="comment">/* Set Max Address Ext */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a5f53af87b5c9c5a78eb6498ee209fbb5">  180</a></span>&#160;<span class="preprocessor">#define ATAPI_WRITEMULTIEXT     0x39 </span><span class="comment">/* Write Multi Ext */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* Bytes used by ATAPI_PACKET_COMMAND ( feature register) */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a441fb15ecebc25ddb87d0fe2682dbaa1">  183</a></span>&#160;<span class="preprocessor">#define ATAPI_PKT_CMD_FTRE_DMA  0x01</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a78b10ef7e849a362b1242ed97e756267">  184</a></span>&#160;<span class="preprocessor">#define ATAPI_PKT_CMD_FTRE_OVL  0x02</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* ireason */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a6aea0d4d44d88562cecfba69e17df8ac">  187</a></span>&#160;<span class="preprocessor">#define WDCI_CMD        0x01 </span><span class="comment">/* command(1) or data(0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#acd6e4ef9562d1e8aa2c79a59c0ea2c09">  188</a></span>&#160;<span class="preprocessor">#define WDCI_IN         0x02 </span><span class="comment">/* transfer to(1) or from(0) the host */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a982486dee21fa387b857a40861b1fe5b">  189</a></span>&#160;<span class="preprocessor">#define WDCI_RELEASE    0x04 </span><span class="comment">/* bus released until completion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a5b9567cb2f277c22f1464d7090968d90">  191</a></span>&#160;<span class="preprocessor">#define PHASE_CMDOUT    (WDCS_DRQ | WDCI_CMD)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a7ce0f34b7d83e8840e3ab34071fcb733">  192</a></span>&#160;<span class="preprocessor">#define PHASE_DATAIN    (WDCS_DRQ | WDCI_IN)</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#acf1b4466e38c8e0f3d7071b185876ca8">  193</a></span>&#160;<span class="preprocessor">#define PHASE_DATAOUT   WDCS_DRQ</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a93fd580c80d0aff5dbc474e04d155bf4">  194</a></span>&#160;<span class="preprocessor">#define PHASE_COMPLETED (WDCI_IN | WDCI_CMD)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="ide__wdcreg_8h.html#a688b04ba5c5bac044a5eba421f6267bd">  195</a></span>&#160;<span class="preprocessor">#define PHASE_ABORTED   0</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* !_DEV_IC_WDCREG_H_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:08 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
