#-----------------------------------------------------------
# Vivado v2014.4_63036 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 23 10:58:38 2015
# Process ID: 6380
# Log file: D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/top.vds
# Journal file: D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.cache/wt [current_project]
# set_property parent.project_path D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files -quiet D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/bufferram_synth_1/bufferram.dcp
# set_property used_in_implementation false [get_files D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/bufferram_synth_1/bufferram.dcp]
# add_files D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/system_axi_ahblite_bridge_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc]
# set_property used_in_implementation false [get_files -all d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_1_1/system_axi_ahblite_bridge_1_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/system_ooc.xdc]
# set_property is_locked true [get_files D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib {
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/vertical.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/rgb.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/horizontal.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/g2m.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/BRAMCtrl.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/TFTLCDCtrl.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/register_set.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/AHB2PORT1RAM.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/imports/hdl/system_wrapper.v
#   D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/top.v
# }
# read_xdc D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc
# set_property used_in_implementation false [get_files D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file top.hwdef }
# synth_design -top top -part xc7z020clg484-1
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/rgb.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port HRESETn is not allowed [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/AHB2PORT1RAM.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 296.219 ; gain = 134.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:782]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'system_axi_ahblite_bridge_0_0' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/synth/system_axi_ahblite_bridge_0_0.vhd:112]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: system_axi_ahblite_bridge_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_ahblite_bridge' declared at 'd:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_ahblite_bridge.vhd:261' bound to instance 'U0' of component 'axi_ahblite_bridge' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/synth/system_axi_ahblite_bridge_0_0.vhd:234]
INFO: [Synth 8-638] synthesizing module 'axi_ahblite_bridge__parameterized0' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_ahblite_bridge.vhd:361]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: system_axi_ahblite_bridge_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_ahblite_bridge.vhd:275]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_ahblite_bridge.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_slv_if' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_slv_if.vhd:190]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ahb_wr_request_reg' into 'AWREADY_i_reg' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_slv_if.vhd:1061]
INFO: [Synth 8-4471] merging register 'ahb_rd_request_reg' into 'ARREADY_i_reg' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_slv_if.vhd:1060]
INFO: [Synth 8-256] done synthesizing module 'axi_slv_if' (3#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_slv_if.vhd:190]
INFO: [Synth 8-638] synthesizing module 'ahb_mstr_if' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/ahb_mstr_if.vhd:155]
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
INFO: [Synth 8-4512] found unpartitioned construct node [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/ahb_mstr_if.vhd:985]
INFO: [Synth 8-4512] found unpartitioned construct node [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/ahb_mstr_if.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'ahb_mstr_if' (4#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/ahb_mstr_if.vhd:155]
INFO: [Synth 8-638] synthesizing module 'time_out' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/time_out.vhd:118]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'time_out' (5#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/time_out.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_ahblite_bridge__parameterized0' (6#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_ahblite_bridge.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ahblite_bridge_0_0' (7#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_0_0/synth/system_axi_ahblite_bridge_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'system_axi_ahblite_bridge_1_1' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_1_1/synth/system_axi_ahblite_bridge_1_1.vhd:112]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: system_axi_ahblite_bridge_1_1 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_ahblite_bridge' declared at 'd:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_ahblite_bridge.vhd:261' bound to instance 'U0' of component 'axi_ahblite_bridge' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_1_1/synth/system_axi_ahblite_bridge_1_1.vhd:234]
INFO: [Synth 8-638] synthesizing module 'axi_ahblite_bridge__parameterized2' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_ahblite_bridge.vhd:361]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: system_axi_ahblite_bridge_1_1 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ahblite_bridge__parameterized2' (7#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/axi_ahblite_bridge.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ahblite_bridge_1_1' (8#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_axi_ahblite_bridge_1_1/synth/system_axi_ahblite_bridge_1_1.vhd:112]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (9#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (10#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (11#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (12#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (13#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (14#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0' (15#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'system_proc_sys_reset_0' requires 10 connections, but only 7 given [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:1202]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (16#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (17#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (18#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (19#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:409]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (20#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_0' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:1474]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IK3G2O' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:397]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (21#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (22#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 79 connections, but only 75 given [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:704]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IK3G2O' (23#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:397]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_0' (24#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:1474]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_1_1' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:1869]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5HD74L' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (25#1) [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_1' requires 79 connections, but only 75 given [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:319]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5HD74L' (26#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_1_1' (27#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:1869]
INFO: [Synth 8-256] done synthesizing module 'system' (28#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/hdl/system.v:782]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (29#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'TFTLCDCtrl' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/TFTLCDCtrl.v:28]
INFO: [Synth 8-638] synthesizing module 'g2m' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/g2m.v:29]
INFO: [Synth 8-256] done synthesizing module 'g2m' (30#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/g2m.v:29]
INFO: [Synth 8-638] synthesizing module 'horizontal' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/horizontal.v:23]
INFO: [Synth 8-256] done synthesizing module 'horizontal' (31#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/horizontal.v:23]
INFO: [Synth 8-638] synthesizing module 'vertical' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/vertical.v:23]
INFO: [Synth 8-256] done synthesizing module 'vertical' (32#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/vertical.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/rgb.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb' (33#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/rgb.v:23]
INFO: [Synth 8-638] synthesizing module 'BRAMCtrl' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/BRAMCtrl.v:45]
	Parameter HSIZE bound to: 480 - type: integer 
	Parameter VSIZE bound to: 272 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAMCtrl' (34#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/BRAMCtrl.v:45]
INFO: [Synth 8-256] done synthesizing module 'TFTLCDCtrl' (35#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/TFTLCDCtrl.v:28]
WARNING: [Synth 8-689] width (17) of port connection 'BRAMADDR' does not match port width (18) of module 'TFTLCDCtrl' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/top.v:138]
INFO: [Synth 8-638] synthesizing module 'AHB2PORT1RAM' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/AHB2PORT1RAM.v:1]
INFO: [Synth 8-638] synthesizing module 'bufferram' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/.Xil/Vivado-6380-huins-PC/realtime/bufferram_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'bufferram' (36#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/.Xil/Vivado-6380-huins-PC/realtime/bufferram_stub.v:7]
WARNING: [Synth 8-689] width (2) of port connection 'wea' does not match port width (1) of module 'bufferram' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/AHB2PORT1RAM.v:127]
WARNING: [Synth 8-689] width (4) of port connection 'web' does not match port width (1) of module 'bufferram' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/AHB2PORT1RAM.v:133]
WARNING: [Synth 8-567] referenced signal 'PORT1HADDRREG' should be on the sensitivity list [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/AHB2PORT1RAM.v:86]
INFO: [Synth 8-256] done synthesizing module 'AHB2PORT1RAM' (37#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/AHB2PORT1RAM.v:1]
WARNING: [Synth 8-689] width (17) of port connection 'port2addr' does not match port width (32) of module 'AHB2PORT1RAM' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/top.v:168]
INFO: [Synth 8-638] synthesizing module 'register_set' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/register_set.v:2]
WARNING: [Synth 8-567] referenced signal 'curr_ext' should be on the sensitivity list [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/register_set.v:77]
INFO: [Synth 8-256] done synthesizing module 'register_set' (38#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/register_set.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'REG1' does not match port width (1) of module 'register_set' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/top.v:190]
INFO: [Synth 8-256] done synthesizing module 'top' (39#1) [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 406.848 ; gain = 245.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 406.848 ; gain = 245.551
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'usystem_wrapper/system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'usystem_wrapper/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'usystem_wrapper/system_i/proc_sys_reset'
Finished Parsing XDC File [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'usystem_wrapper/system_i/proc_sys_reset'
Parsing XDC File [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'usystem_wrapper/system_i/proc_sys_reset'
Finished Parsing XDC File [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'usystem_wrapper/system_i/proc_sys_reset'
Parsing XDC File [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc]
Parsing XDC File [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 647.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/processing_system7_0. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/axi_ahblite_bridge_0. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/processing_system7_0_axi_periph. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/proc_sys_reset. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/axi_ahblite_bridge_1. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/processing_system7_0_axi_periph_1. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/processing_system7_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/processing_system7_0/inst. (constraint file  D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.runs/synth_1/dont_touch.xdc, line 34).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_write_cs_reg' in module 'axi_slv_if'
INFO: [Synth 8-802] inferred FSM for state register 'axi_read_cs_reg' in module 'axi_slv_if'
ROM "axi_write_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "axi_write_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "axi_read_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "axi_read_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/axi_ahblite_bridge_v3_0/0a07a749/hdl/src/vhdl/ahb_mstr_if.vhd:758]
INFO: [Synth 8-802] inferred FSM for state register 'ahb_wr_rd_cs_reg' in module 'ahb_mstr_if'
ROM "ahb_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ahb_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ahb_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ahb_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ahb_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ahb_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ahb_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
ROM "next_reg0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "M_AHB_1_hresp" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "M_AHB_hresp" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3354] encoded FSM with state register 'axi_read_cs_reg' using encoding 'sequential' in module 'axi_slv_if'
INFO: [Synth 8-3354] encoded FSM with state register 'axi_write_cs_reg' using encoding 'sequential' in module 'axi_slv_if'
INFO: [Synth 8-3354] encoded FSM with state register 'ahb_wr_rd_cs_reg' using encoding 'sequential' in module 'ahb_mstr_if'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/rgb.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'G_reg' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/rgb.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/FINISH/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/sources_1/new/rgb.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	  15 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	  26 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 110   
	   5 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 14    
	  15 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_slv_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
Module ahb_mstr_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  15 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	  15 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
Module time_out 
Detailed RTL Component Info : 
Module axi_ahblite_bridge__parameterized0 
Detailed RTL Component Info : 
Module system_axi_ahblite_bridge_0_0 
Detailed RTL Component Info : 
Module axi_ahblite_bridge__parameterized2 
Detailed RTL Component Info : 
Module system_axi_ahblite_bridge_1_1 
Detailed RTL Component Info : 
Module cdc_sync 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module system_proc_sys_reset_0 
Detailed RTL Component Info : 
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi_protocol_converter 
Detailed RTL Component Info : 
Module system_auto_pc_0 
Detailed RTL Component Info : 
Module s00_couplers_imp_IK3G2O 
Detailed RTL Component Info : 
Module system_processing_system7_0_axi_periph_0 
Detailed RTL Component Info : 
Module system_auto_pc_1 
Detailed RTL Component Info : 
Module s00_couplers_imp_5HD74L 
Detailed RTL Component Info : 
Module system_processing_system7_0_axi_periph_1_1 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 
Module system_wrapper 
Detailed RTL Component Info : 
Module g2m 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module horizontal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vertical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rgb 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module BRAMCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TFTLCDCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module AHB2PORT1RAM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module register_set 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port TFTLCD_DE_out driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 647.535 ; gain = 486.238

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/R_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/R_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/R_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/R_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/B_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/B_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/B_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/B_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HTRANSREG_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\AHB2PORT1RAM_i/PORT1HADDRREG_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\register_set_1/curr_haddr_reg[6] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\TFTLCDCtrl_i/c_vertical/V_COUNT_reg[9] )
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/c_vertical/V_COUNT_reg[9] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 647.535 ; gain = 486.238

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 647.535 ; gain = 486.238
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 798.543 ; gain = 637.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 815.668 ; gain = 654.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[0] ) is unused and will be removed from module system_axi_ahblite_bridge_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/AHB_MSTR_IF_MODULE/HPROT_i_reg[3] ) is unused and will be removed from module system_axi_ahblite_bridge_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[0] ) is unused and will be removed from module system_axi_ahblite_bridge_1_1.
INFO: [Synth 8-3332] Sequential element (\U0/AHB_MSTR_IF_MODULE/HPROT_i_reg[3] ) is unused and will be removed from module system_axi_ahblite_bridge_1_1.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module system_proc_sys_reset_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module system_proc_sys_reset_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module system_proc_sys_reset_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module system_proc_sys_reset_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 825.887 ; gain = 664.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 825.887 ; gain = 664.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 825.887 ; gain = 664.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 825.887 ; gain = 664.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bufferram     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |bufferram |     1|
|2     |BIBUF     |   130|
|3     |BUFG      |     3|
|4     |CARRY4    |    42|
|5     |GND       |     1|
|6     |LUT1      |   191|
|7     |LUT2      |    44|
|8     |LUT3      |   207|
|9     |LUT4      |   131|
|10    |LUT5      |   186|
|11    |LUT6      |   387|
|12    |MUXF7     |     9|
|13    |PS7       |     1|
|14    |SRL16     |     1|
|15    |VCC       |     1|
|16    |FDCE      |   153|
|17    |FDPE      |     2|
|18    |FDR       |     8|
|19    |FDRE      |   578|
|20    |FDSE      |     8|
|21    |LDC       |     3|
|22    |IBUF      |     2|
|23    |OBUF      |    23|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           |  2159|
|2     |  AHB2PORT1RAM_i                        |AHB2PORT1RAM                               |   107|
|3     |  TFTLCDCtrl_i                          |TFTLCDCtrl                                 |   215|
|4     |    a_g2m                               |g2m                                        |     2|
|5     |    b_horizontal                        |horizontal                                 |    64|
|6     |    c_vertical                          |vertical                                   |    60|
|7     |    e_rgb                               |rgb                                        |     3|
|8     |    f_BRAMCtrl                          |BRAMCtrl                                   |    84|
|9     |  register_set_1                        |register_set                               |   179|
|10    |  usystem_wrapper                       |system_wrapper                             |  1631|
|11    |    system_i                            |system                                     |  1610|
|12    |      axi_ahblite_bridge_0              |system_axi_ahblite_bridge_0_0              |   660|
|13    |        U0                              |axi_ahblite_bridge__parameterized0         |   660|
|14    |          AHB_MSTR_IF_MODULE            |ahb_mstr_if_1                              |   304|
|15    |          AXI_SLV_IF_MODULE             |axi_slv_if_2                               |   356|
|16    |      axi_ahblite_bridge_1              |system_axi_ahblite_bridge_1_1              |   660|
|17    |        U0                              |axi_ahblite_bridge__parameterized2         |   660|
|18    |          AHB_MSTR_IF_MODULE            |ahb_mstr_if                                |   304|
|19    |          AXI_SLV_IF_MODULE             |axi_slv_if                                 |   356|
|20    |      proc_sys_reset                    |system_proc_sys_reset_0                    |    68|
|21    |        U0                              |proc_sys_reset__parameterized0             |    68|
|22    |          EXT_LPF                       |lpf                                        |    23|
|23    |            \ACTIVE_LOW_AUX.ACT_LO_AUX  |cdc_sync                                   |     5|
|24    |            \ACTIVE_LOW_EXT.ACT_LO_EXT  |cdc_sync_0                                 |     5|
|25    |          SEQ                           |sequence                                   |    40|
|26    |            SEQ_COUNTER                 |upcnt_n                                    |    14|
|27    |      processing_system7_0              |system_processing_system7_0_0              |   220|
|28    |        inst                            |processing_system7_v5_5_processing_system7 |   220|
|29    |      processing_system7_0_axi_periph   |system_processing_system7_0_axi_periph_0   |     0|
|30    |        s00_couplers                    |s00_couplers_imp_IK3G2O                    |     0|
|31    |          auto_pc                       |system_auto_pc_0                           |     0|
|32    |      processing_system7_0_axi_periph_1 |system_processing_system7_0_axi_periph_1_1 |     0|
|33    |        s00_couplers                    |s00_couplers_imp_5HD74L                    |     0|
|34    |          auto_pc                       |system_auto_pc_1                           |     0|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 825.887 ; gain = 664.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:01:48 . Memory (MB): peak = 825.887 ; gain = 346.961
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 825.887 ; gain = 664.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDR => FDRE: 8 instances
  LDC => LDCE: 3 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 230 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 834.223 ; gain = 600.578
# write_checkpoint -noxdef top.dcp
# catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 834.223 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 11:00:41 2015...
