// Seed: 657357309
module module_0 (
    input uwire module_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output supply0 id_6,
    input supply0 id_7
);
  parameter id_9 = -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wand id_0,
    inout supply1 id_1
);
  wand id_3 = 1;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_2;
  logic [-1 : -1] id_1;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  input logic [7:0] id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  module_2 modCall_1 ();
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  localparam id_28 = 1;
  id_29 :
  assert property (@(posedge id_2 | id_14) id_24[-1&1'b0])
  else $clog2(83);
  ;
  wire id_30;
endmodule
