# VG_RTL
All RTL codes of VG project: riscv

## SoC Block Diagram
![VG MCU SoC block diagram](assets/img/SoC.png)

## QuestaSim project
[https://github.com/nguyenquanicd/VG_RTL/tree/master/VG_riscv/qsim_prj](https://github.com/nguyenquanicd/VG_RTL/tree/master/VG_riscv/qsim_prj)
