--
-- Written by Synplicity
-- Product Version "F-2011.09-SP1 "
-- Program "Synplify Pro", Mapper "mapsbt, Build 785R"
-- Fri May 17 00:47:30 2013
--

--
-- Written by Synplify Pro version Build 785R
-- Fri May 17 00:47:30 2013
--

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity TRI1 is
port(
  I0 :  in std_logic;
  E :  in std_logic;
  OUT0 :  out std_logic);
end TRI1;

architecture beh of TRI1 is
  signal devclrn : std_logic := '1';
  signal devpor : std_logic := '1';
  signal devoe : std_logic := '0';
  signal GND : std_logic ;
  signal VCC : std_logic ;
begin
OUT0 <= I0 after 100 ps when E = '1' else 'Z' after 100 ps;
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_15 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  out std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_15;

architecture beh of memoire_latchup_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal LADDER_FPGA_SC_TCK_C_I_95 : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z12: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => LADDER_FPGA_SC_TCK_C_I_95,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
LADDER_FPGA_SC_TCK_C_I_95 <= not ladder_fpga_sc_tck_c;
VCC <= '1';
GND <= '0';
ladder_fpga_sc_tck_c_i <= LADDER_FPGA_SC_TCK_C_I_95;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_14 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_14;

architecture beh of memoire_latchup_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_13 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_13;

architecture beh of memoire_latchup_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_12 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_12;

architecture beh of memoire_latchup_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_11 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_11;

architecture beh of memoire_latchup_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_10 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_10;

architecture beh of memoire_latchup_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_9 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_9;

architecture beh of memoire_latchup_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_8 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_8;

architecture beh of memoire_latchup_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_7 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_7;

architecture beh of memoire_latchup_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_6 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_6;

architecture beh of memoire_latchup_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_5 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_5;

architecture beh of memoire_latchup_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_4 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_4;

architecture beh of memoire_latchup_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_3 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_3;

architecture beh of memoire_latchup_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_2 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_2;

architecture beh of memoire_latchup_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_1 is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup_1;

architecture beh of memoire_latchup_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup is
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic);
end memoire_latchup;

architecture beh of memoire_latchup is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LATCHUPOUEXTINCTION_X_I : std_logic ;
signal PILOTAGE_N_CNV : std_logic ;
signal VCC : std_logic ;
signal GND : std_logic ;
begin
PILOTAGE_N_Z10: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => pilotage_n,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => LATCHUPOUEXTINCTION_X_I,
ena => PILOTAGE_N_CNV,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
PILOTAGE_N_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => PILOTAGE_N_CNV,
dataa => ff2,
datab => G_1907);
LATCHUPOUEXTINCTION_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011000010110000")
port map (
combout => LATCHUPOUEXTINCTION_X_I,
dataa => latchup_hybride_c_0,
datab => enable_latchup_n_0,
datac => ff2);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_15 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_15;

architecture beh of signaux_hybrides_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => UN2_JTAG_ON,
dataa => data_out,
datab => pilotage_n,
datac => un2_jtag_on_2,
datad => un2_jtag_on_3);
SC_TDI_HYB_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
TDI_SUIVANT_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TMS_HYB_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
SC_TCK_HYB_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_14 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_2_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_14;

architecture beh of signaux_hybrides_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => UN2_JTAG_ON,
dataa => pilotage_n,
datab => data_out,
datac => un2_jtag_on_2_0);
TDI_SUIVANT_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TDI_HYB_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
SC_TCK_HYB_X_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
SC_TMS_HYB_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_13 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_13;

architecture beh of signaux_hybrides_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => UN2_JTAG_ON,
dataa => data_out,
datab => pilotage_n,
datac => un2_jtag_on_2,
datad => un2_jtag_on_3);
SC_TDI_HYB_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
TDI_SUIVANT_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TMS_HYB_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
SC_TCK_HYB_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_12 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_12;

architecture beh of signaux_hybrides_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => UN2_JTAG_ON,
dataa => data_out,
datab => pilotage_n,
datac => un2_jtag_on_2,
datad => un2_jtag_on_3);
TDI_SUIVANT_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TDI_HYB_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
SC_TCK_HYB_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
SC_TMS_HYB_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_11 is
port(
ladder_fpga_event_controller_state_0 :  in std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_4 :  in std_logic;
un1_tdi_suivant :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb :  out std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb :  out std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_11;

architecture beh of signaux_hybrides_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_0_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => UN2_JTAG_ON_0,
dataa => data_out,
datab => data_out_0,
datac => data_out_1,
datad => pilotage_n);
SC_TMS_HYB_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb,
dataa => ladder_fpga_sc_tms_c,
datab => data_out_2,
datac => data_out_3,
datad => UN2_JTAG_ON_0);
SC_TCK_HYB_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb,
dataa => ladder_fpga_sc_tck_c,
datab => data_out_2,
datac => data_out_3,
datad => UN2_JTAG_ON_0);
UN1_TDI_SUIVANT_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => un1_tdi_suivant,
dataa => data_out_2,
datab => data_out_3,
datac => data_out_4,
datad => UN2_JTAG_ON_0);
SC_TDI_HYB_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb,
dataa => data_out_2,
datab => data_out_3,
datac => UN2_JTAG_ON_0,
datad => z_x);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_10 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_10;

architecture beh of signaux_hybrides_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => UN2_JTAG_ON,
dataa => pilotage_n,
datab => data_out,
datac => un2_jtag_on_2,
datad => un2_jtag_on_3);
TDI_SUIVANT_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TDI_HYB_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
SC_TCK_HYB_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
SC_TMS_HYB_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_9 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_9;

architecture beh of signaux_hybrides_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => UN2_JTAG_ON,
dataa => data_out,
datab => pilotage_n,
datac => un2_jtag_on_2,
datad => un2_jtag_on_3);
TDI_SUIVANT_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TDI_HYB_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
SC_TMS_HYB_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
SC_TCK_HYB_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_8 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_4 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_2 :  out std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_8;

architecture beh of signaux_hybrides_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal UN2_JTAG_ON_100 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_2_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000100000")
port map (
combout => UN2_JTAG_ON_100,
dataa => data_out,
datab => data_out_0,
datac => data_out_1,
datad => data_out_2);
UN2_JTAG_ON_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => UN2_JTAG_ON,
dataa => pilotage_n,
datab => data_out_3,
datac => UN2_JTAG_ON_100);
SC_TDI_HYB_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
TDI_SUIVANT_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_4,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TMS_HYB_X_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
SC_TCK_HYB_X_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
un2_jtag_on_2 <= UN2_JTAG_ON_100;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_7 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_2 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_2_0 :  in std_logic;
data_out_1 :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_2 :  out std_logic);
end signaux_hybrides_7;

architecture beh of signaux_hybrides_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_2_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => un2_jtag_on_2,
dataa => data_out,
datab => data_out_0);
TOKENIN_HYB_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => UN2_JTAG_ON,
dataa => pilotage_n,
datab => data_out_1,
datac => un2_jtag_on_2_0);
TDI_SUIVANT_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_2,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TDI_HYB_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
SC_TCK_HYB_X_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
SC_TMS_HYB_X_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_6 is
port(
ladder_fpga_event_controller_state_0 :  in std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb :  out std_logic;
data_out_4 :  in std_logic;
data_out_3 :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_1 :  out std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_6;

architecture beh of signaux_hybrides_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_99 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_1_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => UN2_JTAG_ON_99,
dataa => data_out,
datab => data_out_0,
datac => data_out_1,
datad => data_out_2);
UN1_TDI_SUIVANT_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010000000000")
port map (
combout => un1_tdi_suivant,
dataa => data_out_3,
datab => pilotage_n,
datac => data_out_4,
datad => UN2_JTAG_ON_99);
SC_TMS_HYB_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => sc_tms_hyb,
dataa => ladder_fpga_sc_tms_c,
datab => data_out_3,
datac => pilotage_n,
datad => UN2_JTAG_ON_99);
SC_TCK_HYB_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => sc_tck_hyb,
dataa => ladder_fpga_sc_tck_c,
datab => data_out_3,
datac => pilotage_n,
datad => UN2_JTAG_ON_99);
SC_TDI_HYB_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => sc_tdi_hyb,
dataa => data_out_3,
datab => pilotage_n,
datac => UN2_JTAG_ON_99,
datad => z_x);
GND <= '0';
VCC <= '1';
un2_jtag_on_1 <= UN2_JTAG_ON_99;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_5 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_2 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
un2_jtag_on_2 :  in std_logic;
data_out_1 :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_3 :  out std_logic);
end signaux_hybrides_5;

architecture beh of signaux_hybrides_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal UN2_JTAG_ON_98 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_3_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => UN2_JTAG_ON_98,
dataa => data_out,
datab => data_out_0);
TOKENIN_HYB_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => UN2_JTAG_ON,
dataa => pilotage_n,
datab => data_out_1,
datac => un2_jtag_on_2,
datad => UN2_JTAG_ON_98);
SC_TDI_HYB_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
TDI_SUIVANT_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_2,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TMS_HYB_X_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
SC_TCK_HYB_X_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
un2_jtag_on_3 <= UN2_JTAG_ON_98;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_4 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
data_out_4 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
un2_jtag_on_2_0 :  out std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_2 :  out std_logic);
end signaux_hybrides_4;

architecture beh of signaux_hybrides_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal UN2_JTAG_ON_2_97 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_2_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => un2_jtag_on_2,
dataa => data_out,
datab => data_out_0);
TOKENIN_HYB_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_2_0_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000010")
port map (
combout => UN2_JTAG_ON_2_97,
dataa => data_out_1,
datab => data_out_2,
datac => data_out_0,
datad => data_out);
UN2_JTAG_ON_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => UN2_JTAG_ON,
dataa => pilotage_n,
datab => data_out_3,
datac => UN2_JTAG_ON_2_97);
SC_TDI_HYB_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
TDI_SUIVANT_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_4,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TCK_HYB_X_Z29: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
SC_TMS_HYB_X_Z30: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
un2_jtag_on_2_0 <= UN2_JTAG_ON_2_97;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_3 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
un2_jtag_on_1 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_3;

architecture beh of signaux_hybrides_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_Z18: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => UN2_JTAG_ON,
dataa => data_out,
datab => pilotage_n,
datac => un2_jtag_on_1);
SC_TDI_HYB_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
TDI_SUIVANT_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_0,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TMS_HYB_X_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
SC_TCK_HYB_X_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_2 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_4 :  in std_logic;
tdi_suivant :  out std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides_2;

architecture beh of signaux_hybrides_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0 : std_logic ;
signal UN2_JTAG_ON : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_0_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000010000000")
port map (
combout => UN2_JTAG_ON_0,
dataa => data_out,
datab => data_out_0,
datac => data_out_1,
datad => data_out_2);
UN2_JTAG_ON_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => UN2_JTAG_ON,
dataa => pilotage_n,
datab => data_out_3,
datac => UN2_JTAG_ON_0);
TDI_SUIVANT_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_4,
datac => UN2_JTAG_ON,
datad => z_x);
SC_TDI_HYB_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tdi_hyb,
dataa => UN2_JTAG_ON,
datab => z_x);
SC_TCK_HYB_X_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => UN2_JTAG_ON);
SC_TMS_HYB_X_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => UN2_JTAG_ON);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides_1 is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
tdi_suivant_x :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb :  out std_logic;
data_out_4 :  in std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_2 :  out std_logic);
end signaux_hybrides_1;

architecture beh of signaux_hybrides_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_0 : std_logic ;
signal UN1_TDI_SUIVANT : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
UN2_JTAG_ON_2_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => un2_jtag_on_2,
dataa => data_out,
datab => data_out_0);
TOKENIN_HYB_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_0_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000100000")
port map (
combout => UN2_JTAG_ON_0,
dataa => data_out_1,
datab => data_out_2,
datac => data_out_0,
datad => data_out);
UN1_TDI_SUIVANT_Z25: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => UN1_TDI_SUIVANT,
dataa => pilotage_n,
datab => data_out_3,
datac => data_out_4,
datad => UN2_JTAG_ON_0);
SC_TMS_HYB_Z26: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tms_hyb,
dataa => ladder_fpga_sc_tms_c,
datab => pilotage_n,
datac => data_out_3,
datad => UN2_JTAG_ON_0);
SC_TCK_HYB_Z27: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tck_hyb,
dataa => ladder_fpga_sc_tck_c,
datab => pilotage_n,
datac => data_out_3,
datad => UN2_JTAG_ON_0);
SC_TDI_HYB_Z28: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => sc_tdi_hyb,
dataa => pilotage_n,
datab => data_out_3,
datac => UN2_JTAG_ON_0,
datad => z_x);
TDI_SUIVANT_X_Z29: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100010111000")
port map (
combout => tdi_suivant_x,
dataa => sc_tdo_hybride_c_0,
datab => UN1_TDI_SUIVANT,
datac => z_x);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity signaux_hybrides is
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_2 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
un2_jtag_on_2 :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic);
end signaux_hybrides;

architecture beh of signaux_hybrides is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal UN2_JTAG_ON_1_0 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
TOKENIN_HYB_Z19: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => tokenin_hyb,
dataa => pilotage_n,
datab => ladder_fpga_event_controller_state_0);
UN2_JTAG_ON_1_0_Z20: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => UN2_JTAG_ON_1_0,
dataa => data_out,
datab => data_out_0,
datac => data_out_1,
datad => pilotage_n);
SC_TDI_HYB_Z21: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tdi_hyb,
dataa => un2_jtag_on_2,
datab => UN2_JTAG_ON_1_0,
datac => z_x);
TDI_SUIVANT_Z22: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100000")
port map (
combout => tdi_suivant,
dataa => sc_tdo_hybride_c_0,
datab => data_out_2,
datac => UN2_JTAG_ON_1_0,
datad => z_x);
SC_TMS_HYB_X_Z23: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tms_hyb_x,
dataa => ladder_fpga_sc_tms_c,
datab => un2_jtag_on_2,
datac => UN2_JTAG_ON_1_0);
SC_TCK_HYB_X_Z24: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => sc_tck_hyb_x,
dataa => ladder_fpga_sc_tck_c,
datab => un2_jtag_on_2,
datac => UN2_JTAG_ON_1_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity memoire_latchup_general is
port(
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n_14 :  out std_logic;
ff2_14 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n_13 :  out std_logic;
ff2_13 :  in std_logic;
pilotage_n_12 :  out std_logic;
ff2_12 :  in std_logic;
pilotage_n_11 :  out std_logic;
ff2_11 :  in std_logic;
pilotage_n_10 :  out std_logic;
ff2_10 :  in std_logic;
pilotage_n_9 :  out std_logic;
ff2_9 :  in std_logic;
pilotage_n_8 :  out std_logic;
ff2_8 :  in std_logic;
pilotage_n_7 :  out std_logic;
ff2_7 :  in std_logic;
pilotage_n_6 :  out std_logic;
ff2_6 :  in std_logic;
pilotage_n_5 :  out std_logic;
ff2_5 :  in std_logic;
pilotage_n_4 :  out std_logic;
ff2_4 :  in std_logic;
pilotage_n_3 :  out std_logic;
ff2_3 :  in std_logic;
pilotage_n_2 :  out std_logic;
ff2_2 :  in std_logic;
pilotage_n_1 :  out std_logic;
ff2_1 :  in std_logic;
pilotage_n_0 :  out std_logic;
ff2_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i :  out std_logic;
ff2 :  in std_logic;
G_1907 :  in std_logic);
end memoire_latchup_general;

architecture beh of memoire_latchup_general is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_TCK_C_I_96 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component memoire_latchup
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_1
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_2
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_3
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_4
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_5
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_6
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_7
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_8
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_9
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_10
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_11
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_12
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_13
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_14
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
pilotage_n :  out std_logic  );
end component;
component memoire_latchup_15
port(
enable_latchup_n_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1907 :  in std_logic;
ff2 :  in std_logic;
ladder_fpga_sc_tck_c_i :  out std_logic;
pilotage_n :  out std_logic  );
end component;
begin
GEN_0_LATCH_N: memoire_latchup port map (
enable_latchup_n_0 => enable_latchup_n_0,
latchup_hybride_c_0 => latchup_hybride_c_0,
G_1907 => G_1907,
ff2 => ff2,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n);
GEN_1_LATCH_N: memoire_latchup_1 port map (
enable_latchup_n_0 => enable_latchup_n_1,
latchup_hybride_c_0 => latchup_hybride_c_1,
G_1907 => G_1907,
ff2 => ff2_0,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_0);
GEN_2_LATCH_N: memoire_latchup_2 port map (
enable_latchup_n_0 => enable_latchup_n_2,
latchup_hybride_c_0 => latchup_hybride_c_2,
G_1907 => G_1907,
ff2 => ff2_1,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_1);
GEN_3_LATCH_N: memoire_latchup_3 port map (
enable_latchup_n_0 => enable_latchup_n_3,
latchup_hybride_c_0 => latchup_hybride_c_3,
G_1907 => G_1907,
ff2 => ff2_2,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_2);
GEN_4_LATCH_N: memoire_latchup_4 port map (
enable_latchup_n_0 => enable_latchup_n_4,
latchup_hybride_c_0 => latchup_hybride_c_4,
G_1907 => G_1907,
ff2 => ff2_3,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_3);
GEN_5_LATCH_N: memoire_latchup_5 port map (
enable_latchup_n_0 => enable_latchup_n_5,
latchup_hybride_c_0 => latchup_hybride_c_5,
G_1907 => G_1907,
ff2 => ff2_4,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_4);
GEN_6_LATCH_N: memoire_latchup_6 port map (
enable_latchup_n_0 => enable_latchup_n_6,
latchup_hybride_c_0 => latchup_hybride_c_6,
G_1907 => G_1907,
ff2 => ff2_5,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_5);
GEN_7_LATCH_N: memoire_latchup_7 port map (
enable_latchup_n_0 => enable_latchup_n_7,
latchup_hybride_c_0 => latchup_hybride_c_7,
G_1907 => G_1907,
ff2 => ff2_6,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_6);
GEN_8_LATCH_N: memoire_latchup_8 port map (
enable_latchup_n_0 => enable_latchup_n_8,
latchup_hybride_c_0 => latchup_hybride_c_8,
G_1907 => G_1907,
ff2 => ff2_7,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_7);
GEN_9_LATCH_N: memoire_latchup_9 port map (
enable_latchup_n_0 => enable_latchup_n_9,
latchup_hybride_c_0 => latchup_hybride_c_9,
G_1907 => G_1907,
ff2 => ff2_8,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_8);
GEN_10_LATCH_N: memoire_latchup_10 port map (
enable_latchup_n_0 => enable_latchup_n_10,
latchup_hybride_c_0 => latchup_hybride_c_10,
G_1907 => G_1907,
ff2 => ff2_9,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_9);
GEN_11_LATCH_N: memoire_latchup_11 port map (
enable_latchup_n_0 => enable_latchup_n_11,
latchup_hybride_c_0 => latchup_hybride_c_11,
G_1907 => G_1907,
ff2 => ff2_10,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_10);
GEN_12_LATCH_N: memoire_latchup_12 port map (
enable_latchup_n_0 => enable_latchup_n_12,
latchup_hybride_c_0 => latchup_hybride_c_12,
G_1907 => G_1907,
ff2 => ff2_11,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_11);
GEN_13_LATCH_N: memoire_latchup_13 port map (
enable_latchup_n_0 => enable_latchup_n_13,
latchup_hybride_c_0 => latchup_hybride_c_13,
G_1907 => G_1907,
ff2 => ff2_12,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_12);
GEN_14_LATCH_N: memoire_latchup_14 port map (
enable_latchup_n_0 => enable_latchup_n_14,
latchup_hybride_c_0 => latchup_hybride_c_14,
G_1907 => G_1907,
ff2 => ff2_13,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_13);
GEN_15_LATCH_N: memoire_latchup_15 port map (
enable_latchup_n_0 => enable_latchup_n_15,
latchup_hybride_c_0 => latchup_hybride_c_15,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1907 => G_1907,
ff2 => ff2_14,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I_96,
pilotage_n => pilotage_n_14);
GND <= '0';
VCC <= '1';
ladder_fpga_sc_tck_c_i <= LADDER_FPGA_SC_TCK_C_I_96;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity filtre_latchup is
port(
enable_latchup_n_0 :  out std_logic;
enable_latchup_n_1 :  out std_logic;
enable_latchup_n_2 :  out std_logic;
enable_latchup_n_3 :  out std_logic;
enable_latchup_n_4 :  out std_logic;
enable_latchup_n_5 :  out std_logic;
enable_latchup_n_6 :  out std_logic;
enable_latchup_n_7 :  out std_logic;
enable_latchup_n_8 :  out std_logic;
enable_latchup_n_9 :  out std_logic;
enable_latchup_n_10 :  out std_logic;
enable_latchup_n_11 :  out std_logic;
enable_latchup_n_12 :  out std_logic;
enable_latchup_n_13 :  out std_logic;
enable_latchup_n_14 :  out std_logic;
enable_latchup_n_15 :  out std_logic;
pilotage_n_14 :  in std_logic;
pilotage_n_13 :  in std_logic;
pilotage_n_12 :  in std_logic;
pilotage_n_11 :  in std_logic;
pilotage_n_10 :  in std_logic;
pilotage_n_9 :  in std_logic;
pilotage_n_8 :  in std_logic;
pilotage_n_7 :  in std_logic;
pilotage_n_6 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_2 :  in std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n :  in std_logic);
end filtre_latchup;

architecture beh of filtre_latchup is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal VCC : std_logic ;
signal GND : std_logic ;
begin
\ENABLE_LATCHUP_N_15_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_15,
d => pilotage_n,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_14_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_14,
d => pilotage_n_0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_13,
d => pilotage_n_1,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_12,
d => pilotage_n_2,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_11,
d => pilotage_n_3,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_10,
d => pilotage_n_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_9,
d => pilotage_n_5,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_8,
d => pilotage_n_6,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_7,
d => pilotage_n_7,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_6,
d => pilotage_n_8,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_5,
d => pilotage_n_9,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_4,
d => pilotage_n_10,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_3,
d => pilotage_n_11,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_2,
d => pilotage_n_12,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_1,
d => pilotage_n_13,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ENABLE_LATCHUP_N_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => enable_latchup_n_0,
d => pilotage_n_14,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_146 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_146;

architecture beh of dr_cell_4_146 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_28 : std_logic ;
signal N_4 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_145 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_145;

architecture beh of dr_cell_4_145 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_29 : std_logic ;
signal N_5 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_144 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_144;

architecture beh of dr_cell_4_144 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_30 : std_logic ;
signal N_6 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_143 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_143;

architecture beh of dr_cell_4_143 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_31 : std_logic ;
signal N_7 : std_logic ;
signal N_7_0 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_142 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_142;

architecture beh of dr_cell_4_142 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_32 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_141 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_141;

architecture beh of dr_cell_4_141 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_33 : std_logic ;
signal N_9 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_140 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_140;

architecture beh of dr_cell_4_140 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_34 : std_logic ;
signal N_10 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_139 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_139;

architecture beh of dr_cell_4_139 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_35 : std_logic ;
signal N_11 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_138 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_138;

architecture beh of dr_cell_4_138 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_36 : std_logic ;
signal N_12 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_137 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_137;

architecture beh of dr_cell_4_137 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_37 : std_logic ;
signal N_13 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_136 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_136;

architecture beh of dr_cell_4_136 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_38 : std_logic ;
signal N_14 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_135 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_135;

architecture beh of dr_cell_4_135 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_39 : std_logic ;
signal N_15 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_134 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_134;

architecture beh of dr_cell_4_134 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_40 : std_logic ;
signal N_16 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_133 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_133;

architecture beh of dr_cell_4_133 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_41 : std_logic ;
signal N_17 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_132 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_132;

architecture beh of dr_cell_4_132 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_42 : std_logic ;
signal N_18 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_131 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_131;

architecture beh of dr_cell_4_131 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_43 : std_logic ;
signal N_19 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_130 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_130;

architecture beh of dr_cell_4_130 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_44 : std_logic ;
signal N_20 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_129 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_129;

architecture beh of dr_cell_4_129 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_45 : std_logic ;
signal N_21 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_128 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_128;

architecture beh of dr_cell_4_128 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_46 : std_logic ;
signal N_22 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_127 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_127;

architecture beh of dr_cell_4_127 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_47 : std_logic ;
signal N_23 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_126 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_126;

architecture beh of dr_cell_4_126 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_48 : std_logic ;
signal N_24 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_125 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_125;

architecture beh of dr_cell_4_125 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_49 : std_logic ;
signal N_25 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_124 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_124;

architecture beh of dr_cell_4_124 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_50 : std_logic ;
signal N_26 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_123 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_123;

architecture beh of dr_cell_4_123 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_51 : std_logic ;
signal N_27 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_122 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_122;

architecture beh of dr_cell_4_122 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_52 : std_logic ;
signal N_28 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_121 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_121;

architecture beh of dr_cell_4_121 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_53 : std_logic ;
signal N_29 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_120 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_120;

architecture beh of dr_cell_4_120 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_54 : std_logic ;
signal N_30 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_119 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_119;

architecture beh of dr_cell_4_119 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_55 : std_logic ;
signal N_31 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_118 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_118;

architecture beh of dr_cell_4_118 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_56 : std_logic ;
signal N_32 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_117 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_117;

architecture beh of dr_cell_4_117 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_57 : std_logic ;
signal N_33 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_116 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_116;

architecture beh of dr_cell_4_116 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_58 : std_logic ;
signal N_34 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_115 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_115;

architecture beh of dr_cell_4_115 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_59 : std_logic ;
signal N_35 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_114 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_114;

architecture beh of dr_cell_4_114 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_60 : std_logic ;
signal N_36 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_113 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_113;

architecture beh of dr_cell_4_113 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_61 : std_logic ;
signal N_37 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_112 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_112;

architecture beh of dr_cell_4_112 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_62 : std_logic ;
signal N_38 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_111 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_111;

architecture beh of dr_cell_4_111 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_63 : std_logic ;
signal N_39 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_110 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_110;

architecture beh of dr_cell_4_110 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_64 : std_logic ;
signal N_40 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_109 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_109;

architecture beh of dr_cell_4_109 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_65 : std_logic ;
signal N_41 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_108 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_108;

architecture beh of dr_cell_4_108 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_66 : std_logic ;
signal N_42 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_107 is
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_107;

architecture beh of dr_cell_4_107 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_67 : std_logic ;
signal N_43 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature0_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_106 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_106;

architecture beh of dr_cell_4_106 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_68 : std_logic ;
signal N_44 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_105 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_105;

architecture beh of dr_cell_4_105 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_69 : std_logic ;
signal N_45 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_104 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_104;

architecture beh of dr_cell_4_104 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_70 : std_logic ;
signal N_46 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_103 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_103;

architecture beh of dr_cell_4_103 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_71 : std_logic ;
signal N_47 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_102 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_102;

architecture beh of dr_cell_4_102 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_72 : std_logic ;
signal N_48 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_101 is
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_101;

architecture beh of dr_cell_4_101 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_73 : std_logic ;
signal N_49 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature1_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_100 is
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_100;

architecture beh of dr_cell_4_100 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_74 : std_logic ;
signal N_50 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature2_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_99 is
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic);
end dr_cell_4_99;

architecture beh of dr_cell_4_99 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_75 : std_logic ;
signal N_51 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => temperature3_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_5 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1876 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_5;

architecture beh of dr_cell_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_94 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_94,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1876,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_94,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_94;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
G_1876 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell;

architecture beh of dr_cell is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_93 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_93,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1876,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_93,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_93;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_98 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_98;

architecture beh of dr_cell_4_98 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_97 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_97;

architecture beh of dr_cell_4_97 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_96 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_96;

architecture beh of dr_cell_4_96 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_95 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_95;

architecture beh of dr_cell_4_95 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_94 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_94;

architecture beh of dr_cell_4_94 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_93 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_93;

architecture beh of dr_cell_4_93 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_92 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_92;

architecture beh of dr_cell_4_92 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_91 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_91;

architecture beh of dr_cell_4_91 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_90 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_90;

architecture beh of dr_cell_4_90 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_89 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_89;

architecture beh of dr_cell_4_89 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_88 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_88;

architecture beh of dr_cell_4_88 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_87 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_87;

architecture beh of dr_cell_4_87 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_86 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_86;

architecture beh of dr_cell_4_86 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_85 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_85;

architecture beh of dr_cell_4_85 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_84 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_84;

architecture beh of dr_cell_4_84 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_83 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic);
end dr_cell_4_83;

architecture beh of dr_cell_4_83 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pilotage_n,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_15 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_15;

architecture beh of dr_cell_0_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_92 : std_logic ;
signal VCC : std_logic ;
signal N_2 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_92,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_92,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_92;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_14 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_14;

architecture beh of dr_cell_0_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_91 : std_logic ;
signal VCC : std_logic ;
signal N_3 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_91,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_91,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_91;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_13 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_13;

architecture beh of dr_cell_0_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_90 : std_logic ;
signal VCC : std_logic ;
signal N_4 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_90,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_90,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_90;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_12 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_12;

architecture beh of dr_cell_0_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_89 : std_logic ;
signal VCC : std_logic ;
signal N_5 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_89,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_89,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_89;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_11 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_11;

architecture beh of dr_cell_0_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_88 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal N_6_0 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_88,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_88,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_88;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_10 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_10;

architecture beh of dr_cell_0_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_87 : std_logic ;
signal VCC : std_logic ;
signal N_7 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_87,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_87,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_87;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_9 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_9;

architecture beh of dr_cell_0_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_86 : std_logic ;
signal VCC : std_logic ;
signal N_8 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_86,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_86,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_86;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_8 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_8;

architecture beh of dr_cell_0_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_85 : std_logic ;
signal VCC : std_logic ;
signal N_9 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_85,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_85,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_85;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_7 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_7;

architecture beh of dr_cell_0_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_84 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_84,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_84,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_84;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_6 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_6;

architecture beh of dr_cell_0_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_83 : std_logic ;
signal VCC : std_logic ;
signal N_11 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_83,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_83,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_83;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_5 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_5;

architecture beh of dr_cell_0_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_82 : std_logic ;
signal VCC : std_logic ;
signal N_12 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_82,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_82,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_82;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_4 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_4;

architecture beh of dr_cell_0_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_81 : std_logic ;
signal VCC : std_logic ;
signal N_13 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_81,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_81,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_81;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_3 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_3;

architecture beh of dr_cell_0_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_80 : std_logic ;
signal VCC : std_logic ;
signal N_14 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_80,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_80,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_80;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_2 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_2;

architecture beh of dr_cell_0_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_79 : std_logic ;
signal VCC : std_logic ;
signal N_15 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_79,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_79,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_79;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0_1 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0_1;

architecture beh of dr_cell_0_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_78 : std_logic ;
signal VCC : std_logic ;
signal N_16 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_78,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_78,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_78;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_0 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_0;

architecture beh of dr_cell_0 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_77 : std_logic ;
signal VCC : std_logic ;
signal N_17 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_77,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1873,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_77,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_77;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_15 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_15;

architecture beh of dr_cell_avec_pulse_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_76 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_76,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_76,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_76;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_14 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_14;

architecture beh of dr_cell_avec_pulse_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_75 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_75,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_75,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_75;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_13 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_13;

architecture beh of dr_cell_avec_pulse_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_74 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_74,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_74,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_74;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_12 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_12;

architecture beh of dr_cell_avec_pulse_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_73 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_73,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_73,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_73;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_11 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_11;

architecture beh of dr_cell_avec_pulse_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_72 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_72,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_72,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_72;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_10 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_10;

architecture beh of dr_cell_avec_pulse_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_71 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_71,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_71,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_71;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_9 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_9;

architecture beh of dr_cell_avec_pulse_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_70 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_70,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_70,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_70;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_8 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_8;

architecture beh of dr_cell_avec_pulse_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_69 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_69,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_69,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_69;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_7 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_7;

architecture beh of dr_cell_avec_pulse_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_68 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_68,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_68,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_68;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_6 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_6;

architecture beh of dr_cell_avec_pulse_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_67 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_67,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_67,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_67;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_5 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_5;

architecture beh of dr_cell_avec_pulse_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_66 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_66,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_66,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_66;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_4 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_4;

architecture beh of dr_cell_avec_pulse_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_65 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_65,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_65,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_65;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_3 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_3;

architecture beh of dr_cell_avec_pulse_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_64 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_64,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_64,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_64;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_2 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_2;

architecture beh of dr_cell_avec_pulse_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_63 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_63,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_63,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_63;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse_1 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse_1;

architecture beh of dr_cell_avec_pulse_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_62 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_62,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_62,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_62;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_avec_pulse is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic);
end dr_cell_avec_pulse;

architecture beh of dr_cell_avec_pulse is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF2_61 : std_logic ;
signal N_8 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF2_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF2_61,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1870,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF2_61,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
ff2 <= FF2_61;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_19 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_19;

architecture beh of dr_cell_1_19 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_59 : std_logic ;
signal VCC : std_logic ;
signal N_39 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_59,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_59,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_59;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_18 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_18;

architecture beh of dr_cell_1_18 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(11 to 11);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_58 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_58,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(11),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIEGVJ: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_58);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(11),
dataa => DATA_OUT_58,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_58;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_17 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_17;

architecture beh of dr_cell_1_17 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(2 to 2);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_57 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_57,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(2),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNISBPJ: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_57);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(2),
dataa => DATA_OUT_57,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_57;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_16 is
port(
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
data_out :  out std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out_1 :  out std_logic);
end dr_cell_1_16;

architecture beh of dr_cell_1_16 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(0 to 0);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_56 : std_logic ;
signal DATA_OUT_55 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_1_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_56,
d => VCC,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_Z21: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_55,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z22: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(0),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z23: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIAM6B: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => DATA_OUT_56,
datab => DATA_OUT_55);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(0),
dataa => DATA_OUT_55,
datab => DATA_OUT_56);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_55;
data_out_1 <= DATA_OUT_56;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_15 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_15;

architecture beh of dr_cell_1_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_54 : std_logic ;
signal VCC : std_logic ;
signal N_40 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_54,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_54,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_54;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_14 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_14;

architecture beh of dr_cell_1_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_53 : std_logic ;
signal VCC : std_logic ;
signal N_41 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_53,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_53,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_53;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_13 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_13;

architecture beh of dr_cell_1_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_52 : std_logic ;
signal VCC : std_logic ;
signal N_42 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_52,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_52,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_52;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_12 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_12;

architecture beh of dr_cell_1_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(6 to 6);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_51 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_51,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(6),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNI0NUK: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_51);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(6),
dataa => DATA_OUT_51,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_51;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_11 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_11;

architecture beh of dr_cell_1_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(13 to 13);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_50 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_50,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(13),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIGGVJ: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_50);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(13),
dataa => DATA_OUT_50,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_50;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_10 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_10;

architecture beh of dr_cell_1_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(4 to 4);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_49 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_49,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(4),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIE1CC: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_49);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(4),
dataa => DATA_OUT_49,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_49;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_9 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_9;

architecture beh of dr_cell_1_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(8 to 8);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_48 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_48,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(8),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIICHD: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_48);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(8),
dataa => DATA_OUT_48,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_48;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_8 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_8;

architecture beh of dr_cell_1_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_47 : std_logic ;
signal VCC : std_logic ;
signal N_43 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_47,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_47,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_47;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_7 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_7;

architecture beh of dr_cell_1_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_46 : std_logic ;
signal VCC : std_logic ;
signal N_44 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_46,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_46,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_46;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_6 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_6;

architecture beh of dr_cell_1_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(15 to 15);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_45 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_45,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(15),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIIGVJ: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_45);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(15),
dataa => DATA_OUT_45,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_45;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_5 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_5;

architecture beh of dr_cell_1_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_44 : std_logic ;
signal VCC : std_logic ;
signal N_45 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_44,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_44,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_44;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_4 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_4;

architecture beh of dr_cell_1_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_43 : std_logic ;
signal VCC : std_logic ;
signal N_46 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_43,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_43,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_43;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_3 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_3;

architecture beh of dr_cell_1_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_42 : std_logic ;
signal VCC : std_logic ;
signal N_47 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_42,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_42,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_42;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_2 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_2;

architecture beh of dr_cell_1_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(17 to 17);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_41 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_41,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(17),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIKGVJ: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_41);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(17),
dataa => DATA_OUT_41,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_41;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1_1 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1_1;

architecture beh of dr_cell_1_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_40 : std_logic ;
signal VCC : std_logic ;
signal N_48 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_40,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_40,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_40;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_1 is
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_1;

architecture beh of dr_cell_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I : std_logic_vector(19 to 19);
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_39 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_39,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1867,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(19),
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_fpga_sc_tdi_c,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_RNIIGVJ: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => data_out_4,
dataa => data_out_1,
datab => DATA_OUT_39);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_SC_LEVEL_SHIFTER_DAC_I_I(19),
dataa => DATA_OUT_39,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_39;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_15 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
level_shifter_dac_load :  out std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2_15;

architecture beh of dr_cell_2_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_38 : std_logic ;
signal N_32 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => LEVEL_SHIFTER_DAC_LOAD_38,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LEVEL_SHIFTER_DAC_LOAD_38 <= DATA_OUT;
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
level_shifter_dac_load <= LEVEL_SHIFTER_DAC_LOAD_38;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_14 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2_14;

architecture beh of dr_cell_2_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_33 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_13 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2_13;

architecture beh of dr_cell_2_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_34 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_12 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_2_12;

architecture beh of dr_cell_2_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_37 : std_logic ;
signal VCC : std_logic ;
signal N_35 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_37,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_37,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_37;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_11 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_2_11;

architecture beh of dr_cell_2_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_36 : std_logic ;
signal VCC : std_logic ;
signal N_36 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_36,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_36,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_36;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_10 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_2_10;

architecture beh of dr_cell_2_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_35 : std_logic ;
signal VCC : std_logic ;
signal N_37 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_35,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_35,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_35;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_9 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2_9;

architecture beh of dr_cell_2_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_38 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_8 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2_8;

architecture beh of dr_cell_2_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_39 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_7 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2_7;

architecture beh of dr_cell_2_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_40 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_6 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2_6;

architecture beh of dr_cell_2_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_41 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_5 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_2_5;

architecture beh of dr_cell_2_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_34 : std_logic ;
signal VCC : std_logic ;
signal N_42 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_34,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_34,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_34;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_4 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_2_4;

architecture beh of dr_cell_2_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_33 : std_logic ;
signal VCC : std_logic ;
signal N_43 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_33,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_33,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_33;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_3 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_2_3;

architecture beh of dr_cell_2_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_32 : std_logic ;
signal VCC : std_logic ;
signal N_44 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_32,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_32,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_32;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_2 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2_2;

architecture beh of dr_cell_2_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_45 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2_1 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_2_1;

architecture beh of dr_cell_2_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_31 : std_logic ;
signal VCC : std_logic ;
signal N_46 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_31,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_31,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_31;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_2 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic);
end dr_cell_2;

architecture beh of dr_cell_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DATA_OUT : std_logic ;
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_47 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1864,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_23 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_23;

architecture beh of dr_cell_3_23 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_29 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_29,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_29,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_29;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_22 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_22;

architecture beh of dr_cell_3_22 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_28 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_28,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_28);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_28;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_21 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_21;

architecture beh of dr_cell_3_21 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_27 : std_logic ;
signal VCC : std_logic ;
signal N_47 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_27,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_27,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_27;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_20 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_20;

architecture beh of dr_cell_3_20 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_26 : std_logic ;
signal VCC : std_logic ;
signal N_48 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_26,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_26,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_26;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_19 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_19;

architecture beh of dr_cell_3_19 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_25 : std_logic ;
signal VCC : std_logic ;
signal N_49 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_25,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_25,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_25;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_18 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_18;

architecture beh of dr_cell_3_18 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_24 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_24,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_24,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_24;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_17 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_17;

architecture beh of dr_cell_3_17 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_23 : std_logic ;
signal VCC : std_logic ;
signal N_50 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_23,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_23,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_23;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_16 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_16;

architecture beh of dr_cell_3_16 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_22 : std_logic ;
signal VCC : std_logic ;
signal N_51 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_22,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_22,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_22;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_15 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_15;

architecture beh of dr_cell_3_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_21 : std_logic ;
signal VCC : std_logic ;
signal N_52 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_21,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_21,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_21;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_14 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_14;

architecture beh of dr_cell_3_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_20 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_20,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_20);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_20;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_13 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_13;

architecture beh of dr_cell_3_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_19 : std_logic ;
signal VCC : std_logic ;
signal N_53 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_19,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_19,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_19;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_12 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_12;

architecture beh of dr_cell_3_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_18 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_18,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_18);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_18;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_11 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_11;

architecture beh of dr_cell_3_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_17 : std_logic ;
signal VCC : std_logic ;
signal N_54 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_17,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_17,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_17;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_10 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_10;

architecture beh of dr_cell_3_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_16 : std_logic ;
signal VCC : std_logic ;
signal N_55 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_16,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_16,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_16;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_9 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_9;

architecture beh of dr_cell_3_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_15 : std_logic ;
signal VCC : std_logic ;
signal N_56 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_15,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_15,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_15;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_8 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_8;

architecture beh of dr_cell_3_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_14 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_14,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_14);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_14;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_7 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_7;

architecture beh of dr_cell_3_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_13 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_13,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_13,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_13;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_6 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_6;

architecture beh of dr_cell_3_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_12 : std_logic ;
signal VCC : std_logic ;
signal N_57 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_12,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_12,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_12;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_5 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_5;

architecture beh of dr_cell_3_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_11 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_11,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_11,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_11;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_4 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_4;

architecture beh of dr_cell_3_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_10 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_10,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => DATA_OUT_4,
dataa => data_out_1,
datab => DATA_OUT_10);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_10;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_3 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
data_out :  out std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out_1 :  out std_logic);
end dr_cell_3_3;

architecture beh of dr_cell_3_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal DATA_OUT_8 : std_logic ;
signal DATA_OUT_9 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_9,
d => VCC,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_8,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z20: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z21: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_8,
datab => DATA_OUT_9);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_8;
data_out_1 <= DATA_OUT_9;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_2 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_2;

architecture beh of dr_cell_3_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_7 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_7,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_7,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_7;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3_1 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3_1;

architecture beh of dr_cell_3_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_6 : std_logic ;
signal VCC : std_logic ;
signal N_58 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
DATA_OUT_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_6,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => reset_bar,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => DATA_OUT_6,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z19: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
data_out <= DATA_OUT_6;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_3 is
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic);
end dr_cell_3;

architecture beh of dr_cell_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal DATA_OUT_4 : std_logic ;
signal VCC : std_logic ;
signal DATA_OUT_5 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_OUT_5,
d => FF1,
clk => ladder_fpga_sc_updateDR_configgen,
clrn => VCC,
ena => G_1861,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => DATA_OUT_4,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_fpga_sc_tdi_c,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => DATA_OUT_4,
dataa => DATA_OUT_5,
datab => data_out_1);
VCC <= '1';
GND <= '0';
data_out <= DATA_OUT_5;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_82 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_82;

architecture beh of dr_cell_4_82 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_81 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_81;

architecture beh of dr_cell_4_81 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_80 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_80;

architecture beh of dr_cell_4_80 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_79 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_79;

architecture beh of dr_cell_4_79 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_78 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_78;

architecture beh of dr_cell_4_78 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_77 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_77;

architecture beh of dr_cell_4_77 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_76 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_76;

architecture beh of dr_cell_4_76 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_75 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_75;

architecture beh of dr_cell_4_75 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_74 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_74;

architecture beh of dr_cell_4_74 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_73 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_73;

architecture beh of dr_cell_4_73 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_72 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_72;

architecture beh of dr_cell_4_72 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_71 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_71;

architecture beh of dr_cell_4_71 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_70 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_70;

architecture beh of dr_cell_4_70 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_69 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_69;

architecture beh of dr_cell_4_69 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_68 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_68;

architecture beh of dr_cell_4_68 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_67 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_67;

architecture beh of dr_cell_4_67 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_66 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_66;

architecture beh of dr_cell_4_66 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_65 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_65;

architecture beh of dr_cell_4_65 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_64 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_64;

architecture beh of dr_cell_4_64 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_63 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_63;

architecture beh of dr_cell_4_63 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_62 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_62;

architecture beh of dr_cell_4_62 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_60 is
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_60;

architecture beh of dr_cell_4_60 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_59 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
testin_echelle_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_59;

architecture beh of dr_cell_4_59 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => testin_echelle_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity \dr_cell_a.10.d.e_0\ is
port(
temp_scan_0 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
shiftDR :  in std_logic;
data_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end \dr_cell_a.10.d.e_0\;

architecture beh of \dr_cell_a.10.d.e_0\ is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => data_out,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SCAN_OUT_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
temp_scan_0 <= SCAN_OUT_0;
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_58 is
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_58;

architecture beh of dr_cell_4_58 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_57 is
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_57;

architecture beh of dr_cell_4_57 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_56 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
sc_serdes_ou_connec_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_56;

architecture beh of dr_cell_4_56 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => sc_serdes_ou_connec_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity \dr_cell_a.9.d.e_0\ is
port(
temp_scan_0 :  out std_logic;
temp_scan_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
shiftDR :  in std_logic;
clock40mhz_fpga_bad :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic);
end \dr_cell_a.9.d.e_0\;

architecture beh of \dr_cell_a.9.d.e_0\ is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
signal TEMP_SCAN_0Z : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => temp_scan_1,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => clock40mhz_fpga_bad,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMP_SCAN_0Z,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
temp_scan_0 <= TEMP_SCAN_0Z;
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_55 is
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_55;

architecture beh of dr_cell_4_55 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_54 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
fpga_serdes_ou_connec_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_54;

architecture beh of dr_cell_4_54 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => fpga_serdes_ou_connec_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_53 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_53;

architecture beh of dr_cell_4_53 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_52 is
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_52;

architecture beh of dr_cell_4_52 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_51 is
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_51;

architecture beh of dr_cell_4_51 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => card_ser_num_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_50 is
port(
temp_scan_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
clock40mhz_xtal_bad :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic);
end dr_cell_4_50;

architecture beh of dr_cell_4_50 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => temp_scan_0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => clock40mhz_xtal_bad,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_49 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_49;

architecture beh of dr_cell_4_49 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_fpga_activeclock,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_48 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
data_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_48;

architecture beh of dr_cell_4_48 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => data_out,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_47 is
port(
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic);
end dr_cell_4_47;

architecture beh of dr_cell_4_47 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal FF1_3_0_G1 : std_logic ;
signal VCC : std_logic ;
signal FF1_3_0_G1_0 : std_logic ;
signal FF1_3_0_G1_1 : std_logic ;
signal FF1_3_0_G1_2 : std_logic ;
signal FF1_3_0_G1_3 : std_logic ;
signal FF1_3_0_G1_4 : std_logic ;
signal FF1_3_0_G1_5 : std_logic ;
signal FF1_3_0_G1_6 : std_logic ;
signal FF1_3_0_G1_7 : std_logic ;
signal FF1_3_0_G1_12 : std_logic ;
signal FF1_3_0_G1_13 : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
begin
FF1_Z55: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => FF1_3_0_G1,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => scan_out,
sload => shiftDR,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z56: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO_8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_0,
dataa => latchup_hybride_c_7,
datab => latchup_hybride_c_6,
datac => enable_latchup_n_7,
datad => enable_latchup_n_6);
FF1_RNO_9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_1,
dataa => latchup_hybride_c_5,
datab => latchup_hybride_c_4,
datac => enable_latchup_n_5,
datad => enable_latchup_n_4);
FF1_RNO_6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_2,
dataa => latchup_hybride_c_3,
datab => latchup_hybride_c_2,
datac => enable_latchup_n_3,
datad => enable_latchup_n_2);
FF1_RNO_7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_3,
dataa => latchup_hybride_c_1,
datab => latchup_hybride_c_0,
datac => enable_latchup_n_1,
datad => enable_latchup_n_0);
FF1_RNO_4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_4,
dataa => latchup_hybride_c_15,
datab => latchup_hybride_c_14,
datac => enable_latchup_n_15,
datad => enable_latchup_n_14);
FF1_RNO_5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_5,
dataa => latchup_hybride_c_13,
datab => latchup_hybride_c_12,
datac => enable_latchup_n_13,
datad => enable_latchup_n_12);
FF1_RNO_2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_6,
dataa => latchup_hybride_c_11,
datab => latchup_hybride_c_10,
datac => enable_latchup_n_11,
datad => enable_latchup_n_10);
FF1_RNO_3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010000")
port map (
combout => FF1_3_0_G1_7,
dataa => latchup_hybride_c_9,
datab => latchup_hybride_c_8,
datac => enable_latchup_n_9,
datad => enable_latchup_n_8);
FF1_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => FF1_3_0_G1_12,
dataa => FF1_3_0_G1_2,
datab => FF1_3_0_G1_3,
datac => FF1_3_0_G1_0,
datad => FF1_3_0_G1_1);
FF1_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => FF1_3_0_G1_13,
dataa => FF1_3_0_G1_6,
datab => FF1_3_0_G1_7,
datac => FF1_3_0_G1_4,
datad => FF1_3_0_G1_5);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => FF1_3_0_G1,
dataa => FF1_3_0_G1_13,
datab => FF1_3_0_G1_12);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_46 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pll_40MHz_switchover_locked :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_46;

architecture beh of dr_cell_4_46 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => pll_40MHz_switchover_locked,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_45 is
port(
debug_present_n_c :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_45;

architecture beh of dr_cell_4_45 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal FF1_RNO : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => FF1_RNO,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO <= not debug_present_n_c;
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_44 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
crc_error :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_44;

architecture beh of dr_cell_4_44 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => crc_error,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_43 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
xtal_en_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_43;

architecture beh of dr_cell_4_43 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => xtal_en_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_42 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
holdin_echelle_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_42;

architecture beh of dr_cell_4_42 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => holdin_echelle_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_41 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
spare_switch_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic);
end dr_cell_4_41;

architecture beh of dr_cell_4_41 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => spare_switch_c,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_40 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_40;

architecture beh of dr_cell_4_40 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_39 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_39;

architecture beh of dr_cell_4_39 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_38 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_38;

architecture beh of dr_cell_4_38 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_37 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_37;

architecture beh of dr_cell_4_37 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_36 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_36;

architecture beh of dr_cell_4_36 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_35 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_35;

architecture beh of dr_cell_4_35 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_33 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_33;

architecture beh of dr_cell_4_33 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_32 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_32;

architecture beh of dr_cell_4_32 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_31 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_31;

architecture beh of dr_cell_4_31 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_30 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_30;

architecture beh of dr_cell_4_30 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_29 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_29;

architecture beh of dr_cell_4_29 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_28 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_28;

architecture beh of dr_cell_4_28 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_27 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_27;

architecture beh of dr_cell_4_27 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_26 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_26;

architecture beh of dr_cell_4_26 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_25 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_25;

architecture beh of dr_cell_4_25 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_24 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_24;

architecture beh of dr_cell_4_24 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_22 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_22;

architecture beh of dr_cell_4_22 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_21 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_21;

architecture beh of dr_cell_4_21 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_20 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_20;

architecture beh of dr_cell_4_20 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_19 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_19;

architecture beh of dr_cell_4_19 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_18 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_18;

architecture beh of dr_cell_4_18 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_17 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_17;

architecture beh of dr_cell_4_17 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_16 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_16;

architecture beh of dr_cell_4_16 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_15 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_15;

architecture beh of dr_cell_4_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_14 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_14;

architecture beh of dr_cell_4_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_13 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_13;

architecture beh of dr_cell_4_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_12 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_12;

architecture beh of dr_cell_4_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_11 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_11;

architecture beh of dr_cell_4_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_10 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_10;

architecture beh of dr_cell_4_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_8 is
port(
ladder_addr_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_8;

architecture beh of dr_cell_4_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_addr_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_7 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_7;

architecture beh of dr_cell_4_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_6 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_6;

architecture beh of dr_cell_4_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_5 is
port(
ladder_addr_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_5;

architecture beh of dr_cell_4_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_addr_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_4 is
port(
ladder_addr_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_4;

architecture beh of dr_cell_4_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => ladder_addr_c_0,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_3 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_3;

architecture beh of dr_cell_4_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_2 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic);
end dr_cell_4_2;

architecture beh of dr_cell_4_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => scan_out,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out_0,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4_1 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic);
end dr_cell_4_1;

architecture beh of dr_cell_4_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_10 : std_logic ;
signal N_9 : std_logic ;
signal N_8 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
asdata => VCC,
sload => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell_4 is
port(
scan_out_0 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out :  out std_logic);
end ir_cell_4;

architecture beh of ir_cell_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal FF1_3_0_G0 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => G_1857,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => FF1_3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => FF1_3_0_G0,
dataa => shiftIR,
datab => scan_out_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell_3 is
port(
scan_out_0 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out :  out std_logic);
end ir_cell_3;

architecture beh of ir_cell_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal FF1_3_0_G0 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => G_1857,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => FF1_3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => FF1_3_0_G0,
dataa => shiftIR,
datab => scan_out_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell_2 is
port(
scan_out_0 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
data_out :  out std_logic;
G_1857 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out_1 :  out std_logic);
end ir_cell_2;

architecture beh of ir_cell_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal FF1_3_0_G0 : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_1_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => data_out_1,
d => VCC,
clk => ladder_fpga_sc_tck_c_i,
clrn => reset_bar,
ena => G_1857,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
DATA_OUT_Z16: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => G_1857,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z17: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => FF1_3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z18: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => FF1_3_0_G0,
dataa => shiftIR,
datab => scan_out_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell_1 is
port(
scan_out_0 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out :  out std_logic);
end ir_cell_1;

architecture beh of ir_cell_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal FF1_3_0_G0 : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => G_1857,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => FF1_3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => FF1_3_0_G0,
dataa => shiftIR,
datab => scan_out_0);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_cell is
port(
shiftIR :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out :  out std_logic);
end ir_cell;

architecture beh of ir_cell is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal FF1_3_0_G0_X : std_logic ;
signal VCC : std_logic ;
signal N_6 : std_logic ;
signal GND : std_logic ;
begin
DATA_OUT_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => data_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => G_1857,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => FF1_3_0_G0_X,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SCAN_OUT_Z15: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
FF1_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => FF1_3_0_G0_X,
dataa => ladder_fpga_sc_tdi_c,
datab => shiftIR);
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity mesure_temperature is
port(
temperature0_0 :  out std_logic;
temperature0_1 :  out std_logic;
temperature0_2 :  out std_logic;
temperature0_3 :  out std_logic;
temperature0_4 :  out std_logic;
temperature0_5 :  out std_logic;
temperature0_6 :  out std_logic;
temperature0_7 :  out std_logic;
temperature0_8 :  out std_logic;
temperature0_9 :  out std_logic;
temperature0_10 :  out std_logic;
temperature0_11 :  out std_logic;
temperature1_0 :  out std_logic;
temperature1_1 :  out std_logic;
temperature1_2 :  out std_logic;
temperature1_3 :  out std_logic;
temperature1_4 :  out std_logic;
temperature1_5 :  out std_logic;
temperature1_6 :  out std_logic;
temperature1_7 :  out std_logic;
temperature1_8 :  out std_logic;
temperature1_9 :  out std_logic;
temperature1_10 :  out std_logic;
temperature1_11 :  out std_logic;
temperature2_0 :  out std_logic;
temperature2_1 :  out std_logic;
temperature2_2 :  out std_logic;
temperature2_3 :  out std_logic;
temperature2_4 :  out std_logic;
temperature2_5 :  out std_logic;
temperature2_6 :  out std_logic;
temperature2_7 :  out std_logic;
temperature2_8 :  out std_logic;
temperature2_9 :  out std_logic;
temperature2_10 :  out std_logic;
temperature2_11 :  out std_logic;
temperature3_0 :  out std_logic;
temperature3_1 :  out std_logic;
temperature3_2 :  out std_logic;
temperature3_3 :  out std_logic;
temperature3_4 :  out std_logic;
temperature3_5 :  out std_logic;
temperature3_6 :  out std_logic;
temperature3_7 :  out std_logic;
temperature3_8 :  out std_logic;
temperature3_9 :  out std_logic;
temperature3_10 :  out std_logic;
temperature3_11 :  out std_logic;
sc_trstb_hybride_c_0 :  in std_logic;
temperature_out_e :  out std_logic;
temperature_c :  in std_logic;
ladder_fpga_clock4MHz :  in std_logic);
end mesure_temperature;

architecture beh of mesure_temperature is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal CNT : std_logic_vector(17 downto 0);
signal STATE : std_logic_vector(11 downto 0);
signal STATE_RNO : std_logic_vector(11 to 11);
signal STATE_I : std_logic_vector(12 to 12);
signal STATE_NS_I_O2 : std_logic_vector(6 downto 3);
signal STATE_NS_I_O2_1 : std_logic_vector(10 downto 6);
signal STATE_NS_I_A5_0_1 : std_logic_vector(8 downto 6);
signal STATE_NS_O2 : std_logic_vector(12 to 12);
signal STATE_NS_O2_0 : std_logic_vector(2 to 2);
signal STATE_NS_O2_0_1 : std_logic_vector(12 to 12);
signal STATE_NS_I_A5 : std_logic_vector(10 to 10);
signal STATE_NS_I_O2_2 : std_logic_vector(8 downto 4);
signal STATE_NS_A2_1 : std_logic_vector(12 to 12);
signal STATE_NS_I_O2_0_0 : std_logic_vector(8 to 8);
signal STATE_NS_I_A5_0_0_0 : std_logic_vector(10 to 10);
signal STATE_NS_I_O2_0 : std_logic_vector(4 to 4);
signal STATE_NS_I_A5_0 : std_logic_vector(3 to 3);
signal STATE_NS_I_A5_1_0 : std_logic_vector(3 to 3);
signal STATE_NS_O2_1 : std_logic_vector(2 to 2);
signal STATE_NS_I_A5_1 : std_logic_vector(8 to 8);
signal STATE_NS_A5 : std_logic_vector(2 to 2);
signal CNT_C0_COMBOUT : std_logic ;
signal UN1_CNT_0_SQMUXA_I : std_logic ;
signal CNT_C1_COMBOUT : std_logic ;
signal CNT_C2_COMBOUT : std_logic ;
signal CNT_C3_COMBOUT : std_logic ;
signal CNT_C4_COMBOUT : std_logic ;
signal CNT_C5_COMBOUT : std_logic ;
signal CNT_C6_COMBOUT : std_logic ;
signal CNT_C7_COMBOUT : std_logic ;
signal CNT_C8_COMBOUT : std_logic ;
signal CNT_C9_COMBOUT : std_logic ;
signal CNT_C10_COMBOUT : std_logic ;
signal CNT_C11_COMBOUT : std_logic ;
signal CNT_C12_COMBOUT : std_logic ;
signal CNT_C13_COMBOUT : std_logic ;
signal CNT_C14_COMBOUT : std_logic ;
signal CNT_C15_COMBOUT : std_logic ;
signal CNT_C16_COMBOUT : std_logic ;
signal CNT_C17_COMBOUT : std_logic ;
signal \STATE_NS_0_12__G0_0\ : std_logic ;
signal N_439_I_0_G0 : std_logic ;
signal N_437_I_0_G0 : std_logic ;
signal N_435_I_0_G0 : std_logic ;
signal N_433_I_0_G0 : std_logic ;
signal N_431_I_0_G0 : std_logic ;
signal N_429_I_0_G0 : std_logic ;
signal N_427_I_0_G0 : std_logic ;
signal N_425_I_0_G0 : std_logic ;
signal N_423_I_0_G0 : std_logic ;
signal \STATE_NS_0_2__G0_0\ : std_logic ;
signal \STATE_NS_0_2__G2\ : std_logic ;
signal \STATE_NS_0_0__G0_0\ : std_logic ;
signal \TEMPERATURE3_1_0_11__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_0__G0_E_X\ : std_logic ;
signal STEMP_IN : std_logic ;
signal \TEMPERATURE3_1_0_10__G3\ : std_logic ;
signal VCC : std_logic ;
signal \TEMPERATURE3_1_0_9__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_8__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_7__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_6__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_5__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_4__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_3__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_2__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_1__G3\ : std_logic ;
signal \TEMPERATURE3_1_0_0__G3\ : std_logic ;
signal \TEMPERATURE2_1_0_11__G4\ : std_logic ;
signal \TEMPERATURE2_1_0_0__G0_I_O4_X_I\ : std_logic ;
signal \TEMPERATURE2_1_0_10__G4\ : std_logic ;
signal \TEMPERATURE2_1_0_9__G4\ : std_logic ;
signal \TEMPERATURE2_1_0_8__G4\ : std_logic ;
signal \TEMPERATURE2_1_0_7__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_9__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_8__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_7__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_6__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_5__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_4__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_3__G4\ : std_logic ;
signal \TEMPERATURE1_1_0_11__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_0__G0_E_X\ : std_logic ;
signal \TEMPERATURE1_1_0_10__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_9__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_8__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_7__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_6__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_5__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_4__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_3__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_2__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_1__G3\ : std_logic ;
signal \TEMPERATURE1_1_0_0__G3\ : std_logic ;
signal \TEMPERATURE0_1_0_0__G0_I_O4_I\ : std_logic ;
signal \TEMPERATURE0_1_0_2__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_1__G4\ : std_logic ;
signal \TEMPERATURE0_1_0_0__G4\ : std_logic ;
signal TEMPERATURE_IN_SYNC : std_logic ;
signal N_504_I_0_G0 : std_logic ;
signal CNT_C0_COUT : std_logic ;
signal CNT_C1_COUT : std_logic ;
signal CNT_C2_COUT : std_logic ;
signal CNT_C3_COUT : std_logic ;
signal CNT_C4_COUT : std_logic ;
signal CNT_C5_COUT : std_logic ;
signal CNT_C6_COUT : std_logic ;
signal CNT_C7_COUT : std_logic ;
signal CNT_C8_COUT : std_logic ;
signal CNT_C9_COUT : std_logic ;
signal CNT_C10_COUT : std_logic ;
signal CNT_C11_COUT : std_logic ;
signal CNT_C12_COUT : std_logic ;
signal CNT_C13_COUT : std_logic ;
signal CNT_C14_COUT : std_logic ;
signal CNT_C15_COUT : std_logic ;
signal CNT_C16_COUT : std_logic ;
signal CNT_0_SQMUXA_1_0 : std_logic ;
signal UN1_CNT_3LTO15_1 : std_logic ;
signal UN1_CNT_5LTO10 : std_logic ;
signal UN1_CNT_3LTO15_1_0_0 : std_logic ;
signal \TEMPERATURE0_1_0_0__G0_I_O4_1_2\ : std_logic ;
signal UN1_CNT_3LTO15_1_0 : std_logic ;
signal \TEMPERATURE0_1_0_0__G0_I_O4_1_3\ : std_logic ;
signal \STATE_NS_0_2__G0_0_A3_0\ : std_logic ;
signal UN1_CNT_5LTO12 : std_logic ;
signal N_437_I_0_G0_0 : std_logic ;
signal UN1_CNT_5LTO13 : std_logic ;
signal \TEMPERATURE2_1_0_0__G0_I_O4_1\ : std_logic ;
signal \STATE_NS_0_2__G2_A\ : std_logic ;
signal N_433_I_0_G0_A : std_logic ;
signal \STATE_NS_0_12__G0_0_1_A\ : std_logic ;
signal \STATE_NS_0_12__G0_0_1\ : std_logic ;
signal N_425_I_0_G0_0 : std_logic ;
signal \STATE_NS_0_0__G0_0_A3\ : std_logic ;
signal N_429_I_0_G0_A : std_logic ;
signal N_423_I_0_G0_0 : std_logic ;
signal N_207 : std_logic ;
signal N_206 : std_logic ;
signal N_205 : std_logic ;
signal N_204 : std_logic ;
signal N_203 : std_logic ;
signal N_202 : std_logic ;
signal N_201 : std_logic ;
signal N_200 : std_logic ;
signal N_199 : std_logic ;
signal N_198 : std_logic ;
signal N_197 : std_logic ;
signal N_196 : std_logic ;
signal N_195 : std_logic ;
signal GND : std_logic ;
signal TEMPERATURE1_134 : std_logic ;
signal TEMPERATURE1_135 : std_logic ;
signal TEMPERATURE1_136 : std_logic ;
signal TEMPERATURE1_137 : std_logic ;
signal TEMPERATURE1_138 : std_logic ;
signal TEMPERATURE1_139 : std_logic ;
signal TEMPERATURE1_140 : std_logic ;
signal TEMPERATURE1_141 : std_logic ;
signal TEMPERATURE1_142 : std_logic ;
signal TEMPERATURE1_143 : std_logic ;
signal TEMPERATURE1_144 : std_logic ;
signal TEMPERATURE1_145 : std_logic ;
signal TEMPERATURE3_146 : std_logic ;
signal TEMPERATURE3_147 : std_logic ;
signal TEMPERATURE3_148 : std_logic ;
signal TEMPERATURE3_149 : std_logic ;
signal TEMPERATURE3_150 : std_logic ;
signal TEMPERATURE3_151 : std_logic ;
signal TEMPERATURE3_152 : std_logic ;
signal TEMPERATURE3_153 : std_logic ;
signal TEMPERATURE3_154 : std_logic ;
signal TEMPERATURE3_155 : std_logic ;
signal TEMPERATURE3_156 : std_logic ;
signal TEMPERATURE3_157 : std_logic ;
signal STEMP_IN_I : std_logic ;
signal UN1_CNT_0_SQMUXA_I_I : std_logic ;
begin
\CNT_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(0),
d => CNT_C0_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(1),
d => CNT_C1_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(2),
d => CNT_C2_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(3),
d => CNT_C3_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(4),
d => CNT_C4_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(5),
d => CNT_C5_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(6),
d => CNT_C6_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(7),
d => CNT_C7_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(8),
d => CNT_C8_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(9),
d => CNT_C9_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(10),
d => CNT_C10_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(11),
d => CNT_C11_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(12),
d => CNT_C12_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(13),
d => CNT_C13_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_14_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(14),
d => CNT_C14_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_15_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(15),
d => CNT_C15_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_16_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(16),
d => CNT_C16_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\CNT_17_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => CNT(17),
d => CNT_C17_COMBOUT,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
sclr => UN1_CNT_0_SQMUXA_I_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
\STATE_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(0),
d => \STATE_NS_0_12__G0_0\,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(1),
d => N_439_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(2),
d => N_437_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(3),
d => N_435_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(4),
d => N_433_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(5),
d => N_431_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(6),
d => N_429_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(7),
d => N_427_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(8),
d => N_425_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(9),
d => N_423_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(10),
d => \STATE_NS_0_2__G0_0\,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE(11),
d => STATE_RNO(11),
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
ena => \STATE_NS_0_2__G2\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\STATE_I_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STATE_I(12),
d => \STATE_NS_0_0__G0_0\,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE3_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_157,
d => \TEMPERATURE3_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(16),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_156,
d => \TEMPERATURE3_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(15),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_155,
d => \TEMPERATURE3_1_0_9__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(14),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_154,
d => \TEMPERATURE3_1_0_8__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(13),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_153,
d => \TEMPERATURE3_1_0_7__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(12),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_152,
d => \TEMPERATURE3_1_0_6__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(11),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_151,
d => \TEMPERATURE3_1_0_5__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(10),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_150,
d => \TEMPERATURE3_1_0_4__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(9),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_149,
d => \TEMPERATURE3_1_0_3__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(8),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_148,
d => \TEMPERATURE3_1_0_2__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(7),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_147,
d => \TEMPERATURE3_1_0_1__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(6),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE3_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE3_146,
d => \TEMPERATURE3_1_0_0__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE3_1_0_0__G0_E_X\,
asdata => CNT(5),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE2_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_11,
d => \TEMPERATURE2_1_0_11__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_10,
d => \TEMPERATURE2_1_0_10__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_9,
d => \TEMPERATURE2_1_0_9__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_8,
d => \TEMPERATURE2_1_0_8__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_7,
d => \TEMPERATURE2_1_0_7__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_6,
d => \TEMPERATURE0_1_0_9__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_5,
d => \TEMPERATURE0_1_0_8__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_4,
d => \TEMPERATURE0_1_0_7__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_3,
d => \TEMPERATURE0_1_0_6__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_2,
d => \TEMPERATURE0_1_0_5__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_1,
d => \TEMPERATURE0_1_0_4__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE2_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature2_0,
d => \TEMPERATURE0_1_0_3__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE1_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_145,
d => \TEMPERATURE1_1_0_11__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(14),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_144,
d => \TEMPERATURE1_1_0_10__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(13),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_143,
d => \TEMPERATURE1_1_0_9__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(12),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_142,
d => \TEMPERATURE1_1_0_8__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(11),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_141,
d => \TEMPERATURE1_1_0_7__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(10),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_140,
d => \TEMPERATURE1_1_0_6__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(9),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_139,
d => \TEMPERATURE1_1_0_5__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(8),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_138,
d => \TEMPERATURE1_1_0_4__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(7),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_137,
d => \TEMPERATURE1_1_0_3__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(6),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_136,
d => \TEMPERATURE1_1_0_2__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(5),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_135,
d => \TEMPERATURE1_1_0_1__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(4),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE1_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE1_134,
d => \TEMPERATURE1_1_0_0__G3\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE1_1_0_0__G0_E_X\,
asdata => CNT(3),
sload => STEMP_IN_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\TEMPERATURE0_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_11,
d => \TEMPERATURE2_1_0_8__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_10,
d => \TEMPERATURE2_1_0_7__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_9,
d => \TEMPERATURE0_1_0_9__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_8,
d => \TEMPERATURE0_1_0_8__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_7,
d => \TEMPERATURE0_1_0_7__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_6,
d => \TEMPERATURE0_1_0_6__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_5,
d => \TEMPERATURE0_1_0_5__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_4,
d => \TEMPERATURE0_1_0_4__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_3,
d => \TEMPERATURE0_1_0_3__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_2,
d => \TEMPERATURE0_1_0_2__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_1,
d => \TEMPERATURE0_1_0_1__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TEMPERATURE0_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature0_0,
d => \TEMPERATURE0_1_0_0__G4\,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
STEMP_IN_Z362: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => STEMP_IN,
d => TEMPERATURE_IN_SYNC,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TEMPERATURE_IN_SYNC_Z363: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TEMPERATURE_IN_SYNC,
d => temperature_c,
clk => ladder_fpga_clock4MHz,
clrn => VCC,
ena => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TEMPERATURE_OUT_E_Z364: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => temperature_out_e,
d => N_504_I_0_G0,
clk => ladder_fpga_clock4MHz,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
STATE_RNO(11) <= not STATE_I(12);
CNT_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => CNT_C0_COMBOUT,
cout => CNT_C0_COUT,
dataa => CNT(0),
datab => VCC);
CNT_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C1_COMBOUT,
cout => CNT_C1_COUT,
dataa => CNT(1),
cin => CNT_C0_COUT);
CNT_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C2_COMBOUT,
cout => CNT_C2_COUT,
dataa => CNT(2),
cin => CNT_C1_COUT);
CNT_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C3_COMBOUT,
cout => CNT_C3_COUT,
dataa => CNT(3),
cin => CNT_C2_COUT);
CNT_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C4_COMBOUT,
cout => CNT_C4_COUT,
dataa => CNT(4),
cin => CNT_C3_COUT);
CNT_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C5_COMBOUT,
cout => CNT_C5_COUT,
dataa => CNT(5),
cin => CNT_C4_COUT);
CNT_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C6_COMBOUT,
cout => CNT_C6_COUT,
dataa => CNT(6),
cin => CNT_C5_COUT);
CNT_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C7_COMBOUT,
cout => CNT_C7_COUT,
dataa => CNT(7),
cin => CNT_C6_COUT);
CNT_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C8_COMBOUT,
cout => CNT_C8_COUT,
dataa => CNT(8),
cin => CNT_C7_COUT);
CNT_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C9_COMBOUT,
cout => CNT_C9_COUT,
dataa => CNT(9),
cin => CNT_C8_COUT);
CNT_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C10_COMBOUT,
cout => CNT_C10_COUT,
dataa => CNT(10),
cin => CNT_C9_COUT);
CNT_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C11_COMBOUT,
cout => CNT_C11_COUT,
dataa => CNT(11),
cin => CNT_C10_COUT);
CNT_C12: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C12_COMBOUT,
cout => CNT_C12_COUT,
dataa => CNT(12),
cin => CNT_C11_COUT);
CNT_C13: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C13_COMBOUT,
cout => CNT_C13_COUT,
dataa => CNT(13),
cin => CNT_C12_COUT);
CNT_C14: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C14_COMBOUT,
cout => CNT_C14_COUT,
dataa => CNT(14),
cin => CNT_C13_COUT);
CNT_C15: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C15_COMBOUT,
cout => CNT_C15_COUT,
dataa => CNT(15),
cin => CNT_C14_COUT);
CNT_C16: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => CNT_C16_COMBOUT,
cout => CNT_C16_COUT,
dataa => CNT(16),
cin => CNT_C15_COUT);
CNT_C17: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => CNT_C17_COMBOUT,
dataa => CNT(17),
cin => CNT_C16_COUT);
\STATE_NS_I_O2_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => STATE_NS_I_O2(3),
dataa => CNT(4),
datab => CNT(3));
TEMPERATURE_OUT_E_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => N_504_I_0_G0,
dataa => STATE_I(12),
datab => STATE(10));
\TEMPERATURE0_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_0__G4\,
dataa => CNT(1),
datab => STEMP_IN);
\TEMPERATURE0_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_1__G4\,
dataa => CNT(2),
datab => STEMP_IN);
\TEMPERATURE0_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_2__G4\,
dataa => CNT(3),
datab => STEMP_IN);
\CNT_RNI84S3_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_3__G4\,
dataa => CNT(4),
datab => STEMP_IN);
\CNT_RNI98S3_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_4__G4\,
dataa => CNT(5),
datab => STEMP_IN);
\CNT_RNIACS3_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_5__G4\,
dataa => CNT(6),
datab => STEMP_IN);
\CNT_RNIBGS3_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_6__G4\,
dataa => CNT(7),
datab => STEMP_IN);
\CNT_RNICKS3_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_7__G4\,
dataa => CNT(8),
datab => STEMP_IN);
\CNT_RNIDOS3_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_8__G4\,
dataa => CNT(9),
datab => STEMP_IN);
\CNT_RNIB0T7_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE0_1_0_9__G4\,
dataa => CNT(10),
datab => STEMP_IN);
\CNT_RNIC0T7_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE2_1_0_7__G4\,
dataa => CNT(11),
datab => STEMP_IN);
\TEMPERATURE2_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE2_1_0_9__G4\,
dataa => CNT(13),
datab => STEMP_IN);
\TEMPERATURE2_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE2_1_0_10__G4\,
dataa => CNT(14),
datab => STEMP_IN);
\TEMPERATURE2_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE2_1_0_11__G4\,
dataa => CNT(15),
datab => STEMP_IN);
\CNT_RNID0T7_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE2_1_0_8__G4\,
dataa => CNT(12),
datab => STEMP_IN);
CNT_0_SQMUXA_1_0_Z401: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => CNT_0_SQMUXA_1_0,
dataa => CNT(16),
datab => CNT(15));
\STATE_NS_I_O2_1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => STATE_NS_I_O2_1(10),
dataa => CNT(17),
datab => CNT(16));
\TEMPERATURE1_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_0__G3\,
dataa => TEMPERATURE1_134,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_1__G3\,
dataa => TEMPERATURE1_135,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_2__G3\,
dataa => TEMPERATURE1_136,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_3__G3\,
dataa => TEMPERATURE1_137,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_4__G3\,
dataa => TEMPERATURE1_138,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_5__G3\,
dataa => TEMPERATURE1_139,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_6__G3\,
dataa => TEMPERATURE1_140,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_7__G3\,
dataa => TEMPERATURE1_141,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_8__G3\,
dataa => TEMPERATURE1_142,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_9__G3\,
dataa => TEMPERATURE1_143,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_10__G3\,
dataa => TEMPERATURE1_144,
datab => STATE_NS_I_A5_0_1(8));
\TEMPERATURE1_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => \TEMPERATURE1_1_0_11__G3\,
dataa => TEMPERATURE1_145,
datab => STATE_NS_I_A5_0_1(8));
OP_GE_UN1_CNT_3LTO15_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101110111")
port map (
combout => UN1_CNT_3LTO15_1,
dataa => CNT(12),
datab => CNT(11));
\TEMPERATURE3_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_11__G3\,
dataa => TEMPERATURE3_157,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_10__G3\,
dataa => TEMPERATURE3_156,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_9__G3\,
dataa => TEMPERATURE3_155,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_8__G3\,
dataa => TEMPERATURE3_154,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_7__G3\,
dataa => TEMPERATURE3_153,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_6__G3\,
dataa => TEMPERATURE3_152,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_5__G3\,
dataa => TEMPERATURE3_151,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_4__G3\,
dataa => TEMPERATURE3_150,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_3__G3\,
dataa => TEMPERATURE3_149,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_2__G3\,
dataa => TEMPERATURE3_148,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_1__G3\,
dataa => TEMPERATURE3_147,
datab => STATE_NS_O2(12));
\TEMPERATURE3_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \TEMPERATURE3_1_0_0__G3\,
dataa => TEMPERATURE3_146,
datab => STATE_NS_O2(12));
\STATE_NS_O2_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => STATE_NS_O2_0(2),
dataa => CNT(6),
datab => CNT(7),
datac => CNT(8),
datad => CNT(9));
\STATE_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_427_I_0_G0,
dataa => STATE(7),
datab => STATE(8),
datac => STEMP_IN);
\STATE_NS_O2_0_1_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111111101111111")
port map (
combout => STATE_NS_O2_0_1(12),
dataa => CNT(15),
datab => CNT(16),
datac => CNT(17));
\STATE_NS_I_A5_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100000001")
port map (
combout => STATE_NS_I_A5(10),
dataa => STATE(3),
datab => STATE(4),
datac => STATE(2),
datad => STATE_NS_O2(12));
\STATE_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_435_I_0_G0,
dataa => STATE(3),
datab => STATE(4),
datac => STEMP_IN);
OP_GE_UN1_CNT_5LTO10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000111")
port map (
combout => UN1_CNT_5LTO10,
dataa => CNT(7),
datab => CNT(8),
datac => CNT(9),
datad => CNT(10));
\STATE_NS_I_O2_2_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => STATE_NS_I_O2_2(8),
dataa => CNT(16),
datab => CNT(17),
datac => CNT(15));
\STATE_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_431_I_0_G0,
dataa => STATE(5),
datab => STATE(6),
datac => STEMP_IN);
\STATE_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_439_I_0_G0,
dataa => STATE(1),
datab => STATE(2),
datac => STEMP_IN);
\STATE_NS_A2_1_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010000000")
port map (
combout => STATE_NS_A2_1(12),
dataa => CNT(13),
datab => CNT(14),
datac => CNT(10),
datad => CNT(11));
OP_GE_UN1_CNT_3LTO15_1_0_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101111111")
port map (
combout => UN1_CNT_3LTO15_1_0_0,
dataa => CNT(11),
datab => CNT(12),
datac => CNT(9),
datad => CNT(10));
\STATE_NS_I_O2_0_0_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101111111")
port map (
combout => STATE_NS_I_O2_0_0(8),
dataa => CNT(13),
datab => CNT(14),
datac => CNT(8),
datad => CNT(9));
\STATE_NS_I_O2_1_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101111111")
port map (
combout => STATE_NS_I_O2_1(6),
dataa => CNT(8),
datab => CNT(9),
datac => CNT(6),
datad => CNT(7));
\STATE_NS_I_A5_0_0_0_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => STATE_NS_I_A5_0_0_0(10),
dataa => STATE(2),
datab => STATE(3),
datac => CNT(16),
datad => CNT(17));
\CNT_RNIR00R_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => \TEMPERATURE0_1_0_0__G0_I_O4_1_2\,
dataa => CNT(13),
datab => CNT(14),
datac => CNT(15),
datad => CNT(17));
\STATE_NS_I_O2_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001111111111111")
port map (
combout => STATE_NS_I_O2_0(4),
dataa => CNT(3),
datab => CNT(4),
datac => CNT(5),
datad => CNT(6));
\STATE_NS_I_O2_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => STATE_NS_I_O2(4),
dataa => CNT(13),
datab => CNT(14),
datac => CNT(15),
datad => STATE_NS_I_O2_1(10));
\STATE_NS_I_O2_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111101111111")
port map (
combout => STATE_NS_I_O2(6),
dataa => CNT(11),
datab => CNT(12),
datac => CNT(10),
datad => STATE_NS_I_O2_1(6));
\STATE_NS_I_A5_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => STATE_NS_I_A5_0(3),
dataa => CNT(6),
datab => STATE(10),
datac => CNT(5),
datad => STATE_NS_I_O2(3));
OP_GE_UN1_CNT_3LTO15_1_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011111110111")
port map (
combout => UN1_CNT_3LTO15_1_0,
dataa => CNT(13),
datab => CNT(14),
datac => UN1_CNT_3LTO15_1_0_0);
\CNT_RNIC1T21_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => \TEMPERATURE0_1_0_0__G0_I_O4_1_3\,
dataa => CNT(16),
datab => STEMP_IN,
datac => \TEMPERATURE0_1_0_0__G0_I_O4_1_2\);
\STATE_RNO_0_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001111100000000")
port map (
combout => \STATE_NS_0_2__G0_0_A3_0\,
dataa => CNT(3),
datab => CNT(4),
datac => CNT(5),
datad => STATE(10));
\STATE_NS_I_A5_1_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000011111")
port map (
combout => STATE_NS_I_A5_1_0(3),
dataa => CNT(3),
datab => CNT(4),
datac => CNT(5),
datad => STATE(9));
\STATE_NS_I_A5_0_1_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000000")
port map (
combout => STATE_NS_I_A5_0_1(6),
dataa => CNT(13),
datab => CNT(14),
datac => STATE_NS_I_O2_2(8),
datad => STATE_NS_I_O2(6));
\STATE_NS_O2_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110110011001100")
port map (
combout => STATE_NS_O2(12),
dataa => CNT(12),
datab => CNT(17),
datac => CNT_0_SQMUXA_1_0,
datad => STATE_NS_A2_1(12));
OP_GE_UN1_CNT_5LTO12: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000100110001")
port map (
combout => UN1_CNT_5LTO12,
dataa => CNT(11),
datab => CNT(12),
datac => UN1_CNT_5LTO10);
\STATE_NS_I_A5_0_1_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011111101")
port map (
combout => STATE_NS_I_A5_0_1(8),
dataa => CNT(10),
datab => UN1_CNT_3LTO15_1,
datac => STATE_NS_I_O2_0_0(8),
datad => STATE_NS_I_O2_2(8));
\STATE_NS_O2_1_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => STATE_NS_O2_1(2),
dataa => CNT(10),
datab => CNT(11),
datac => CNT(12),
datad => STATE_NS_I_O2(4));
\STATE_NS_I_A5_1_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000010000")
port map (
combout => STATE_NS_I_A5_1(8),
dataa => STATE(5),
datab => STATE(6),
datac => CNT(15),
datad => UN1_CNT_3LTO15_1_0);
\STATE_RNO_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000011100000")
port map (
combout => N_437_I_0_G0_0,
dataa => STATE(2),
datab => STATE(3),
datac => STEMP_IN,
datad => STATE_NS_I_O2_2(8));
OP_GE_UN1_CNT_5LTO13: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011111100011111")
port map (
combout => UN1_CNT_5LTO13,
dataa => CNT(11),
datab => CNT(12),
datac => CNT(13),
datad => UN1_CNT_5LTO10);
\STATE_NS_I_O2_RNIIGKN1_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100010001000")
port map (
combout => \TEMPERATURE0_1_0_0__G0_I_O4_I\,
dataa => sc_trstb_hybride_c_0,
datab => STATE(8),
datac => \TEMPERATURE0_1_0_0__G0_I_O4_1_3\,
datad => STATE_NS_I_O2(6));
\STATE_NS_I_O2_2_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => STATE_NS_I_O2_2(4),
dataa => CNT(8),
datab => CNT(9),
datac => CNT(7),
datad => STATE_NS_O2_1(2));
OP_GE_UN1_CNT_3LTO15_1_0_RNIS8E11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110000000100")
port map (
combout => \TEMPERATURE2_1_0_0__G0_I_O4_1\,
dataa => CNT(15),
datab => STEMP_IN,
datac => STATE_NS_I_O2_1(10),
datad => UN1_CNT_3LTO15_1_0);
OP_GE_UN1_CNT_3LTO15_1_RNI66N01: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000100110011")
port map (
combout => \STATE_NS_0_2__G2_A\,
dataa => CNT(10),
datab => CNT(13),
datac => UN1_CNT_3LTO15_1,
datad => STATE_NS_O2_0(2));
\STATE_NS_I_O2_1_RNILTLO1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100011111010")
port map (
combout => \STATE_NS_0_2__G2\,
dataa => CNT(15),
datab => CNT(14),
datac => STATE_NS_I_O2_1(10),
datad => \STATE_NS_0_2__G2_A\);
\STATE_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001001100")
port map (
combout => N_437_I_0_G0,
dataa => STATE_NS_I_A5_0_0_0(10),
datab => N_437_I_0_G0_0,
datac => UN1_CNT_3LTO15_1_0,
datad => STATE_NS_I_A5(10));
\STATE_RNO_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101010001")
port map (
combout => N_433_I_0_G0_A,
dataa => STATE(6),
datab => STATE(4),
datac => STATE_NS_I_O2_1(10),
datad => STATE_NS_I_A5_0_1(8));
\STATE_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000001100")
port map (
combout => N_433_I_0_G0,
dataa => STATE(5),
datab => STEMP_IN,
datac => STATE_NS_I_A5_1(8),
datad => N_433_I_0_G0_A);
\STATE_RNO_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110000001110")
port map (
combout => \STATE_NS_0_12__G0_0_1_A\,
dataa => CNT(13),
datab => CNT(14),
datac => STATE_NS_O2_0_1(12),
datad => UN1_CNT_5LTO12);
\STATE_RNO_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011101010")
port map (
combout => \STATE_NS_0_12__G0_0_1\,
dataa => STATE(0),
datab => STATE(1),
datac => STEMP_IN,
datad => \STATE_NS_0_12__G0_0_1_A\);
\STATE_RNO_0_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011000100")
port map (
combout => N_425_I_0_G0_0,
dataa => STATE(8),
datab => STATE(9),
datac => STEMP_IN,
datad => STATE_NS_I_A5_0_1(6));
\STATE_NS_A5_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => STATE_NS_A5(2),
dataa => STATE(11),
datab => \STATE_NS_0_2__G2\);
\STATE_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100011110000")
port map (
combout => \STATE_NS_0_12__G0_0\,
dataa => STATE(2),
datab => STEMP_IN,
datac => \STATE_NS_0_12__G0_0_1\,
datad => STATE_NS_O2(12));
\STATE_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000010110000")
port map (
combout => N_425_I_0_G0,
dataa => STATE(8),
datab => STATE_NS_I_O2_0(4),
datac => N_425_I_0_G0_0,
datad => STATE_NS_I_O2_2(4));
OP_GE_UN1_CNT_5LTO13_RNIFCJM: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000001010")
port map (
combout => \STATE_NS_0_0__G0_0_A3\,
dataa => STATE(0),
datab => CNT(14),
datac => STATE_NS_O2_0_1(12),
datad => UN1_CNT_5LTO13);
\STATE_RNO_0_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010100010001")
port map (
combout => N_429_I_0_G0_A,
dataa => STATE(7),
datab => STATE(8),
datac => STATE(6),
datad => STATE_NS_I_A5_0_1(6));
\STATE_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110000001100")
port map (
combout => N_429_I_0_G0,
dataa => STATE(6),
datab => STEMP_IN,
datac => N_429_I_0_G0_A,
datad => STATE_NS_I_A5_0_1(8));
\STATE_RNO_0_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111100001101")
port map (
combout => N_423_I_0_G0_0,
dataa => STATE_NS_I_A5_1_0(3),
datab => STATE_NS_O2_0(2),
datac => STATE_NS_I_A5_0(3),
datad => STATE_NS_O2_1(2));
\STATE_I_RNO_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => \STATE_NS_0_0__G0_0\,
dataa => STATE_I(12),
datab => \STATE_NS_0_2__G2\,
datac => \STATE_NS_0_0__G0_0_A3\);
\STATE_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100000010")
port map (
combout => \STATE_NS_0_2__G0_0\,
dataa => \STATE_NS_0_2__G0_0_A3_0\,
datab => STATE_NS_O2_0(2),
datac => STATE_NS_O2_1(2),
datad => STATE_NS_A5(2));
\STATE_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011100000")
port map (
combout => N_423_I_0_G0,
dataa => STATE(9),
datab => STATE(10),
datac => N_423_I_0_G0_0,
datad => STATE_NS_I_O2_2(4));
UN1_CNT_0_SQMUXA: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000101111")
port map (
combout => UN1_CNT_0_SQMUXA_I,
dataa => STATE_I(12),
datab => STATE(11),
datac => \STATE_NS_0_2__G2\,
datad => \STATE_NS_0_0__G0_0_A3\);
\STATE_RNIHA8D1_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000001000")
port map (
combout => \TEMPERATURE2_1_0_0__G0_I_O4_X_I\,
dataa => sc_trstb_hybride_c_0,
datab => STATE(4),
datac => \TEMPERATURE2_1_0_0__G0_I_O4_1\);
\STATE_RNIJPPB_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \TEMPERATURE3_1_0_0__G0_E_X\,
dataa => sc_trstb_hybride_c_0,
datab => STATE(2));
\STATE_RNIN9QB_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \TEMPERATURE1_1_0_0__G0_E_X\,
dataa => sc_trstb_hybride_c_0,
datab => STATE(6));
VCC <= '1';
GND <= '0';
STEMP_IN_I <= not STEMP_IN;
UN1_CNT_0_SQMUXA_I_I <= not UN1_CNT_0_SQMUXA_I;
temperature1_0 <= TEMPERATURE1_134;
temperature1_1 <= TEMPERATURE1_135;
temperature1_2 <= TEMPERATURE1_136;
temperature1_3 <= TEMPERATURE1_137;
temperature1_4 <= TEMPERATURE1_138;
temperature1_5 <= TEMPERATURE1_139;
temperature1_6 <= TEMPERATURE1_140;
temperature1_7 <= TEMPERATURE1_141;
temperature1_8 <= TEMPERATURE1_142;
temperature1_9 <= TEMPERATURE1_143;
temperature1_10 <= TEMPERATURE1_144;
temperature1_11 <= TEMPERATURE1_145;
temperature3_0 <= TEMPERATURE3_146;
temperature3_1 <= TEMPERATURE3_147;
temperature3_2 <= TEMPERATURE3_148;
temperature3_3 <= TEMPERATURE3_149;
temperature3_4 <= TEMPERATURE3_150;
temperature3_5 <= TEMPERATURE3_151;
temperature3_6 <= TEMPERATURE3_152;
temperature3_7 <= TEMPERATURE3_153;
temperature3_8 <= TEMPERATURE3_154;
temperature3_9 <= TEMPERATURE3_155;
temperature3_10 <= TEMPERATURE3_156;
temperature3_11 <= TEMPERATURE3_157;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb is
port(
usb_data_7 :  in std_logic;
usb_data_6 :  in std_logic;
usb_data_5 :  in std_logic;
usb_data_4 :  in std_logic;
usb_data_3 :  in std_logic;
usb_data_2 :  in std_logic;
usb_data_1 :  in std_logic;
usb_data_0 :  in std_logic;
ladder_fpga_fifo8_from_usb_output_7 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_6 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_4 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_3 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_2 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_1 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_0 :  out std_logic;
usb_read_n_in_i :  in std_logic;
ladder_fpga_clock40MHz :  in std_logic;
ladder_fpga_fifo8_from_usb_full :  out std_logic;
reset_n_in_RNIGR9 :  in std_logic;
ladder_fpga_fifo8_from_usb_rd :  in std_logic;
ladder_fpga_fifo8_from_usb_empty :  out std_logic;
ladder_fpga_clock1MHz :  in std_logic);
end mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb;

architecture beh of mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_FIFO8_FROM_USB_OUTPUT : std_logic_vector(5 to 5);
signal GND : std_logic ;
signal VCC : std_logic ;
begin

DCFIFO_COMPONENT: DCFIFO 
generic map(
  intended_device_family => "Cyclone III",
  lpm_numwords => 256,
  lpm_showahead => "OFF",
  lpm_type => "dcfifo",
  lpm_width => 8,
  lpm_widthu => 8,
  overflow_checking => "OFF",
  rdsync_delaypipe => 5,
  underflow_checking => "OFF",
  use_eab => "ON",
  write_aclr_synch => "OFF",
  wrsync_delaypipe => 5
)
port map (
wrclk => ladder_fpga_clock1MHz,
rdempty => ladder_fpga_fifo8_from_usb_empty,
rdreq => ladder_fpga_fifo8_from_usb_rd,
aclr => reset_n_in_RNIGR9,
wrfull => ladder_fpga_fifo8_from_usb_full,
rdclk => ladder_fpga_clock40MHz,
q(0) => ladder_fpga_fifo8_from_usb_output_0,
q(1) => ladder_fpga_fifo8_from_usb_output_1,
q(2) => ladder_fpga_fifo8_from_usb_output_2,
q(3) => ladder_fpga_fifo8_from_usb_output_3,
q(4) => ladder_fpga_fifo8_from_usb_output_4,
q(5) => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(5),
q(6) => ladder_fpga_fifo8_from_usb_output_6,
q(7) => ladder_fpga_fifo8_from_usb_output_7,
wrreq => usb_read_n_in_i,
data(0) => usb_data_0,
data(1) => usb_data_1,
data(2) => usb_data_2,
data(3) => usb_data_3,
data(4) => usb_data_4,
data(5) => usb_data_5,
data(6) => usb_data_6,
data(7) => usb_data_7);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb is
port(
ladder_fpga_fifo8_to_usb_input_7 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_6 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_5 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_4 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_3 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_2 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_1 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_0 :  in std_logic;
usb_tx_data_7 :  out std_logic;
usb_tx_data_6 :  out std_logic;
usb_tx_data_5 :  out std_logic;
usb_tx_data_4 :  out std_logic;
usb_tx_data_3 :  out std_logic;
usb_tx_data_2 :  out std_logic;
usb_tx_data_1 :  out std_logic;
usb_tx_data_0 :  out std_logic;
ladder_fpga_fifo8_to_usb_wr :  in std_logic;
ladder_fpga_clock1MHz :  in std_logic;
reset_n_in_RNIGR9 :  in std_logic;
usb_write_n_in_i :  in std_logic;
ladder_fpga_fifo8_to_usb_empty :  out std_logic;
ladder_fpga_clock40MHz :  in std_logic);
end mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb;

architecture beh of mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_FIFO8_TO_USB_FULL : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin

DCFIFO_COMPONENT: DCFIFO 
generic map(
  intended_device_family => "Cyclone III",
  lpm_numwords => 256,
  lpm_showahead => "OFF",
  lpm_type => "dcfifo",
  lpm_width => 8,
  lpm_widthu => 8,
  overflow_checking => "OFF",
  rdsync_delaypipe => 5,
  underflow_checking => "OFF",
  use_eab => "ON",
  write_aclr_synch => "OFF",
  wrsync_delaypipe => 5
)
port map (
wrclk => ladder_fpga_clock40MHz,
rdempty => ladder_fpga_fifo8_to_usb_empty,
rdreq => usb_write_n_in_i,
aclr => reset_n_in_RNIGR9,
wrfull => LADDER_FPGA_FIFO8_TO_USB_FULL,
rdclk => ladder_fpga_clock1MHz,
q(0) => usb_tx_data_0,
q(1) => usb_tx_data_1,
q(2) => usb_tx_data_2,
q(3) => usb_tx_data_3,
q(4) => usb_tx_data_4,
q(5) => usb_tx_data_5,
q(6) => usb_tx_data_6,
q(7) => usb_tx_data_7,
wrreq => ladder_fpga_fifo8_to_usb_wr,
data(0) => ladder_fpga_fifo8_to_usb_input_0,
data(1) => ladder_fpga_fifo8_to_usb_input_1,
data(2) => ladder_fpga_fifo8_to_usb_input_2,
data(3) => ladder_fpga_fifo8_to_usb_input_3,
data(4) => ladder_fpga_fifo8_to_usb_input_4,
data(5) => ladder_fpga_fifo8_to_usb_input_5,
data(6) => ladder_fpga_fifo8_to_usb_input_6,
data(7) => ladder_fpga_fifo8_to_usb_input_7);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity mega_func_fifo21x32_cycloneIII is
port(
ladder_fpga_fifo21_input_20 :  in std_logic;
ladder_fpga_fifo21_input_19 :  in std_logic;
ladder_fpga_fifo21_input_18 :  in std_logic;
ladder_fpga_fifo21_input_17 :  in std_logic;
ladder_fpga_fifo21_input_16 :  in std_logic;
ladder_fpga_fifo21_input_15 :  in std_logic;
ladder_fpga_fifo21_input_14 :  in std_logic;
ladder_fpga_fifo21_input_13 :  in std_logic;
ladder_fpga_fifo21_input_12 :  in std_logic;
ladder_fpga_fifo21_input_11 :  in std_logic;
ladder_fpga_fifo21_input_10 :  in std_logic;
ladder_fpga_fifo21_input_9 :  in std_logic;
ladder_fpga_fifo21_input_8 :  in std_logic;
ladder_fpga_fifo21_input_7 :  in std_logic;
ladder_fpga_fifo21_input_6 :  in std_logic;
ladder_fpga_fifo21_input_5 :  in std_logic;
ladder_fpga_fifo21_input_4 :  in std_logic;
ladder_fpga_fifo21_input_3 :  in std_logic;
ladder_fpga_fifo21_input_2 :  in std_logic;
ladder_fpga_fifo21_input_1 :  in std_logic;
ladder_fpga_fifo21_input_0 :  in std_logic;
ladder_fpga_packer_dataout_20 :  out std_logic;
ladder_fpga_packer_dataout_19 :  out std_logic;
ladder_fpga_packer_dataout_18 :  out std_logic;
ladder_fpga_packer_dataout_17 :  out std_logic;
ladder_fpga_packer_dataout_16 :  out std_logic;
ladder_fpga_packer_dataout_15 :  out std_logic;
ladder_fpga_packer_dataout_14 :  out std_logic;
ladder_fpga_packer_dataout_13 :  out std_logic;
ladder_fpga_packer_dataout_12 :  out std_logic;
ladder_fpga_packer_dataout_11 :  out std_logic;
ladder_fpga_packer_dataout_10 :  out std_logic;
ladder_fpga_packer_dataout_9 :  out std_logic;
ladder_fpga_packer_dataout_8 :  out std_logic;
ladder_fpga_packer_dataout_7 :  out std_logic;
ladder_fpga_packer_dataout_6 :  out std_logic;
ladder_fpga_packer_dataout_5 :  out std_logic;
ladder_fpga_packer_dataout_4 :  out std_logic;
ladder_fpga_packer_dataout_3 :  out std_logic;
ladder_fpga_packer_dataout_2 :  out std_logic;
ladder_fpga_packer_dataout_1 :  out std_logic;
ladder_fpga_packer_dataout_0 :  out std_logic;
ladder_fpga_fifo21_wr :  in std_logic;
ladder_fpga_clock40MHz :  in std_logic;
reset_n_in_RNIGR9 :  in std_logic;
ladder_fpga_fifo21_rd_iv_i_m4 :  in std_logic;
clock80mhz_adc :  in std_logic;
ladder_fpga_fifo21_empty :  out std_logic;
dcfifo_component_RNI4RFA :  out std_logic);
end mega_func_fifo21x32_cycloneIII;

architecture beh of mega_func_fifo21x32_cycloneIII is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal LADDER_FPGA_FIFO21_EMPTY_133 : std_logic ;
signal LADDER_FPGA_FIFO21_FULL : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
dcfifo_component_RNI4RFA <= not LADDER_FPGA_FIFO21_EMPTY_133;

DCFIFO_COMPONENT: DCFIFO 
generic map(
  intended_device_family => "Cyclone III",
  lpm_numwords => 32,
  lpm_showahead => "OFF",
  lpm_type => "dcfifo",
  lpm_width => 21,
  lpm_widthu => 5,
  overflow_checking => "OFF",
  rdsync_delaypipe => 5,
  underflow_checking => "OFF",
  use_eab => "ON",
  write_aclr_synch => "OFF",
  wrsync_delaypipe => 5
)
port map (
wrclk => clock80mhz_adc,
rdempty => LADDER_FPGA_FIFO21_EMPTY_133,
rdreq => ladder_fpga_fifo21_rd_iv_i_m4,
aclr => reset_n_in_RNIGR9,
wrfull => LADDER_FPGA_FIFO21_FULL,
rdclk => ladder_fpga_clock40MHz,
q(0) => ladder_fpga_packer_dataout_0,
q(1) => ladder_fpga_packer_dataout_1,
q(2) => ladder_fpga_packer_dataout_2,
q(3) => ladder_fpga_packer_dataout_3,
q(4) => ladder_fpga_packer_dataout_4,
q(5) => ladder_fpga_packer_dataout_5,
q(6) => ladder_fpga_packer_dataout_6,
q(7) => ladder_fpga_packer_dataout_7,
q(8) => ladder_fpga_packer_dataout_8,
q(9) => ladder_fpga_packer_dataout_9,
q(10) => ladder_fpga_packer_dataout_10,
q(11) => ladder_fpga_packer_dataout_11,
q(12) => ladder_fpga_packer_dataout_12,
q(13) => ladder_fpga_packer_dataout_13,
q(14) => ladder_fpga_packer_dataout_14,
q(15) => ladder_fpga_packer_dataout_15,
q(16) => ladder_fpga_packer_dataout_16,
q(17) => ladder_fpga_packer_dataout_17,
q(18) => ladder_fpga_packer_dataout_18,
q(19) => ladder_fpga_packer_dataout_19,
q(20) => ladder_fpga_packer_dataout_20,
wrreq => ladder_fpga_fifo21_wr,
data(0) => ladder_fpga_fifo21_input_0,
data(1) => ladder_fpga_fifo21_input_1,
data(2) => ladder_fpga_fifo21_input_2,
data(3) => ladder_fpga_fifo21_input_3,
data(4) => ladder_fpga_fifo21_input_4,
data(5) => ladder_fpga_fifo21_input_5,
data(6) => ladder_fpga_fifo21_input_6,
data(7) => ladder_fpga_fifo21_input_7,
data(8) => ladder_fpga_fifo21_input_8,
data(9) => ladder_fpga_fifo21_input_9,
data(10) => ladder_fpga_fifo21_input_10,
data(11) => ladder_fpga_fifo21_input_11,
data(12) => ladder_fpga_fifo21_input_12,
data(13) => ladder_fpga_fifo21_input_13,
data(14) => ladder_fpga_fifo21_input_14,
data(15) => ladder_fpga_fifo21_input_15,
data(16) => ladder_fpga_fifo21_input_16,
data(17) => ladder_fpga_fifo21_input_17,
data(18) => ladder_fpga_fifo21_input_18,
data(19) => ladder_fpga_fifo21_input_19,
data(20) => ladder_fpga_fifo21_input_20);
GND <= '0';
VCC <= '1';
ladder_fpga_fifo21_empty <= LADDER_FPGA_FIFO21_EMPTY_133;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_15 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_14_9 :  out std_logic;
adc_results_14_8 :  out std_logic;
adc_results_14_7 :  out std_logic;
adc_results_14_6 :  out std_logic;
adc_results_14_5 :  out std_logic;
adc_results_14_4 :  out std_logic;
adc_results_14_3 :  out std_logic;
adc_results_14_2 :  out std_logic;
adc_results_14_1 :  out std_logic;
adc_results_14_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_15;

architecture beh of shiftreg_15 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_14_0,
q(1) => adc_results_14_1,
q(2) => adc_results_14_2,
q(3) => adc_results_14_3,
q(4) => adc_results_14_4,
q(5) => adc_results_14_5,
q(6) => adc_results_14_6,
q(7) => adc_results_14_7,
q(8) => adc_results_14_8,
q(9) => adc_results_14_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_14 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_15_9 :  out std_logic;
adc_results_15_8 :  out std_logic;
adc_results_15_7 :  out std_logic;
adc_results_15_6 :  out std_logic;
adc_results_15_5 :  out std_logic;
adc_results_15_4 :  out std_logic;
adc_results_15_3 :  out std_logic;
adc_results_15_2 :  out std_logic;
adc_results_15_1 :  out std_logic;
adc_results_15_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_14;

architecture beh of shiftreg_14 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_15_0,
q(1) => adc_results_15_1,
q(2) => adc_results_15_2,
q(3) => adc_results_15_3,
q(4) => adc_results_15_4,
q(5) => adc_results_15_5,
q(6) => adc_results_15_6,
q(7) => adc_results_15_7,
q(8) => adc_results_15_8,
q(9) => adc_results_15_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_13 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_6_9 :  out std_logic;
adc_results_6_8 :  out std_logic;
adc_results_6_7 :  out std_logic;
adc_results_6_6 :  out std_logic;
adc_results_6_5 :  out std_logic;
adc_results_6_4 :  out std_logic;
adc_results_6_3 :  out std_logic;
adc_results_6_2 :  out std_logic;
adc_results_6_1 :  out std_logic;
adc_results_6_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_13;

architecture beh of shiftreg_13 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_6_0,
q(1) => adc_results_6_1,
q(2) => adc_results_6_2,
q(3) => adc_results_6_3,
q(4) => adc_results_6_4,
q(5) => adc_results_6_5,
q(6) => adc_results_6_6,
q(7) => adc_results_6_7,
q(8) => adc_results_6_8,
q(9) => adc_results_6_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_12 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_13_9 :  out std_logic;
adc_results_13_8 :  out std_logic;
adc_results_13_7 :  out std_logic;
adc_results_13_6 :  out std_logic;
adc_results_13_5 :  out std_logic;
adc_results_13_4 :  out std_logic;
adc_results_13_3 :  out std_logic;
adc_results_13_2 :  out std_logic;
adc_results_13_1 :  out std_logic;
adc_results_13_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_12;

architecture beh of shiftreg_12 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_13_0,
q(1) => adc_results_13_1,
q(2) => adc_results_13_2,
q(3) => adc_results_13_3,
q(4) => adc_results_13_4,
q(5) => adc_results_13_5,
q(6) => adc_results_13_6,
q(7) => adc_results_13_7,
q(8) => adc_results_13_8,
q(9) => adc_results_13_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_11 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_4_9 :  out std_logic;
adc_results_4_8 :  out std_logic;
adc_results_4_7 :  out std_logic;
adc_results_4_6 :  out std_logic;
adc_results_4_5 :  out std_logic;
adc_results_4_4 :  out std_logic;
adc_results_4_3 :  out std_logic;
adc_results_4_2 :  out std_logic;
adc_results_4_1 :  out std_logic;
adc_results_4_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_11;

architecture beh of shiftreg_11 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_4_0,
q(1) => adc_results_4_1,
q(2) => adc_results_4_2,
q(3) => adc_results_4_3,
q(4) => adc_results_4_4,
q(5) => adc_results_4_5,
q(6) => adc_results_4_6,
q(7) => adc_results_4_7,
q(8) => adc_results_4_8,
q(9) => adc_results_4_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_10 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_11_9 :  out std_logic;
adc_results_11_8 :  out std_logic;
adc_results_11_7 :  out std_logic;
adc_results_11_6 :  out std_logic;
adc_results_11_5 :  out std_logic;
adc_results_11_4 :  out std_logic;
adc_results_11_3 :  out std_logic;
adc_results_11_2 :  out std_logic;
adc_results_11_1 :  out std_logic;
adc_results_11_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_10;

architecture beh of shiftreg_10 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_11_0,
q(1) => adc_results_11_1,
q(2) => adc_results_11_2,
q(3) => adc_results_11_3,
q(4) => adc_results_11_4,
q(5) => adc_results_11_5,
q(6) => adc_results_11_6,
q(7) => adc_results_11_7,
q(8) => adc_results_11_8,
q(9) => adc_results_11_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_9 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_5_9 :  out std_logic;
adc_results_5_8 :  out std_logic;
adc_results_5_7 :  out std_logic;
adc_results_5_6 :  out std_logic;
adc_results_5_5 :  out std_logic;
adc_results_5_4 :  out std_logic;
adc_results_5_3 :  out std_logic;
adc_results_5_2 :  out std_logic;
adc_results_5_1 :  out std_logic;
adc_results_5_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_9;

architecture beh of shiftreg_9 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_5_0,
q(1) => adc_results_5_1,
q(2) => adc_results_5_2,
q(3) => adc_results_5_3,
q(4) => adc_results_5_4,
q(5) => adc_results_5_5,
q(6) => adc_results_5_6,
q(7) => adc_results_5_7,
q(8) => adc_results_5_8,
q(9) => adc_results_5_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_8 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_12_9 :  out std_logic;
adc_results_12_8 :  out std_logic;
adc_results_12_7 :  out std_logic;
adc_results_12_6 :  out std_logic;
adc_results_12_5 :  out std_logic;
adc_results_12_4 :  out std_logic;
adc_results_12_3 :  out std_logic;
adc_results_12_2 :  out std_logic;
adc_results_12_1 :  out std_logic;
adc_results_12_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_8;

architecture beh of shiftreg_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_12_0,
q(1) => adc_results_12_1,
q(2) => adc_results_12_2,
q(3) => adc_results_12_3,
q(4) => adc_results_12_4,
q(5) => adc_results_12_5,
q(6) => adc_results_12_6,
q(7) => adc_results_12_7,
q(8) => adc_results_12_8,
q(9) => adc_results_12_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_7 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_1_9 :  out std_logic;
adc_results_1_8 :  out std_logic;
adc_results_1_7 :  out std_logic;
adc_results_1_6 :  out std_logic;
adc_results_1_5 :  out std_logic;
adc_results_1_4 :  out std_logic;
adc_results_1_3 :  out std_logic;
adc_results_1_2 :  out std_logic;
adc_results_1_1 :  out std_logic;
adc_results_1_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_7;

architecture beh of shiftreg_7 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_1_0,
q(1) => adc_results_1_1,
q(2) => adc_results_1_2,
q(3) => adc_results_1_3,
q(4) => adc_results_1_4,
q(5) => adc_results_1_5,
q(6) => adc_results_1_6,
q(7) => adc_results_1_7,
q(8) => adc_results_1_8,
q(9) => adc_results_1_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_6 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_8_9 :  out std_logic;
adc_results_8_8 :  out std_logic;
adc_results_8_7 :  out std_logic;
adc_results_8_6 :  out std_logic;
adc_results_8_5 :  out std_logic;
adc_results_8_4 :  out std_logic;
adc_results_8_3 :  out std_logic;
adc_results_8_2 :  out std_logic;
adc_results_8_1 :  out std_logic;
adc_results_8_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_6;

architecture beh of shiftreg_6 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_8_0,
q(1) => adc_results_8_1,
q(2) => adc_results_8_2,
q(3) => adc_results_8_3,
q(4) => adc_results_8_4,
q(5) => adc_results_8_5,
q(6) => adc_results_8_6,
q(7) => adc_results_8_7,
q(8) => adc_results_8_8,
q(9) => adc_results_8_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_5 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_0_9 :  out std_logic;
adc_results_0_8 :  out std_logic;
adc_results_0_7 :  out std_logic;
adc_results_0_6 :  out std_logic;
adc_results_0_5 :  out std_logic;
adc_results_0_4 :  out std_logic;
adc_results_0_3 :  out std_logic;
adc_results_0_2 :  out std_logic;
adc_results_0_1 :  out std_logic;
adc_results_0_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_5;

architecture beh of shiftreg_5 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_0_0,
q(1) => adc_results_0_1,
q(2) => adc_results_0_2,
q(3) => adc_results_0_3,
q(4) => adc_results_0_4,
q(5) => adc_results_0_5,
q(6) => adc_results_0_6,
q(7) => adc_results_0_7,
q(8) => adc_results_0_8,
q(9) => adc_results_0_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_4 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_7_9 :  out std_logic;
adc_results_7_8 :  out std_logic;
adc_results_7_7 :  out std_logic;
adc_results_7_6 :  out std_logic;
adc_results_7_5 :  out std_logic;
adc_results_7_4 :  out std_logic;
adc_results_7_3 :  out std_logic;
adc_results_7_2 :  out std_logic;
adc_results_7_1 :  out std_logic;
adc_results_7_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_4;

architecture beh of shiftreg_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_7_0,
q(1) => adc_results_7_1,
q(2) => adc_results_7_2,
q(3) => adc_results_7_3,
q(4) => adc_results_7_4,
q(5) => adc_results_7_5,
q(6) => adc_results_7_6,
q(7) => adc_results_7_7,
q(8) => adc_results_7_8,
q(9) => adc_results_7_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_3 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_3_9 :  out std_logic;
adc_results_3_8 :  out std_logic;
adc_results_3_7 :  out std_logic;
adc_results_3_6 :  out std_logic;
adc_results_3_5 :  out std_logic;
adc_results_3_4 :  out std_logic;
adc_results_3_3 :  out std_logic;
adc_results_3_2 :  out std_logic;
adc_results_3_1 :  out std_logic;
adc_results_3_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_3;

architecture beh of shiftreg_3 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_3_0,
q(1) => adc_results_3_1,
q(2) => adc_results_3_2,
q(3) => adc_results_3_3,
q(4) => adc_results_3_4,
q(5) => adc_results_3_5,
q(6) => adc_results_3_6,
q(7) => adc_results_3_7,
q(8) => adc_results_3_8,
q(9) => adc_results_3_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_2 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_10_9 :  out std_logic;
adc_results_10_8 :  out std_logic;
adc_results_10_7 :  out std_logic;
adc_results_10_6 :  out std_logic;
adc_results_10_5 :  out std_logic;
adc_results_10_4 :  out std_logic;
adc_results_10_3 :  out std_logic;
adc_results_10_2 :  out std_logic;
adc_results_10_1 :  out std_logic;
adc_results_10_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_2;

architecture beh of shiftreg_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_10_0,
q(1) => adc_results_10_1,
q(2) => adc_results_10_2,
q(3) => adc_results_10_3,
q(4) => adc_results_10_4,
q(5) => adc_results_10_5,
q(6) => adc_results_10_6,
q(7) => adc_results_10_7,
q(8) => adc_results_10_8,
q(9) => adc_results_10_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg_1 is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_2_9 :  out std_logic;
adc_results_2_8 :  out std_logic;
adc_results_2_7 :  out std_logic;
adc_results_2_6 :  out std_logic;
adc_results_2_5 :  out std_logic;
adc_results_2_4 :  out std_logic;
adc_results_2_3 :  out std_logic;
adc_results_2_2 :  out std_logic;
adc_results_2_1 :  out std_logic;
adc_results_2_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg_1;

architecture beh of shiftreg_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_2_0,
q(1) => adc_results_2_1,
q(2) => adc_results_2_2,
q(3) => adc_results_2_3,
q(4) => adc_results_2_4,
q(5) => adc_results_2_5,
q(6) => adc_results_2_6,
q(7) => adc_results_2_7,
q(8) => adc_results_2_8,
q(9) => adc_results_2_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity shiftreg is
port(
data_serial_m_x_0 :  in std_logic;
adc_results_9_9 :  out std_logic;
adc_results_9_8 :  out std_logic;
adc_results_9_7 :  out std_logic;
adc_results_9_6 :  out std_logic;
adc_results_9_5 :  out std_logic;
adc_results_9_4 :  out std_logic;
adc_results_9_3 :  out std_logic;
adc_results_9_2 :  out std_logic;
adc_results_9_1 :  out std_logic;
adc_results_9_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic);
end shiftreg;

architecture beh of shiftreg is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
component lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0
port(
clock :  in std_logic;
sclr :  in std_logic;
enable :  in std_logic;
q : out std_logic_vector(9 downto 0);
shiftin :  in std_logic  );
end component;
begin

LPM_SHIFTREG_COMPONENT: LPM_SHIFTREG 
generic map(
  lpm_direction => "LEFT",
  lpm_type => "LPM_SHIFTREG",
  lpm_width => 10
)
port map (
clock => clock80mhz_adc,
sclr => shiftreg_clr_i_RNI0NH1,
enable => ladder_fpga_usb_wr,
q(0) => adc_results_9_0,
q(1) => adc_results_9_1,
q(2) => adc_results_9_2,
q(3) => adc_results_9_3,
q(4) => adc_results_9_4,
q(5) => adc_results_9_5,
q(6) => adc_results_9_6,
q(7) => adc_results_9_7,
q(8) => adc_results_9_8,
q(9) => adc_results_9_9,
shiftin => data_serial_m_x_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity gestion_hybrides_v4 is
port(
ladder_fpga_event_controller_state_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
enable_latchup_n_15 :  out std_logic;
enable_latchup_n_14 :  out std_logic;
enable_latchup_n_13 :  out std_logic;
enable_latchup_n_12 :  out std_logic;
enable_latchup_n_11 :  out std_logic;
enable_latchup_n_10 :  out std_logic;
enable_latchup_n_9 :  out std_logic;
enable_latchup_n_8 :  out std_logic;
enable_latchup_n_7 :  out std_logic;
enable_latchup_n_6 :  out std_logic;
enable_latchup_n_5 :  out std_logic;
enable_latchup_n_4 :  out std_logic;
enable_latchup_n_3 :  out std_logic;
enable_latchup_n_2 :  out std_logic;
enable_latchup_n_1 :  out std_logic;
enable_latchup_n_0 :  out std_logic;
sc_tdo_hybride_c_6 :  in std_logic;
sc_tdo_hybride_c_2 :  in std_logic;
sc_tdo_hybride_c_14 :  in std_logic;
sc_tdo_hybride_c_12 :  in std_logic;
sc_tdo_hybride_c_5 :  in std_logic;
sc_tdo_hybride_c_7 :  in std_logic;
sc_tdo_hybride_c_3 :  in std_logic;
sc_tdo_hybride_c_1 :  in std_logic;
sc_tdo_hybride_c_4 :  in std_logic;
sc_tdo_hybride_c_0 :  in std_logic;
sc_tdo_hybride_c_15 :  in std_logic;
sc_tdo_hybride_c_11 :  in std_logic;
sc_tdo_hybride_c_10 :  in std_logic;
sc_tdo_hybride_c_8 :  in std_logic;
sc_tdo_hybride_c_9 :  in std_logic;
sc_tdo_hybride_c_13 :  in std_logic;
tokenin_hyb_14 :  out std_logic;
sc_tdi_hyb_14 :  out std_logic;
data_out_19 :  in std_logic;
sc_tms_hyb_x_11 :  out std_logic;
sc_tck_hyb_x_11 :  out std_logic;
tokenin_hyb_13 :  out std_logic;
data_out_18 :  in std_logic;
sc_tdi_hyb_13 :  out std_logic;
sc_tck_hyb_x_10 :  out std_logic;
sc_tms_hyb_x_10 :  out std_logic;
tokenin_hyb_12 :  out std_logic;
sc_tdi_hyb_12 :  out std_logic;
data_out_17 :  in std_logic;
sc_tms_hyb_x_9 :  out std_logic;
sc_tck_hyb_x_9 :  out std_logic;
tokenin_hyb_11 :  out std_logic;
data_out_16 :  in std_logic;
sc_tdi_hyb_11 :  out std_logic;
sc_tck_hyb_x_8 :  out std_logic;
sc_tms_hyb_x_8 :  out std_logic;
tokenin_hyb_10 :  out std_logic;
sc_tms_hyb_1 :  out std_logic;
sc_tck_hyb_1 :  out std_logic;
data_out_15 :  in std_logic;
sc_tdi_hyb_10 :  out std_logic;
tokenin_hyb_9 :  out std_logic;
data_out_14 :  in std_logic;
sc_tdi_hyb_9 :  out std_logic;
sc_tck_hyb_x_7 :  out std_logic;
sc_tms_hyb_x_7 :  out std_logic;
tokenin_hyb_8 :  out std_logic;
data_out_13 :  in std_logic;
sc_tdi_hyb_8 :  out std_logic;
sc_tms_hyb_x_6 :  out std_logic;
sc_tck_hyb_x_6 :  out std_logic;
tokenin_hyb_7 :  out std_logic;
sc_tdi_hyb_7 :  out std_logic;
data_out_12 :  in std_logic;
sc_tms_hyb_x_5 :  out std_logic;
sc_tck_hyb_x_5 :  out std_logic;
tokenin_hyb_6 :  out std_logic;
data_out_11 :  in std_logic;
sc_tdi_hyb_6 :  out std_logic;
sc_tck_hyb_x_4 :  out std_logic;
sc_tms_hyb_x_4 :  out std_logic;
tokenin_hyb_5 :  out std_logic;
data_out_10 :  in std_logic;
sc_tms_hyb_0 :  out std_logic;
sc_tck_hyb_0 :  out std_logic;
sc_tdi_hyb_5 :  out std_logic;
tokenin_hyb_4 :  out std_logic;
sc_tdi_hyb_4 :  out std_logic;
data_out_9 :  in std_logic;
sc_tms_hyb_x_3 :  out std_logic;
sc_tck_hyb_x_3 :  out std_logic;
tokenin_hyb_3 :  out std_logic;
sc_tdi_hyb_3 :  out std_logic;
data_out_8 :  in std_logic;
sc_tck_hyb_x_2 :  out std_logic;
sc_tms_hyb_x_2 :  out std_logic;
tokenin_hyb_2 :  out std_logic;
sc_tdi_hyb_2 :  out std_logic;
data_out_7 :  in std_logic;
sc_tms_hyb_x_1 :  out std_logic;
sc_tck_hyb_x_1 :  out std_logic;
tokenin_hyb_1 :  out std_logic;
data_out_6 :  in std_logic;
sc_tdi_hyb_1 :  out std_logic;
sc_tck_hyb_x_0 :  out std_logic;
sc_tms_hyb_x_0 :  out std_logic;
tokenin_hyb_0 :  out std_logic;
data_out_5 :  in std_logic;
sc_tms_hyb :  out std_logic;
sc_tck_hyb :  out std_logic;
sc_tdi_hyb_0 :  out std_logic;
tokenin_hyb :  out std_logic;
data_out_4 :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_3 :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
G_1907 :  in std_logic;
ff2_14 :  in std_logic;
ladder_fpga_sc_tck_c_i :  out std_logic;
ff2_13 :  in std_logic;
ff2_12 :  in std_logic;
ff2_11 :  in std_logic;
ff2_10 :  in std_logic;
ff2_9 :  in std_logic;
ff2_8 :  in std_logic;
ff2_7 :  in std_logic;
ff2_6 :  in std_logic;
ff2_5 :  in std_logic;
ff2_4 :  in std_logic;
ff2_3 :  in std_logic;
ff2_2 :  in std_logic;
ff2_1 :  in std_logic;
ff2_0 :  in std_logic;
ff2 :  in std_logic;
pilotage_n_14 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n_13 :  out std_logic;
pilotage_n_12 :  out std_logic;
pilotage_n_11 :  out std_logic;
pilotage_n_10 :  out std_logic;
pilotage_n_9 :  out std_logic;
pilotage_n_8 :  out std_logic;
pilotage_n_7 :  out std_logic;
pilotage_n_6 :  out std_logic;
pilotage_n_5 :  out std_logic;
pilotage_n_4 :  out std_logic;
pilotage_n_3 :  out std_logic;
pilotage_n_2 :  out std_logic;
pilotage_n_1 :  out std_logic;
pilotage_n_0 :  out std_logic;
pilotage_n :  out std_logic;
data_out_2 :  in std_logic;
tdo_echelle_15 :  out std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
z_x :  in std_logic;
data_out :  in std_logic);
end gestion_hybrides_v4;

architecture beh of gestion_hybrides_v4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal TDO_ECHELLE_9 : std_logic ;
signal TDI_SUIVANT : std_logic ;
signal TDI_SUIVANT_X : std_logic ;
signal TDO_ECHELLE_8 : std_logic ;
signal TDI_SUIVANT_0 : std_logic ;
signal TDI_SUIVANT_1 : std_logic ;
signal TDO_ECHELLE_5_A : std_logic ;
signal UN1_TDI_SUIVANT : std_logic ;
signal TDO_ECHELLE_5 : std_logic ;
signal UN1_TDI_SUIVANT_0 : std_logic ;
signal TDO_ECHELLE_4 : std_logic ;
signal TDI_SUIVANT_2 : std_logic ;
signal TDI_SUIVANT_3 : std_logic ;
signal TDO_ECHELLE_13_A : std_logic ;
signal TDI_SUIVANT_4 : std_logic ;
signal TDI_SUIVANT_5 : std_logic ;
signal TDO_ECHELLE_13 : std_logic ;
signal TDI_SUIVANT_6 : std_logic ;
signal TDI_SUIVANT_7 : std_logic ;
signal TDO_ECHELLE_10 : std_logic ;
signal TDO_ECHELLE_6 : std_logic ;
signal TDO_ECHELLE_3_A : std_logic ;
signal TDI_SUIVANT_8 : std_logic ;
signal TDI_SUIVANT_9 : std_logic ;
signal TDO_ECHELLE_3 : std_logic ;
signal TDI_SUIVANT_10 : std_logic ;
signal TDI_SUIVANT_11 : std_logic ;
signal TDO_ECHELLE_14 : std_logic ;
signal TDO_ECHELLE_7 : std_logic ;
signal PILOTAGE_N_117 : std_logic ;
signal PILOTAGE_N_118 : std_logic ;
signal PILOTAGE_N_119 : std_logic ;
signal PILOTAGE_N_120 : std_logic ;
signal PILOTAGE_N_121 : std_logic ;
signal PILOTAGE_N_122 : std_logic ;
signal PILOTAGE_N_123 : std_logic ;
signal PILOTAGE_N_124 : std_logic ;
signal PILOTAGE_N_125 : std_logic ;
signal PILOTAGE_N_126 : std_logic ;
signal PILOTAGE_N_127 : std_logic ;
signal PILOTAGE_N_128 : std_logic ;
signal PILOTAGE_N_129 : std_logic ;
signal PILOTAGE_N_130 : std_logic ;
signal PILOTAGE_N_131 : std_logic ;
signal PILOTAGE_N_132 : std_logic ;
signal UN2_JTAG_ON_2 : std_logic ;
signal UN2_JTAG_ON_1 : std_logic ;
signal UN2_JTAG_ON_2_0 : std_logic ;
signal UN2_JTAG_ON_2_1 : std_logic ;
signal UN2_JTAG_ON_3 : std_logic ;
signal UN2_JTAG_ON_2_2 : std_logic ;
signal UN2_JTAG_ON_2_3 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
signal ENABLE_LATCHUP_N_101 : std_logic ;
signal ENABLE_LATCHUP_N_102 : std_logic ;
signal ENABLE_LATCHUP_N_103 : std_logic ;
signal ENABLE_LATCHUP_N_104 : std_logic ;
signal ENABLE_LATCHUP_N_105 : std_logic ;
signal ENABLE_LATCHUP_N_106 : std_logic ;
signal ENABLE_LATCHUP_N_107 : std_logic ;
signal ENABLE_LATCHUP_N_108 : std_logic ;
signal ENABLE_LATCHUP_N_109 : std_logic ;
signal ENABLE_LATCHUP_N_110 : std_logic ;
signal ENABLE_LATCHUP_N_111 : std_logic ;
signal ENABLE_LATCHUP_N_112 : std_logic ;
signal ENABLE_LATCHUP_N_113 : std_logic ;
signal ENABLE_LATCHUP_N_114 : std_logic ;
signal ENABLE_LATCHUP_N_115 : std_logic ;
signal ENABLE_LATCHUP_N_116 : std_logic ;
component filtre_latchup
port(
enable_latchup_n_0 :  out std_logic;
enable_latchup_n_1 :  out std_logic;
enable_latchup_n_2 :  out std_logic;
enable_latchup_n_3 :  out std_logic;
enable_latchup_n_4 :  out std_logic;
enable_latchup_n_5 :  out std_logic;
enable_latchup_n_6 :  out std_logic;
enable_latchup_n_7 :  out std_logic;
enable_latchup_n_8 :  out std_logic;
enable_latchup_n_9 :  out std_logic;
enable_latchup_n_10 :  out std_logic;
enable_latchup_n_11 :  out std_logic;
enable_latchup_n_12 :  out std_logic;
enable_latchup_n_13 :  out std_logic;
enable_latchup_n_14 :  out std_logic;
enable_latchup_n_15 :  out std_logic;
pilotage_n_14 :  in std_logic;
pilotage_n_13 :  in std_logic;
pilotage_n_12 :  in std_logic;
pilotage_n_11 :  in std_logic;
pilotage_n_10 :  in std_logic;
pilotage_n_9 :  in std_logic;
pilotage_n_8 :  in std_logic;
pilotage_n_7 :  in std_logic;
pilotage_n_6 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_2 :  in std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n :  in std_logic  );
end component;
component memoire_latchup_general
port(
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
pilotage_n_14 :  out std_logic;
ff2_14 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n_13 :  out std_logic;
ff2_13 :  in std_logic;
pilotage_n_12 :  out std_logic;
ff2_12 :  in std_logic;
pilotage_n_11 :  out std_logic;
ff2_11 :  in std_logic;
pilotage_n_10 :  out std_logic;
ff2_10 :  in std_logic;
pilotage_n_9 :  out std_logic;
ff2_9 :  in std_logic;
pilotage_n_8 :  out std_logic;
ff2_8 :  in std_logic;
pilotage_n_7 :  out std_logic;
ff2_7 :  in std_logic;
pilotage_n_6 :  out std_logic;
ff2_6 :  in std_logic;
pilotage_n_5 :  out std_logic;
ff2_5 :  in std_logic;
pilotage_n_4 :  out std_logic;
ff2_4 :  in std_logic;
pilotage_n_3 :  out std_logic;
ff2_3 :  in std_logic;
pilotage_n_2 :  out std_logic;
ff2_2 :  in std_logic;
pilotage_n_1 :  out std_logic;
ff2_1 :  in std_logic;
pilotage_n_0 :  out std_logic;
ff2_0 :  in std_logic;
pilotage_n :  out std_logic;
ladder_fpga_sc_tck_c_i :  out std_logic;
ff2 :  in std_logic;
G_1907 :  in std_logic  );
end component;
component signaux_hybrides
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_2 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
un2_jtag_on_2 :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_1
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
tdi_suivant_x :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb :  out std_logic;
data_out_4 :  in std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_2 :  out std_logic  );
end component;
component signaux_hybrides_2
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_4 :  in std_logic;
tdi_suivant :  out std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_3
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
un2_jtag_on_1 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_4
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
data_out_4 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
un2_jtag_on_2_0 :  out std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_2 :  out std_logic  );
end component;
component signaux_hybrides_5
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_2 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
un2_jtag_on_2 :  in std_logic;
data_out_1 :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_3 :  out std_logic  );
end component;
component signaux_hybrides_6
port(
ladder_fpga_event_controller_state_0 :  in std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb :  out std_logic;
data_out_4 :  in std_logic;
data_out_3 :  in std_logic;
un1_tdi_suivant :  out std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_1 :  out std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_7
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_2 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_2_0 :  in std_logic;
data_out_1 :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_2 :  out std_logic  );
end component;
component signaux_hybrides_8
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_4 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
un2_jtag_on_2 :  out std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_9
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_10
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_11
port(
ladder_fpga_event_controller_state_0 :  in std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_4 :  in std_logic;
un1_tdi_suivant :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb :  out std_logic;
data_out_3 :  in std_logic;
data_out_2 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb :  out std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_12
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_13
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_14
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
sc_tdi_hyb :  out std_logic;
z_x :  in std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
un2_jtag_on_2_0 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
component signaux_hybrides_15
port(
sc_tdo_hybride_c_0 :  in std_logic;
ladder_fpga_event_controller_state_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tms_hyb_x :  out std_logic;
data_out_0 :  in std_logic;
tdi_suivant :  out std_logic;
z_x :  in std_logic;
sc_tdi_hyb :  out std_logic;
un2_jtag_on_3 :  in std_logic;
un2_jtag_on_2 :  in std_logic;
data_out :  in std_logic;
pilotage_n :  in std_logic;
tokenin_hyb :  out std_logic  );
end component;
begin
TDO_ECHELLE_9_Z242: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_9,
dataa => data_out,
datab => TDI_SUIVANT,
datac => TDI_SUIVANT_X);
TDO_ECHELLE_8_Z243: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_8,
dataa => data_out,
datab => TDI_SUIVANT_0,
datac => TDI_SUIVANT_1);
TDO_ECHELLE_5_A_Z244: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001111111")
port map (
combout => TDO_ECHELLE_5_A,
dataa => sc_tdo_hybride_c_13,
datab => data_out,
datac => UN1_TDI_SUIVANT,
datad => z_x);
TDO_ECHELLE_5_Z245: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000011101111")
port map (
combout => TDO_ECHELLE_5,
dataa => sc_tdo_hybride_c_9,
datab => data_out,
datac => UN1_TDI_SUIVANT_0,
datad => TDO_ECHELLE_5_A);
TDO_ECHELLE_4_Z246: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_4,
dataa => data_out,
datab => TDI_SUIVANT_2,
datac => TDI_SUIVANT_3);
TDO_ECHELLE_13_A_Z247: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010110011101")
port map (
combout => TDO_ECHELLE_13_A,
dataa => data_out,
datab => data_out_0,
datac => TDI_SUIVANT_4,
datad => TDI_SUIVANT_5);
TDO_ECHELLE_13_Z248: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000011101110")
port map (
combout => TDO_ECHELLE_13,
dataa => data_out_0,
datab => TDI_SUIVANT_6,
datac => TDI_SUIVANT_7,
datad => TDO_ECHELLE_13_A);
TDO_ECHELLE_10_Z249: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_10,
dataa => data_out_0,
datab => TDO_ECHELLE_9,
datac => TDO_ECHELLE_8);
TDO_ECHELLE_6_Z250: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_6,
dataa => data_out_0,
datab => TDO_ECHELLE_5,
datac => TDO_ECHELLE_4);
TDO_ECHELLE_3_A_Z251: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010110011101")
port map (
combout => TDO_ECHELLE_3_A,
dataa => data_out,
datab => data_out_0,
datac => TDI_SUIVANT_8,
datad => TDI_SUIVANT_9);
TDO_ECHELLE_3_Z252: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000011101110")
port map (
combout => TDO_ECHELLE_3,
dataa => data_out_0,
datab => TDI_SUIVANT_10,
datac => TDI_SUIVANT_11,
datad => TDO_ECHELLE_3_A);
TDO_ECHELLE_14_Z253: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TDO_ECHELLE_14,
dataa => data_out_1,
datab => TDO_ECHELLE_13,
datac => TDO_ECHELLE_10);
TDO_ECHELLE_7_Z254: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011100100")
port map (
combout => TDO_ECHELLE_7,
dataa => data_out_1,
datab => TDO_ECHELLE_3,
datac => TDO_ECHELLE_6);
TDO_ECHELLE_15_Z255: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011100100")
port map (
combout => tdo_echelle_15,
dataa => data_out_2,
datab => TDO_ECHELLE_7,
datac => TDO_ECHELLE_14);
CONTROL_LATCHUP: filtre_latchup port map (
enable_latchup_n_0 => ENABLE_LATCHUP_N_116,
enable_latchup_n_1 => ENABLE_LATCHUP_N_115,
enable_latchup_n_2 => ENABLE_LATCHUP_N_114,
enable_latchup_n_3 => ENABLE_LATCHUP_N_113,
enable_latchup_n_4 => ENABLE_LATCHUP_N_112,
enable_latchup_n_5 => ENABLE_LATCHUP_N_111,
enable_latchup_n_6 => ENABLE_LATCHUP_N_110,
enable_latchup_n_7 => ENABLE_LATCHUP_N_109,
enable_latchup_n_8 => ENABLE_LATCHUP_N_108,
enable_latchup_n_9 => ENABLE_LATCHUP_N_107,
enable_latchup_n_10 => ENABLE_LATCHUP_N_106,
enable_latchup_n_11 => ENABLE_LATCHUP_N_105,
enable_latchup_n_12 => ENABLE_LATCHUP_N_104,
enable_latchup_n_13 => ENABLE_LATCHUP_N_103,
enable_latchup_n_14 => ENABLE_LATCHUP_N_102,
enable_latchup_n_15 => ENABLE_LATCHUP_N_101,
pilotage_n_14 => PILOTAGE_N_132,
pilotage_n_13 => PILOTAGE_N_131,
pilotage_n_12 => PILOTAGE_N_130,
pilotage_n_11 => PILOTAGE_N_129,
pilotage_n_10 => PILOTAGE_N_128,
pilotage_n_9 => PILOTAGE_N_127,
pilotage_n_8 => PILOTAGE_N_126,
pilotage_n_7 => PILOTAGE_N_125,
pilotage_n_6 => PILOTAGE_N_124,
pilotage_n_5 => PILOTAGE_N_123,
pilotage_n_4 => PILOTAGE_N_122,
pilotage_n_3 => PILOTAGE_N_121,
pilotage_n_2 => PILOTAGE_N_120,
pilotage_n_1 => PILOTAGE_N_119,
pilotage_n_0 => PILOTAGE_N_118,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
pilotage_n => PILOTAGE_N_117);
CONTROL_ALIM: memoire_latchup_general port map (
latchup_hybride_c_15 => latchup_hybride_c_15,
latchup_hybride_c_14 => latchup_hybride_c_14,
latchup_hybride_c_13 => latchup_hybride_c_13,
latchup_hybride_c_12 => latchup_hybride_c_12,
latchup_hybride_c_11 => latchup_hybride_c_11,
latchup_hybride_c_10 => latchup_hybride_c_10,
latchup_hybride_c_9 => latchup_hybride_c_9,
latchup_hybride_c_8 => latchup_hybride_c_8,
latchup_hybride_c_7 => latchup_hybride_c_7,
latchup_hybride_c_6 => latchup_hybride_c_6,
latchup_hybride_c_5 => latchup_hybride_c_5,
latchup_hybride_c_4 => latchup_hybride_c_4,
latchup_hybride_c_3 => latchup_hybride_c_3,
latchup_hybride_c_2 => latchup_hybride_c_2,
latchup_hybride_c_1 => latchup_hybride_c_1,
latchup_hybride_c_0 => latchup_hybride_c_0,
enable_latchup_n_15 => ENABLE_LATCHUP_N_101,
enable_latchup_n_14 => ENABLE_LATCHUP_N_102,
enable_latchup_n_13 => ENABLE_LATCHUP_N_103,
enable_latchup_n_12 => ENABLE_LATCHUP_N_104,
enable_latchup_n_11 => ENABLE_LATCHUP_N_105,
enable_latchup_n_10 => ENABLE_LATCHUP_N_106,
enable_latchup_n_9 => ENABLE_LATCHUP_N_107,
enable_latchup_n_8 => ENABLE_LATCHUP_N_108,
enable_latchup_n_7 => ENABLE_LATCHUP_N_109,
enable_latchup_n_6 => ENABLE_LATCHUP_N_110,
enable_latchup_n_5 => ENABLE_LATCHUP_N_111,
enable_latchup_n_4 => ENABLE_LATCHUP_N_112,
enable_latchup_n_3 => ENABLE_LATCHUP_N_113,
enable_latchup_n_2 => ENABLE_LATCHUP_N_114,
enable_latchup_n_1 => ENABLE_LATCHUP_N_115,
enable_latchup_n_0 => ENABLE_LATCHUP_N_116,
pilotage_n_14 => PILOTAGE_N_117,
ff2_14 => ff2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
pilotage_n_13 => PILOTAGE_N_118,
ff2_13 => ff2_0,
pilotage_n_12 => PILOTAGE_N_119,
ff2_12 => ff2_1,
pilotage_n_11 => PILOTAGE_N_120,
ff2_11 => ff2_2,
pilotage_n_10 => PILOTAGE_N_121,
ff2_10 => ff2_3,
pilotage_n_9 => PILOTAGE_N_122,
ff2_9 => ff2_4,
pilotage_n_8 => PILOTAGE_N_123,
ff2_8 => ff2_5,
pilotage_n_7 => PILOTAGE_N_124,
ff2_7 => ff2_6,
pilotage_n_6 => PILOTAGE_N_125,
ff2_6 => ff2_7,
pilotage_n_5 => PILOTAGE_N_126,
ff2_5 => ff2_8,
pilotage_n_4 => PILOTAGE_N_127,
ff2_4 => ff2_9,
pilotage_n_3 => PILOTAGE_N_128,
ff2_3 => ff2_10,
pilotage_n_2 => PILOTAGE_N_129,
ff2_2 => ff2_11,
pilotage_n_1 => PILOTAGE_N_130,
ff2_1 => ff2_12,
pilotage_n_0 => PILOTAGE_N_131,
ff2_0 => ff2_13,
pilotage_n => PILOTAGE_N_132,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
ff2 => ff2_14,
G_1907 => G_1907);
GEN_CHAINAGE_8_COMP_CHAINAGE_I: signaux_hybrides port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_8,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x,
data_out_2 => data_out_3,
tdi_suivant => TDI_SUIVANT_8,
z_x => z_x,
un2_jtag_on_2 => UN2_JTAG_ON_2,
sc_tdi_hyb => sc_tdi_hyb,
data_out_1 => data_out_2,
data_out_0 => data_out,
data_out => data_out_4,
pilotage_n => PILOTAGE_N_124,
tokenin_hyb => tokenin_hyb);
GEN_CHAINAGE_10_COMP_CHAINAGE_I: signaux_hybrides_1 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_10,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
tdi_suivant_x => TDI_SUIVANT_X,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb => sc_tck_hyb,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb => sc_tms_hyb,
data_out_4 => data_out_5,
data_out_3 => data_out_2,
data_out_2 => data_out,
data_out_1 => data_out_4,
pilotage_n => PILOTAGE_N_122,
tokenin_hyb => tokenin_hyb_0,
data_out_0 => data_out_0,
data_out => data_out_1,
un2_jtag_on_2 => UN2_JTAG_ON_2);
GEN_CHAINAGE_11_COMP_CHAINAGE_I: signaux_hybrides_2 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_11,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_0,
sc_tdi_hyb => sc_tdi_hyb_1,
z_x => z_x,
data_out_4 => data_out_6,
tdi_suivant => TDI_SUIVANT_4,
data_out_3 => data_out_2,
data_out_2 => data_out,
data_out_1 => data_out_4,
data_out_0 => data_out_0,
data_out => data_out_1,
pilotage_n => PILOTAGE_N_121,
tokenin_hyb => tokenin_hyb_1);
GEN_CHAINAGE_15_COMP_CHAINAGE_I: signaux_hybrides_3 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_15,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_1,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_1,
data_out_0 => data_out_7,
tdi_suivant => TDI_SUIVANT_5,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_2,
un2_jtag_on_1 => UN2_JTAG_ON_1,
data_out => data_out_2,
pilotage_n => PILOTAGE_N_117,
tokenin_hyb => tokenin_hyb_2);
GEN_CHAINAGE_0_COMP_CHAINAGE_I: signaux_hybrides_4 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_0,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_2,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_2,
data_out_4 => data_out_8,
tdi_suivant => TDI_SUIVANT_11,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_3,
data_out_3 => data_out_2,
data_out_2 => data_out,
data_out_1 => data_out_4,
un2_jtag_on_2_0 => UN2_JTAG_ON_2_0,
pilotage_n => PILOTAGE_N_132,
tokenin_hyb => tokenin_hyb_3,
data_out_0 => data_out_1,
data_out => data_out_0,
un2_jtag_on_2 => UN2_JTAG_ON_2_1);
GEN_CHAINAGE_4_COMP_CHAINAGE_I: signaux_hybrides_5 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_4,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_3,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_3,
data_out_2 => data_out_9,
tdi_suivant => TDI_SUIVANT_10,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_4,
un2_jtag_on_2 => UN2_JTAG_ON_2_1,
data_out_1 => data_out_2,
pilotage_n => PILOTAGE_N_128,
tokenin_hyb => tokenin_hyb_4,
data_out_0 => data_out,
data_out => data_out_4,
un2_jtag_on_3 => UN2_JTAG_ON_3);
GEN_CHAINAGE_13_COMP_CHAINAGE_I: signaux_hybrides_6 port map (
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_5,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb => sc_tck_hyb_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb => sc_tms_hyb_0,
data_out_4 => data_out_10,
data_out_3 => data_out_2,
un1_tdi_suivant => UN1_TDI_SUIVANT,
data_out_2 => data_out_4,
data_out_1 => data_out,
data_out_0 => data_out_0,
data_out => data_out_1,
un2_jtag_on_1 => UN2_JTAG_ON_1,
pilotage_n => PILOTAGE_N_119,
tokenin_hyb => tokenin_hyb_5);
GEN_CHAINAGE_1_COMP_CHAINAGE_I: signaux_hybrides_7 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_1,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_4,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_4,
sc_tdi_hyb => sc_tdi_hyb_6,
z_x => z_x,
data_out_2 => data_out_11,
tdi_suivant => TDI_SUIVANT_3,
un2_jtag_on_2_0 => UN2_JTAG_ON_2_2,
data_out_1 => data_out_2,
pilotage_n => PILOTAGE_N_131,
tokenin_hyb => tokenin_hyb_6,
data_out_0 => data_out_1,
data_out => data_out_0,
un2_jtag_on_2 => UN2_JTAG_ON_2_3);
GEN_CHAINAGE_3_COMP_CHAINAGE_I: signaux_hybrides_8 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_3,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_5,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_5,
data_out_4 => data_out_12,
tdi_suivant => TDI_SUIVANT_7,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_7,
data_out_3 => data_out_2,
data_out_2 => data_out_0,
data_out_1 => data_out_1,
data_out_0 => data_out,
data_out => data_out_4,
un2_jtag_on_2 => UN2_JTAG_ON_2_2,
pilotage_n => PILOTAGE_N_129,
tokenin_hyb => tokenin_hyb_7);
GEN_CHAINAGE_7_COMP_CHAINAGE_I: signaux_hybrides_9 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_7,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_6,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_6,
sc_tdi_hyb => sc_tdi_hyb_8,
z_x => z_x,
data_out_0 => data_out_13,
tdi_suivant => TDI_SUIVANT_6,
un2_jtag_on_3 => UN2_JTAG_ON_3,
un2_jtag_on_2 => UN2_JTAG_ON_2_3,
data_out => data_out_2,
pilotage_n => PILOTAGE_N_125,
tokenin_hyb => tokenin_hyb_8);
GEN_CHAINAGE_5_COMP_CHAINAGE_I: signaux_hybrides_10 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_5,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_7,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_7,
sc_tdi_hyb => sc_tdi_hyb_9,
z_x => z_x,
data_out_0 => data_out_14,
tdi_suivant => TDI_SUIVANT_2,
un2_jtag_on_3 => UN2_JTAG_ON_3,
un2_jtag_on_2 => UN2_JTAG_ON_2_3,
data_out => data_out_2,
pilotage_n => PILOTAGE_N_127,
tokenin_hyb => tokenin_hyb_9);
GEN_CHAINAGE_9_COMP_CHAINAGE_I: signaux_hybrides_11 port map (
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_10,
data_out_4 => data_out_15,
un1_tdi_suivant => UN1_TDI_SUIVANT_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb => sc_tck_hyb_1,
data_out_3 => data_out_0,
data_out_2 => data_out_1,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb => sc_tms_hyb_1,
data_out_1 => data_out_2,
data_out_0 => data_out,
data_out => data_out_4,
pilotage_n => PILOTAGE_N_123,
tokenin_hyb => tokenin_hyb_10);
GEN_CHAINAGE_12_COMP_CHAINAGE_I: signaux_hybrides_12 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_12,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_8,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_8,
sc_tdi_hyb => sc_tdi_hyb_11,
z_x => z_x,
data_out_0 => data_out_16,
tdi_suivant => TDI_SUIVANT_9,
un2_jtag_on_3 => UN2_JTAG_ON_3,
un2_jtag_on_2 => UN2_JTAG_ON_2,
data_out => data_out_2,
pilotage_n => PILOTAGE_N_120,
tokenin_hyb => tokenin_hyb_11);
GEN_CHAINAGE_14_COMP_CHAINAGE_I: signaux_hybrides_13 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_14,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_9,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_9,
data_out_0 => data_out_17,
tdi_suivant => TDI_SUIVANT,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_12,
un2_jtag_on_3 => UN2_JTAG_ON_3,
un2_jtag_on_2 => UN2_JTAG_ON_2,
data_out => data_out_2,
pilotage_n => PILOTAGE_N_118,
tokenin_hyb => tokenin_hyb_12);
GEN_CHAINAGE_2_COMP_CHAINAGE_I: signaux_hybrides_14 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_2,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_10,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_10,
sc_tdi_hyb => sc_tdi_hyb_13,
z_x => z_x,
data_out_0 => data_out_18,
tdi_suivant => TDI_SUIVANT_1,
un2_jtag_on_2_0 => UN2_JTAG_ON_2_0,
data_out => data_out_2,
pilotage_n => PILOTAGE_N_130,
tokenin_hyb => tokenin_hyb_13);
GEN_CHAINAGE_6_COMP_CHAINAGE_I: signaux_hybrides_15 port map (
sc_tdo_hybride_c_0 => sc_tdo_hybride_c_6,
ladder_fpga_event_controller_state_0 => ladder_fpga_event_controller_state_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
sc_tck_hyb_x => sc_tck_hyb_x_11,
ladder_fpga_sc_tms_c => ladder_fpga_sc_tms_c,
sc_tms_hyb_x => sc_tms_hyb_x_11,
data_out_0 => data_out_19,
tdi_suivant => TDI_SUIVANT_0,
z_x => z_x,
sc_tdi_hyb => sc_tdi_hyb_14,
un2_jtag_on_3 => UN2_JTAG_ON_3,
un2_jtag_on_2 => UN2_JTAG_ON_2_1,
data_out => data_out_2,
pilotage_n => PILOTAGE_N_126,
tokenin_hyb => tokenin_hyb_14);
GND <= '0';
VCC <= '1';
enable_latchup_n_15 <= ENABLE_LATCHUP_N_101;
enable_latchup_n_14 <= ENABLE_LATCHUP_N_102;
enable_latchup_n_13 <= ENABLE_LATCHUP_N_103;
enable_latchup_n_12 <= ENABLE_LATCHUP_N_104;
enable_latchup_n_11 <= ENABLE_LATCHUP_N_105;
enable_latchup_n_10 <= ENABLE_LATCHUP_N_106;
enable_latchup_n_9 <= ENABLE_LATCHUP_N_107;
enable_latchup_n_8 <= ENABLE_LATCHUP_N_108;
enable_latchup_n_7 <= ENABLE_LATCHUP_N_109;
enable_latchup_n_6 <= ENABLE_LATCHUP_N_110;
enable_latchup_n_5 <= ENABLE_LATCHUP_N_111;
enable_latchup_n_4 <= ENABLE_LATCHUP_N_112;
enable_latchup_n_3 <= ENABLE_LATCHUP_N_113;
enable_latchup_n_2 <= ENABLE_LATCHUP_N_114;
enable_latchup_n_1 <= ENABLE_LATCHUP_N_115;
enable_latchup_n_0 <= ENABLE_LATCHUP_N_116;
pilotage_n_14 <= PILOTAGE_N_117;
pilotage_n_13 <= PILOTAGE_N_118;
pilotage_n_12 <= PILOTAGE_N_119;
pilotage_n_11 <= PILOTAGE_N_120;
pilotage_n_10 <= PILOTAGE_N_121;
pilotage_n_9 <= PILOTAGE_N_122;
pilotage_n_8 <= PILOTAGE_N_123;
pilotage_n_7 <= PILOTAGE_N_124;
pilotage_n_6 <= PILOTAGE_N_125;
pilotage_n_5 <= PILOTAGE_N_126;
pilotage_n_4 <= PILOTAGE_N_127;
pilotage_n_3 <= PILOTAGE_N_128;
pilotage_n_2 <= PILOTAGE_N_129;
pilotage_n_1 <= PILOTAGE_N_130;
pilotage_n_0 <= PILOTAGE_N_131;
pilotage_n <= PILOTAGE_N_132;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_48 is
port(
temperature0_4 :  in std_logic;
temperature0_7 :  in std_logic;
temperature0_11 :  in std_logic;
temperature0_3 :  in std_logic;
temperature0_10 :  in std_logic;
temperature0_9 :  in std_logic;
temperature0_8 :  in std_logic;
temperature0_0 :  in std_logic;
temperature0_1 :  in std_logic;
temperature0_5 :  in std_logic;
temperature0_6 :  in std_logic;
temperature0_2 :  in std_logic;
temperature1_3 :  in std_logic;
temperature1_5 :  in std_logic;
temperature1_4 :  in std_logic;
temperature1_8 :  in std_logic;
temperature1_11 :  in std_logic;
temperature1_10 :  in std_logic;
temperature1_2 :  in std_logic;
temperature1_0 :  in std_logic;
temperature1_6 :  in std_logic;
temperature1_7 :  in std_logic;
temperature1_9 :  in std_logic;
temperature1_1 :  in std_logic;
temperature2_4 :  in std_logic;
temperature2_5 :  in std_logic;
temperature2_6 :  in std_logic;
temperature2_7 :  in std_logic;
temperature2_0 :  in std_logic;
temperature2_11 :  in std_logic;
temperature2_1 :  in std_logic;
temperature2_9 :  in std_logic;
temperature2_3 :  in std_logic;
temperature2_8 :  in std_logic;
temperature2_10 :  in std_logic;
temperature2_2 :  in std_logic;
temperature3_9 :  in std_logic;
temperature3_10 :  in std_logic;
temperature3_7 :  in std_logic;
temperature3_5 :  in std_logic;
temperature3_6 :  in std_logic;
temperature3_1 :  in std_logic;
temperature3_0 :  in std_logic;
temperature3_2 :  in std_logic;
temperature3_8 :  in std_logic;
temperature3_3 :  in std_logic;
temperature3_4 :  in std_logic;
temperature3_11 :  in std_logic;
scan_out_24 :  out std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_48;

architecture beh of dr_x_bits_48 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_17 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_19 : std_logic ;
signal SCAN_OUT_20 : std_logic ;
signal SCAN_OUT_21 : std_logic ;
signal SCAN_OUT_22 : std_logic ;
signal SCAN_OUT_23 : std_logic ;
signal SCAN_OUT_25 : std_logic ;
signal SCAN_OUT_26 : std_logic ;
signal SCAN_OUT_27 : std_logic ;
signal SCAN_OUT_28 : std_logic ;
signal SCAN_OUT_29 : std_logic ;
signal SCAN_OUT_30 : std_logic ;
signal SCAN_OUT_31 : std_logic ;
signal SCAN_OUT_32 : std_logic ;
signal SCAN_OUT_33 : std_logic ;
signal SCAN_OUT_34 : std_logic ;
signal SCAN_OUT_35 : std_logic ;
signal SCAN_OUT_36 : std_logic ;
signal SCAN_OUT_37 : std_logic ;
signal SCAN_OUT_38 : std_logic ;
signal SCAN_OUT_39 : std_logic ;
signal SCAN_OUT_40 : std_logic ;
signal SCAN_OUT_41 : std_logic ;
signal SCAN_OUT_42 : std_logic ;
signal SCAN_OUT_43 : std_logic ;
signal SCAN_OUT_44 : std_logic ;
signal SCAN_OUT_45 : std_logic ;
signal SCAN_OUT_46 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_4_99
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic  );
end component;
component dr_cell_4_100
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_101
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_102
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_103
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_104
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_105
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_106
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_107
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_108
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_109
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_110
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_111
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_112
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_113
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_114
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_115
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_116
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_117
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_118
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_119
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_120
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_121
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_122
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_123
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_124
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_125
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_126
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_127
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_128
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_129
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_130
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_131
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_132
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_133
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_134
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_135
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_136
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_137
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_138
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_139
port(
temperature3_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_140
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_141
port(
temperature0_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_142
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_143
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_144
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_145
port(
temperature2_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_146
port(
temperature1_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
begin
A_47_B_C: dr_cell_4_99 port map (
temperature3_0 => temperature3_11,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c);
A_26_D_E: dr_cell_4_100 port map (
temperature2_0 => temperature2_2,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1);
A_13_D_E: dr_cell_4_101 port map (
temperature1_0 => temperature1_1,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3);
A_40_D_E: dr_cell_4_102 port map (
temperature3_0 => temperature3_4,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5);
A_39_D_E: dr_cell_4_103 port map (
temperature3_0 => temperature3_3,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_4);
A_44_D_E: dr_cell_4_104 port map (
temperature3_0 => temperature3_8,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8);
A_21_D_E: dr_cell_4_105 port map (
temperature1_0 => temperature1_9,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10);
A_34_D_E: dr_cell_4_106 port map (
temperature2_0 => temperature2_10,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_12);
A_2_D_E: dr_cell_4_107 port map (
temperature0_0 => temperature0_2,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_14);
A_32_D_E: dr_cell_4_108 port map (
temperature2_0 => temperature2_8,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_15,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_16);
A_19_D_E: dr_cell_4_109 port map (
temperature1_0 => temperature1_7,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_17,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_18);
A_6_D_E: dr_cell_4_110 port map (
temperature0_0 => temperature0_6,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_19,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_20);
A_18_D_E: dr_cell_4_111 port map (
temperature1_0 => temperature1_6,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_21,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_17);
A_5_D_E: dr_cell_4_112 port map (
temperature0_0 => temperature0_5,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_22,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_19);
A_1_D_E: dr_cell_4_113 port map (
temperature0_0 => temperature0_1,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_23,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13);
A_0_D_E: dr_cell_4_114 port map (
temperature0_0 => temperature0_0,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_24,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_23);
A_27_D_E: dr_cell_4_115 port map (
temperature2_0 => temperature2_3,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_25);
A_33_D_E: dr_cell_4_116 port map (
temperature2_0 => temperature2_9,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_16,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11);
A_38_D_E: dr_cell_4_117 port map (
temperature3_0 => temperature3_2,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_26,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6);
A_25_D_E: dr_cell_4_118 port map (
temperature2_0 => temperature2_1,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_27,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0);
A_12_D_E: dr_cell_4_119 port map (
temperature1_0 => temperature1_0,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_28,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2);
A_14_D_E: dr_cell_4_120 port map (
temperature1_0 => temperature1_2,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_29);
A_8_D_E: dr_cell_4_121 port map (
temperature0_0 => temperature0_8,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_30,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_31);
A_35_D_E: dr_cell_4_122 port map (
temperature2_0 => temperature2_11,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_32);
A_22_D_E: dr_cell_4_123 port map (
temperature1_0 => temperature1_10,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_33);
A_9_D_E: dr_cell_4_124 port map (
temperature0_0 => temperature0_9,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_31,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_34);
A_36_D_E: dr_cell_4_125 port map (
temperature3_0 => temperature3_0,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_32,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_35);
A_23_D_E: dr_cell_4_126 port map (
temperature1_0 => temperature1_11,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_33,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_36);
A_10_D_E: dr_cell_4_127 port map (
temperature0_0 => temperature0_10,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_34,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_37);
A_37_D_E: dr_cell_4_128 port map (
temperature3_0 => temperature3_1,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_35,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_26);
A_24_D_E: dr_cell_4_129 port map (
temperature2_0 => temperature2_0,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_36,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_27);
A_42_D_E: dr_cell_4_130 port map (
temperature3_0 => temperature3_6,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_38,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_39);
A_20_D_E: dr_cell_4_131 port map (
temperature1_0 => temperature1_8,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_18,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_9);
A_16_D_E: dr_cell_4_132 port map (
temperature1_0 => temperature1_4,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_40,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_41);
A_3_D_E: dr_cell_4_133 port map (
temperature0_0 => temperature0_3,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_42);
A_11_D_E: dr_cell_4_134 port map (
temperature0_0 => temperature0_11,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_37,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_28);
A_41_D_E: dr_cell_4_135 port map (
temperature3_0 => temperature3_5,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_38);
A_7_D_E: dr_cell_4_136 port map (
temperature0_0 => temperature0_7,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_20,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_30);
A_43_D_E: dr_cell_4_137 port map (
temperature3_0 => temperature3_7,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_39,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7);
A_46_D_E: dr_cell_4_138 port map (
temperature3_0 => temperature3_10,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_43,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT);
A_45_D_E: dr_cell_4_139 port map (
temperature3_0 => temperature3_9,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_43);
A_17_D_E: dr_cell_4_140 port map (
temperature1_0 => temperature1_5,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_41,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_21);
A_4_D_E: dr_cell_4_141 port map (
temperature0_0 => temperature0_4,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_42,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_22);
A_31_D_E: dr_cell_4_142 port map (
temperature2_0 => temperature2_7,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_44,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_15);
A_30_D_E: dr_cell_4_143 port map (
temperature2_0 => temperature2_6,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_45,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_44);
A_29_D_E: dr_cell_4_144 port map (
temperature2_0 => temperature2_5,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_46,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_45);
A_28_D_E: dr_cell_4_145 port map (
temperature2_0 => temperature2_4,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_25,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_46);
A_15_D_E: dr_cell_4_146 port map (
temperature1_0 => temperature1_3,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_29,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_40);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_2 is
port(
data_out_0 :  out std_logic;
scan_out_0 :  out std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
G_1876 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_2;

architecture beh of dr_x_bits_2 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
G_1876 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_5
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1876 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
begin
A_1_B_C: dr_cell port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
G_1876 => G_1876,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out);
A_0_D_E: dr_cell_5 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT,
G_1876 => G_1876,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS is
port(
pilotage_n_14 :  in std_logic;
pilotage_n_13 :  in std_logic;
pilotage_n_12 :  in std_logic;
pilotage_n_11 :  in std_logic;
pilotage_n_10 :  in std_logic;
pilotage_n_9 :  in std_logic;
pilotage_n_8 :  in std_logic;
pilotage_n_7 :  in std_logic;
pilotage_n_6 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_2 :  in std_logic;
scan_out_4 :  out std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS;

architecture beh of dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_4_83
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic  );
end component;
component dr_cell_4_84
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_85
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_86
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_87
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_88
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_89
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_90
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_91
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_92
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_93
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_94
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_95
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_96
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_97
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_98
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pilotage_n :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
begin
A_15_B_C: dr_cell_4_83 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
pilotage_n => pilotage_n,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c);
A_7_D_E: dr_cell_4_84 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
pilotage_n => pilotage_n_0,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1);
A_12_D_E: dr_cell_4_85 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
pilotage_n => pilotage_n_1,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3);
A_0_D_E: dr_cell_4_86 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_4,
shiftDR => shiftDR,
pilotage_n => pilotage_n_2,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5);
A_5_D_E: dr_cell_4_87 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
pilotage_n => pilotage_n_3,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7);
A_1_D_E: dr_cell_4_88 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
pilotage_n => pilotage_n_4,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8);
A_10_D_E: dr_cell_4_89 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
pilotage_n => pilotage_n_5,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10);
A_11_D_E: dr_cell_4_90 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
pilotage_n => pilotage_n_6,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2);
A_13_D_E: dr_cell_4_91 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
pilotage_n => pilotage_n_7,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11);
A_9_D_E: dr_cell_4_92 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
pilotage_n => pilotage_n_8,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_9);
A_4_D_E: dr_cell_4_93 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
pilotage_n => pilotage_n_9,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6);
A_2_D_E: dr_cell_4_94 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
pilotage_n => pilotage_n_10,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_14);
A_3_D_E: dr_cell_4_95 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
pilotage_n => pilotage_n_11,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13);
A_14_D_E: dr_cell_4_96 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
pilotage_n => pilotage_n_12,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT);
A_8_D_E: dr_cell_4_97 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
pilotage_n => pilotage_n_13,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_12);
A_6_D_E: dr_cell_4_98 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
pilotage_n => pilotage_n_14,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE is
port(
data_out_14 :  out std_logic;
data_out_13 :  out std_logic;
data_out_12 :  out std_logic;
data_out_11 :  out std_logic;
data_out_10 :  out std_logic;
data_out_9 :  out std_logic;
data_out_8 :  out std_logic;
data_out_7 :  out std_logic;
data_out_6 :  out std_logic;
data_out_5 :  out std_logic;
data_out_4 :  out std_logic;
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
scan_out_4 :  out std_logic;
data_out_1 :  out std_logic;
data_out_0 :  out std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
reset_bar :  in std_logic;
G_1873 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE;

architecture beh of dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_0
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_1
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_2
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_3
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_4
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_5
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_6
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_7
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_8
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_9
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_10
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_11
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_12
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_13
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_14
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_0_15
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1873 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
begin
A_15_B_C: dr_cell_0 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out);
A_7_D_E: dr_cell_0_1 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_0);
A_12_D_E: dr_cell_0_2 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_1);
A_0_D_E: dr_cell_0_3 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_4,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_2);
A_5_D_E: dr_cell_0_4 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_3);
A_1_D_E: dr_cell_0_5 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_4);
A_10_D_E: dr_cell_0_6 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_5);
A_11_D_E: dr_cell_0_7 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_6);
A_13_D_E: dr_cell_0_8 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_7);
A_9_D_E: dr_cell_0_9 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_9,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_8);
A_4_D_E: dr_cell_0_10 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_9);
A_2_D_E: dr_cell_0_11 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_14,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_10);
A_3_D_E: dr_cell_0_12 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_11);
A_14_D_E: dr_cell_0_13 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_12);
A_8_D_E: dr_cell_0_14 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_12,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_13);
A_6_D_E: dr_cell_0_15 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0,
G_1873 => G_1873,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_14);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 is
port(
ff2_14 :  out std_logic;
ff2_13 :  out std_logic;
ff2_12 :  out std_logic;
ff2_11 :  out std_logic;
ff2_10 :  out std_logic;
ff2_9 :  out std_logic;
ff2_8 :  out std_logic;
scan_out_12 :  out std_logic;
ff2_7 :  out std_logic;
ff2_6 :  out std_logic;
ff2_5 :  out std_logic;
ff2_4 :  out std_logic;
ff2_3 :  out std_logic;
ff2_2 :  out std_logic;
ff2_1 :  out std_logic;
ff2_0 :  out std_logic;
ff2 :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0;

architecture beh of dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_avec_pulse
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_1
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_2
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_3
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_4
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_5
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_6
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_7
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_8
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_9
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_10
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_11
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_12
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_13
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_14
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
component dr_cell_avec_pulse_15
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
ff2 :  out std_logic  );
end component;
begin
A_15_B_C: dr_cell_avec_pulse port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2);
A_14_D_E: dr_cell_avec_pulse_1 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_0);
A_2_D_E: dr_cell_avec_pulse_2 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_1);
A_7_D_E: dr_cell_avec_pulse_3 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_4,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_2);
A_4_D_E: dr_cell_avec_pulse_4 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_3);
A_1_D_E: dr_cell_avec_pulse_5 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_4);
A_11_D_E: dr_cell_avec_pulse_6 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_9,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_5);
A_8_D_E: dr_cell_avec_pulse_7 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_6);
A_5_D_E: dr_cell_avec_pulse_8 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_7);
A_0_D_E: dr_cell_avec_pulse_9 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_8);
A_10_D_E: dr_cell_avec_pulse_10 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_9);
A_12_D_E: dr_cell_avec_pulse_11 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_14,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_10);
A_9_D_E: dr_cell_avec_pulse_12 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_11);
A_6_D_E: dr_cell_avec_pulse_13 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_12);
A_3_D_E: dr_cell_avec_pulse_14 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_13);
A_13_D_E: dr_cell_avec_pulse_15 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0,
G_1870 => G_1870,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
ff2 => ff2_14);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity mux_2_1 is
port(
dr_scan_out_31 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  in std_logic;
z_x :  out std_logic);
end mux_2_1;

architecture beh of mux_2_1 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal GND : std_logic ;
signal VCC : std_logic ;
begin
Z_X_Z6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100010111000")
port map (
combout => z_x,
dataa => scan_out,
datab => shiftIR,
datac => dr_scan_out_31);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity mux_tdo is
port(
scan_out_11 :  in std_logic;
scan_out_10 :  in std_logic;
scan_out_9 :  in std_logic;
scan_out_8 :  in std_logic;
scan_out_7 :  in std_logic;
scan_out_6 :  in std_logic;
data_out_3 :  in std_logic;
dr_scan_out_31 :  out std_logic;
data_out_2 :  in std_logic;
data_out_1_0 :  in std_logic;
data_out_1 :  in std_logic;
scan_out_5 :  in std_logic;
scan_out_4 :  in std_logic;
scan_out_3 :  in std_logic;
scan_out_2 :  in std_logic;
scan_out_1 :  in std_logic;
scan_out_0 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
scan_out :  in std_logic);
end mux_tdo;

architecture beh of mux_tdo is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal DR_SCAN_OUT_3 : std_logic ;
signal DR_SCAN_OUT_6 : std_logic ;
signal DR_SCAN_OUT_6_A_X : std_logic ;
signal DR_SCAN_OUT_10 : std_logic ;
signal DR_SCAN_OUT_13 : std_logic ;
signal DR_SCAN_OUT_13_A_X : std_logic ;
signal DR_SCAN_OUT_18 : std_logic ;
signal DR_SCAN_OUT_21_A : std_logic ;
signal DR_SCAN_OUT_21 : std_logic ;
signal DR_SCAN_OUT_25 : std_logic ;
signal DR_SCAN_OUT_25_A_X : std_logic ;
signal DR_SCAN_OUT_22 : std_logic ;
signal DR_SCAN_OUT_29 : std_logic ;
signal DR_SCAN_OUT_15_A : std_logic ;
signal DR_SCAN_OUT_15 : std_logic ;
signal DR_SCAN_OUT_30 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
begin
DR_SCAN_OUT_3_Z38: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101100001000")
port map (
combout => DR_SCAN_OUT_3,
dataa => scan_out,
datab => data_out,
datac => data_out_0,
datad => scan_out_0);
DR_SCAN_OUT_6_Z39: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110110001101")
port map (
combout => DR_SCAN_OUT_6,
dataa => data_out_0,
datab => scan_out_0,
datac => DR_SCAN_OUT_6_A_X);
DR_SCAN_OUT_10_Z40: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111000000010")
port map (
combout => DR_SCAN_OUT_10,
dataa => scan_out_1,
datab => data_out,
datac => data_out_0,
datad => scan_out_0);
DR_SCAN_OUT_13_Z41: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110110001101")
port map (
combout => DR_SCAN_OUT_13,
dataa => data_out_0,
datab => scan_out_0,
datac => DR_SCAN_OUT_13_A_X);
DR_SCAN_OUT_18_Z42: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111000000010")
port map (
combout => DR_SCAN_OUT_18,
dataa => scan_out_2,
datab => data_out,
datac => data_out_0,
datad => scan_out_0);
DR_SCAN_OUT_21_A_Z43: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011010100001111")
port map (
combout => DR_SCAN_OUT_21_A,
dataa => scan_out_3,
datab => scan_out_4,
datac => data_out_0,
datad => data_out);
DR_SCAN_OUT_21_Z44: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001011111100")
port map (
combout => DR_SCAN_OUT_21,
dataa => scan_out_5,
datab => data_out,
datac => scan_out_0,
datad => DR_SCAN_OUT_21_A);
DR_SCAN_OUT_25_Z45: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110110001101")
port map (
combout => DR_SCAN_OUT_25,
dataa => data_out_0,
datab => scan_out_0,
datac => DR_SCAN_OUT_25_A_X);
DR_SCAN_OUT_22_Z46: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => DR_SCAN_OUT_22,
dataa => data_out_1,
datab => DR_SCAN_OUT_21,
datac => DR_SCAN_OUT_18);
DR_SCAN_OUT_29_Z47: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001011010000")
port map (
combout => DR_SCAN_OUT_29,
dataa => data_out_1_0,
datab => data_out_1,
datac => scan_out_0,
datad => DR_SCAN_OUT_25);
DR_SCAN_OUT_15_A_Z48: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010110011101")
port map (
combout => DR_SCAN_OUT_15_A,
dataa => data_out_1,
datab => data_out_2,
datac => DR_SCAN_OUT_10,
datad => DR_SCAN_OUT_13);
DR_SCAN_OUT_15_Z49: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000011101110")
port map (
combout => DR_SCAN_OUT_15,
dataa => data_out_2,
datab => DR_SCAN_OUT_6,
datac => DR_SCAN_OUT_3,
datad => DR_SCAN_OUT_15_A);
DR_SCAN_OUT_30_Z50: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001011010000")
port map (
combout => DR_SCAN_OUT_30,
dataa => data_out_1_0,
datab => data_out_2,
datac => DR_SCAN_OUT_29,
datad => DR_SCAN_OUT_22);
DR_SCAN_OUT_31_Z51: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111110100100000")
port map (
combout => dr_scan_out_31,
dataa => data_out_1_0,
datab => data_out_3,
datac => DR_SCAN_OUT_15,
datad => DR_SCAN_OUT_30);
DR_SCAN_OUT_25_A_X_Z52: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101001101010011")
port map (
combout => DR_SCAN_OUT_25_A_X,
dataa => scan_out_6,
datab => scan_out_7,
datac => data_out);
DR_SCAN_OUT_13_A_X_Z53: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101001101010011")
port map (
combout => DR_SCAN_OUT_13_A_X,
dataa => scan_out_8,
datab => scan_out_9,
datac => data_out);
DR_SCAN_OUT_6_A_X_Z54: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101001101010011")
port map (
combout => DR_SCAN_OUT_6_A_X,
dataa => scan_out_10,
datab => scan_out_11,
datac => data_out);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_init_20 is
port(
data_out_20 :  out std_logic;
data_out_19 :  out std_logic;
data_out_4_8 :  out std_logic;
data_out_18 :  out std_logic;
data_out_4_7 :  out std_logic;
data_out_17 :  out std_logic;
scan_out_18 :  out std_logic;
data_out_4_6 :  out std_logic;
data_out_16 :  out std_logic;
data_out_15 :  out std_logic;
data_out_14 :  out std_logic;
data_out_13 :  out std_logic;
data_out_4_5 :  out std_logic;
data_out_12 :  out std_logic;
data_out_4_4 :  out std_logic;
data_out_11 :  out std_logic;
data_out_4_3 :  out std_logic;
data_out_10 :  out std_logic;
data_out_4_2 :  out std_logic;
data_out_9 :  out std_logic;
data_out_8 :  out std_logic;
data_out_7 :  out std_logic;
data_out_4_1 :  out std_logic;
data_out_6 :  out std_logic;
data_out_5 :  out std_logic;
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
data_out_4_0 :  out std_logic;
data_out_0 :  out std_logic;
reset_bar :  in std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  out std_logic);
end dr_x_bits_init_20;

architecture beh of dr_x_bits_init_20 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal DATA_OUT_60 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_17 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_1
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_1
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_2
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_3
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_4
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_5
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_6
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_7
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_8
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_9
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_10
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_11
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_12
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_13
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_14
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_15
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_16
port(
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
data_out :  out std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out_1 :  out std_logic  );
end component;
component dr_cell_1_17
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_18
port(
data_out_1 :  in std_logic;
data_out_4 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_1_19
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1867 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
begin
A_19_B_C: dr_cell_1 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out);
A_12_D_E: dr_cell_1_1 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_0);
A_17_D_E: dr_cell_1_2 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4_0,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
scan_out => SCAN_OUT_3,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_2);
A_7_D_E: dr_cell_1_3 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_3);
A_5_D_E: dr_cell_1_4 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_5);
A_1_D_E: dr_cell_1_5 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_9,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_6);
A_15_D_E: dr_cell_1_6 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4_1,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
scan_out => SCAN_OUT_11,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_7);
A_10_D_E: dr_cell_1_7 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_8);
A_14_D_E: dr_cell_1_8 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_9);
A_8_D_E: dr_cell_1_9 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4_2,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
scan_out => SCAN_OUT_15,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_10);
A_4_D_E: dr_cell_1_10 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4_3,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_16,
shiftDR => shiftDR,
scan_out => SCAN_OUT_6,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_11);
A_13_D_E: dr_cell_1_11 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4_4,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
scan_out => SCAN_OUT_14,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_12);
A_6_D_E: dr_cell_1_12 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4_5,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
scan_out => SCAN_OUT_4,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_13);
A_18_D_E: dr_cell_1_13 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_14);
A_9_D_E: dr_cell_1_14 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_15,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_12,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_15);
A_3_D_E: dr_cell_1_15 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_17,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_16,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_16);
A_0_D_E: dr_cell_1_16 port map (
data_out_4 => data_out_4_6,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_18,
shiftDR => shiftDR,
scan_out => SCAN_OUT_8,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
data_out => data_out_17,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out_1 => DATA_OUT_60);
A_2_D_E: dr_cell_1_17 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4_7,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
scan_out => SCAN_OUT_17,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_18);
A_11_D_E: dr_cell_1_18 port map (
data_out_1 => DATA_OUT_60,
data_out_4 => data_out_4_8,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
scan_out => SCAN_OUT_0,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1867 => G_1867,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_19);
A_16_D_E: dr_cell_1_19 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2,
G_1867 => G_1867,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_20);
GND <= '0';
VCC <= '1';
data_out_1 <= DATA_OUT_60;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_init_16 is
port(
level_shifter_dac_load :  out std_logic;
data_out_5 :  out std_logic;
data_out_4 :  out std_logic;
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
data_out_1 :  out std_logic;
data_out_0 :  out std_logic;
scan_out_4 :  out std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
reset_bar :  in std_logic;
G_1864 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_init_16;

architecture beh of dr_x_bits_init_16 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_2
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
component dr_cell_2_1
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_2_2
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
component dr_cell_2_3
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_2_4
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_2_5
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_2_6
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
component dr_cell_2_7
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
component dr_cell_2_8
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
component dr_cell_2_9
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
component dr_cell_2_10
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_2_11
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_2_12
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_2_13
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
component dr_cell_2_14
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
component dr_cell_2_15
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
level_shifter_dac_load :  out std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1864 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic  );
end component;
begin
A_15_B_C: dr_cell_2 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
A_7_D_E: dr_cell_2_1 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out);
A_12_D_E: dr_cell_2_2 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
A_0_D_E: dr_cell_2_3 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_4,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_0);
A_5_D_E: dr_cell_2_4 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_1);
A_1_D_E: dr_cell_2_5 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_2);
A_10_D_E: dr_cell_2_6 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
A_11_D_E: dr_cell_2_7 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
A_13_D_E: dr_cell_2_8 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
A_9_D_E: dr_cell_2_9 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_9,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
A_4_D_E: dr_cell_2_10 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_3);
A_2_D_E: dr_cell_2_11 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_14,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_4);
A_3_D_E: dr_cell_2_12 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_5);
A_14_D_E: dr_cell_2_13 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
A_8_D_E: dr_cell_2_14 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_12,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
A_6_D_E: dr_cell_2_15 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
level_shifter_dac_load => level_shifter_dac_load,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0,
G_1864 => G_1864,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_init_24 is
port(
data_out_23 :  out std_logic;
data_out_22 :  out std_logic;
data_out_21 :  out std_logic;
data_out_20 :  out std_logic;
data_out_19 :  out std_logic;
data_out_18 :  out std_logic;
data_out_17 :  out std_logic;
data_out_16 :  out std_logic;
data_out_15 :  out std_logic;
data_out_14 :  out std_logic;
data_out_13 :  out std_logic;
scan_out_16 :  out std_logic;
data_out_12 :  out std_logic;
data_out_11 :  out std_logic;
data_out_10 :  out std_logic;
data_out_9 :  out std_logic;
data_out_8 :  out std_logic;
data_out_7 :  out std_logic;
data_out_6 :  out std_logic;
data_out_5 :  out std_logic;
data_out_4 :  out std_logic;
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
data_out_0 :  out std_logic;
reset_bar :  in std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out_1 :  out std_logic);
end dr_x_bits_init_24;

architecture beh of dr_x_bits_init_24 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal DATA_OUT_30 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_17 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_19 : std_logic ;
signal SCAN_OUT_20 : std_logic ;
signal SCAN_OUT_21 : std_logic ;
signal SCAN_OUT_22 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_3
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_1
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_2
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_3
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
data_out :  out std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out_1 :  out std_logic  );
end component;
component dr_cell_3_4
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_5
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_6
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_7
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_8
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_9
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_10
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_11
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_12
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_13
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_14
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_15
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_16
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_17
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_18
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_19
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_20
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_21
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic;
G_1861 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_22
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
component dr_cell_3_23
port(
data_out_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
data_out :  out std_logic  );
end component;
begin
A_23_B_C: dr_cell_3 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out);
A_8_D_E: dr_cell_3_1 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_0);
A_21_D_E: dr_cell_3_2 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
scan_out => SCAN_OUT_3,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_2);
A_11_D_E: dr_cell_3_3 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4,
shiftDR => shiftDR,
scan_out => SCAN_OUT_5,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
data_out => data_out_3,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out_1 => DATA_OUT_30);
A_5_D_E: dr_cell_3_4 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
scan_out => SCAN_OUT_7,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_4);
A_17_D_E: dr_cell_3_5 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
scan_out => SCAN_OUT_9,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_5);
A_6_D_E: dr_cell_3_6 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_6);
A_19_D_E: dr_cell_3_7 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
scan_out => SCAN_OUT_12,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_7);
A_7_D_E: dr_cell_3_8 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
scan_out => SCAN_OUT_0,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_8);
A_20_D_E: dr_cell_3_9 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_9);
A_16_D_E: dr_cell_3_10 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_10);
A_4_D_E: dr_cell_3_11 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_11);
A_3_D_E: dr_cell_3_12 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_15,
shiftDR => shiftDR,
scan_out => SCAN_OUT_14,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_12);
A_0_D_E: dr_cell_3_13 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_16,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_17,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_13);
A_9_D_E: dr_cell_3_14 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
scan_out => SCAN_OUT_18,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_14);
A_12_D_E: dr_cell_3_15 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_19,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_15);
A_22_D_E: dr_cell_3_16 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_16);
A_2_D_E: dr_cell_3_17 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_20,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_15,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_17);
A_15_D_E: dr_cell_3_18 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_21,
shiftDR => shiftDR,
scan_out => SCAN_OUT_13,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_18);
A_18_D_E: dr_cell_3_19 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_19);
A_14_D_E: dr_cell_3_20 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_22,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_21,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_20);
A_10_D_E: dr_cell_3_21 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_18,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_4,
G_1861 => G_1861,
reset_bar => reset_bar,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_21);
A_1_D_E: dr_cell_3_22 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_17,
shiftDR => shiftDR,
scan_out => SCAN_OUT_20,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_22);
A_13_D_E: dr_cell_3_23 port map (
data_out_1 => DATA_OUT_30,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_19,
shiftDR => shiftDR,
scan_out => SCAN_OUT_22,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1861 => G_1861,
ladder_fpga_sc_updateDR_configgen => ladder_fpga_sc_updateDR_configgen,
data_out => data_out_23);
GND <= '0';
VCC <= '1';
data_out_1 <= DATA_OUT_30;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG is
port(
scan_out_19 :  out std_logic;
scan_out_17 :  in std_logic;
scan_out_2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG;

architecture beh of dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_4_0 : std_logic ;
signal SCAN_OUT_20 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_4_62
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_63
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_64
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_65
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_66
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_67
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_68
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_69
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_70
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_71
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_72
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_73
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_74
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_75
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_76
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_77
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_78
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_79
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_80
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_81
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_82
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
begin
A_14_D_E: dr_cell_4_62 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0);
A_18_D_E: dr_cell_4_63 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_4_0);
A_16_D_E: dr_cell_4_64 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_4);
A_17_D_E: dr_cell_4_65 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1);
A_11_D_E: dr_cell_4_66 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6);
A_7_D_E: dr_cell_4_67 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8);
A_15_D_E: dr_cell_4_68 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3);
A_12_D_E: dr_cell_4_69 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_9);
A_8_D_E: dr_cell_4_70 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10);
A_4_D_E: dr_cell_4_71 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_12);
A_2_D_E: dr_cell_4_72 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_14);
A_6_D_E: dr_cell_4_73 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_15,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7);
A_20_D_E: dr_cell_4_74 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_16,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => scan_out_17);
A_5_D_E: dr_cell_4_75 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_15);
A_9_D_E: dr_cell_4_76 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_18);
A_19_D_E: dr_cell_4_77 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_16);
A_0_D_E: dr_cell_4_78 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_19,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_20);
A_1_D_E: dr_cell_4_79 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_20,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13);
A_10_D_E: dr_cell_4_80 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_18,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5);
A_13_D_E: dr_cell_4_81 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT);
A_3_D_E: dr_cell_4_82 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11);
GND <= '0';
VCC <= '1';
scan_out_2 <= SCAN_OUT_4_0;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG is
port(
card_ser_num_c_3 :  in std_logic;
card_ser_num_c_1 :  in std_logic;
card_ser_num_c_0 :  in std_logic;
card_ser_num_c_5 :  in std_logic;
card_ser_num_c_2 :  in std_logic;
card_ser_num_c_4 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
testin_echelle_c :  in std_logic;
data_out_0 :  in std_logic;
scan_out_17 :  out std_logic;
sc_serdes_ou_connec_c :  in std_logic;
clock40mhz_fpga_bad :  in std_logic;
fpga_serdes_ou_connec_c :  in std_logic;
clock40mhz_xtal_bad :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
data_out :  in std_logic;
pll_40MHz_switchover_locked :  in std_logic;
debug_present_n_c :  in std_logic;
crc_error :  in std_logic;
xtal_en_c :  in std_logic;
holdin_echelle_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
spare_switch_c :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG;

architecture beh of dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal TEMP_SCAN : std_logic_vector(10 downto 9);
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_4_41
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
spare_switch_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic  );
end component;
component dr_cell_4_42
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
holdin_echelle_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_43
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
xtal_en_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_44
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
crc_error :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_45
port(
debug_present_n_c :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_46
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
pll_40MHz_switchover_locked :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_47
port(
enable_latchup_n_8 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
scan_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic  );
end component;
component dr_cell_4_48
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
data_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_49
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_50
port(
temp_scan_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
clock40mhz_xtal_bad :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic  );
end component;
component dr_cell_4_51
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_52
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_53
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_54
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
fpga_serdes_ou_connec_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_55
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component \dr_cell_a.9.d.e_0\
port(
temp_scan_0 :  out std_logic;
temp_scan_1 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
shiftDR :  in std_logic;
clock40mhz_fpga_bad :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic  );
end component;
component dr_cell_4_56
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
sc_serdes_ou_connec_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_57
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_58
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component \dr_cell_a.10.d.e_0\
port(
temp_scan_0 :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
shiftDR :  in std_logic;
data_out :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_59
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
testin_echelle_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_60
port(
card_ser_num_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
begin
A_21_B_C: dr_cell_4_41 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
spare_switch_c => spare_switch_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c);
A_14_D_E: dr_cell_4_42 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
holdin_echelle_c => holdin_echelle_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1);
A_18_D_E: dr_cell_4_43 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
xtal_en_c => xtal_en_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3);
A_16_D_E: dr_cell_4_44 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4,
shiftDR => shiftDR,
crc_error => crc_error,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5);
A_17_D_E: dr_cell_4_45 port map (
debug_present_n_c => debug_present_n_c,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2);
A_11_D_E: dr_cell_4_46 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
pll_40MHz_switchover_locked => pll_40MHz_switchover_locked,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7);
A_7_D_E: dr_cell_4_47 port map (
enable_latchup_n_8 => enable_latchup_n_8,
enable_latchup_n_9 => enable_latchup_n_9,
enable_latchup_n_10 => enable_latchup_n_10,
enable_latchup_n_11 => enable_latchup_n_11,
enable_latchup_n_12 => enable_latchup_n_12,
enable_latchup_n_13 => enable_latchup_n_13,
enable_latchup_n_14 => enable_latchup_n_14,
enable_latchup_n_15 => enable_latchup_n_15,
enable_latchup_n_0 => enable_latchup_n_0,
enable_latchup_n_1 => enable_latchup_n_1,
enable_latchup_n_2 => enable_latchup_n_2,
enable_latchup_n_3 => enable_latchup_n_3,
enable_latchup_n_4 => enable_latchup_n_4,
enable_latchup_n_5 => enable_latchup_n_5,
enable_latchup_n_6 => enable_latchup_n_6,
enable_latchup_n_7 => enable_latchup_n_7,
latchup_hybride_c_8 => latchup_hybride_c_8,
latchup_hybride_c_9 => latchup_hybride_c_9,
latchup_hybride_c_10 => latchup_hybride_c_10,
latchup_hybride_c_11 => latchup_hybride_c_11,
latchup_hybride_c_12 => latchup_hybride_c_12,
latchup_hybride_c_13 => latchup_hybride_c_13,
latchup_hybride_c_14 => latchup_hybride_c_14,
latchup_hybride_c_15 => latchup_hybride_c_15,
latchup_hybride_c_0 => latchup_hybride_c_0,
latchup_hybride_c_1 => latchup_hybride_c_1,
latchup_hybride_c_2 => latchup_hybride_c_2,
latchup_hybride_c_3 => latchup_hybride_c_3,
latchup_hybride_c_4 => latchup_hybride_c_4,
latchup_hybride_c_5 => latchup_hybride_c_5,
latchup_hybride_c_6 => latchup_hybride_c_6,
latchup_hybride_c_7 => latchup_hybride_c_7,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
scan_out => SCAN_OUT_9,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c);
A_15_D_E: dr_cell_4_48 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
data_out => data_out,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_4);
A_12_D_E: dr_cell_4_49 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
ladder_fpga_activeclock => ladder_fpga_activeclock,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10);
A_8_D_E: dr_cell_4_50 port map (
temp_scan_0 => TEMP_SCAN(9),
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT_9,
shiftDR => shiftDR,
clock40mhz_xtal_bad => clock40mhz_xtal_bad,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c);
A_4_D_E: dr_cell_4_51 port map (
card_ser_num_c_0 => card_ser_num_c_4,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_12);
A_2_D_E: dr_cell_4_52 port map (
card_ser_num_c_0 => card_ser_num_c_2,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_14);
A_6_D_E: dr_cell_4_53 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_15,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8);
A_20_D_E: dr_cell_4_54 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_16,
shiftDR => shiftDR,
fpga_serdes_ou_connec_c => fpga_serdes_ou_connec_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT);
A_5_D_E: dr_cell_4_55 port map (
card_ser_num_c_0 => card_ser_num_c_5,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_15);
A_9_D_E: \dr_cell_a.9.d.e_0\ port map (
temp_scan_0 => TEMP_SCAN(9),
temp_scan_1 => TEMP_SCAN(10),
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
shiftDR => shiftDR,
clock40mhz_fpga_bad => clock40mhz_fpga_bad,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c);
A_19_D_E: dr_cell_4_56 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
sc_serdes_ou_connec_c => sc_serdes_ou_connec_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_16);
A_0_D_E: dr_cell_4_57 port map (
card_ser_num_c_0 => card_ser_num_c_0,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_17,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_18);
A_1_D_E: dr_cell_4_58 port map (
card_ser_num_c_0 => card_ser_num_c_1,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_18,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13);
A_10_D_E: \dr_cell_a.10.d.e_0\ port map (
temp_scan_0 => TEMP_SCAN(10),
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
shiftDR => shiftDR,
data_out => data_out_0,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6);
A_13_D_E: dr_cell_4_59 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
testin_echelle_c => testin_echelle_c,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0);
A_3_D_E: dr_cell_4_60 port map (
card_ser_num_c_0 => card_ser_num_c_3,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_32 is
port(
scan_out_28 :  in std_logic;
scan_out_21 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_32;

architecture beh of dr_x_bits_32 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal SCAN_OUT_6 : std_logic ;
signal SCAN_OUT_7 : std_logic ;
signal SCAN_OUT_8 : std_logic ;
signal SCAN_OUT_9 : std_logic ;
signal SCAN_OUT_10 : std_logic ;
signal SCAN_OUT_11 : std_logic ;
signal SCAN_OUT_12 : std_logic ;
signal SCAN_OUT_13 : std_logic ;
signal SCAN_OUT_14 : std_logic ;
signal SCAN_OUT_15 : std_logic ;
signal SCAN_OUT_16 : std_logic ;
signal SCAN_OUT_17 : std_logic ;
signal SCAN_OUT_18 : std_logic ;
signal SCAN_OUT_19 : std_logic ;
signal SCAN_OUT_20 : std_logic ;
signal SCAN_OUT_22 : std_logic ;
signal SCAN_OUT_23 : std_logic ;
signal SCAN_OUT_24 : std_logic ;
signal SCAN_OUT_25 : std_logic ;
signal SCAN_OUT_26 : std_logic ;
signal SCAN_OUT_27 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_4_10
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_11
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_12
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_13
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_14
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_15
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_16
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_17
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_18
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_19
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_20
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_21
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_22
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_24
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_25
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_26
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_27
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_28
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_29
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_30
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_31
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_32
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_33
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_35
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_36
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_37
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_38
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_39
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_40
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
begin
A_14_D_E: dr_cell_4_10 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0);
A_23_D_E: dr_cell_4_11 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2);
A_6_D_E: dr_cell_4_12 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_4);
A_1_D_E: dr_cell_4_13 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_6);
A_10_D_E: dr_cell_4_14 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_7,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_8);
A_7_D_E: dr_cell_4_15 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_9);
A_3_D_E: dr_cell_4_16 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_10,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_11);
A_12_D_E: dr_cell_4_17 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_12,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_13);
A_8_D_E: dr_cell_4_18 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_9,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_14);
A_4_D_E: dr_cell_4_19 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_11,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_15);
A_13_D_E: dr_cell_4_20 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_13,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT);
A_22_D_E: dr_cell_4_21 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_16,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1);
A_5_D_E: dr_cell_4_22 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_15,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3);
A_27_D_E: dr_cell_4_24 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_17,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_18);
A_19_D_E: dr_cell_4_25 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_19,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_20);
A_9_D_E: dr_cell_4_26 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_14,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_7);
A_0_D_E: dr_cell_4_27 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_21,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5);
A_20_D_E: dr_cell_4_28 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_20,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_22);
A_16_D_E: dr_cell_4_29 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_23,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_24);
A_25_D_E: dr_cell_4_30 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_25,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_26);
A_21_D_E: dr_cell_4_31 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_22,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_16);
A_17_D_E: dr_cell_4_32 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_24,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_27);
A_26_D_E: dr_cell_4_33 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_26,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_17);
A_18_D_E: dr_cell_4_35 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_27,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_19);
A_15_D_E: dr_cell_4_36 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_23);
A_24_D_E: dr_cell_4_37 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_25);
A_28_D_E: dr_cell_4_38 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_18,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => scan_out_28);
A_2_D_E: dr_cell_4_39 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_6,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_10);
A_11_D_E: dr_cell_4_40 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_8,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_12);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_x_bits_8 is
port(
ladder_addr_c_0 :  in std_logic;
ladder_addr_c_2 :  in std_logic;
ladder_addr_c_1 :  in std_logic;
scan_out_6 :  out std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic);
end dr_x_bits_8;

architecture beh of dr_x_bits_8 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_2 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal SCAN_OUT_4 : std_logic ;
signal SCAN_OUT_5 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component dr_cell_4_1
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic  );
end component;
component dr_cell_4_2
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_3
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_4
port(
ladder_addr_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_5
port(
ladder_addr_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_6
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_7
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
component dr_cell_4_8
port(
ladder_addr_c_0 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out_0 :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
scan_out :  in std_logic  );
end component;
begin
A_7_B_C: dr_cell_4_1 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out => SCAN_OUT,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c);
A_5_D_E: dr_cell_4_2 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_0,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_1);
A_4_D_E: dr_cell_4_3 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_2,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_0);
A_1_D_E: dr_cell_4_4 port map (
ladder_addr_c_0 => ladder_addr_c_1,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_3,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_4);
A_2_D_E: dr_cell_4_5 port map (
ladder_addr_c_0 => ladder_addr_c_2,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_4,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_5);
A_3_D_E: dr_cell_4_6 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_5,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_2);
A_6_D_E: dr_cell_4_7 port map (
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => SCAN_OUT_1,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT);
A_0_D_E: dr_cell_4_8 port map (
ladder_addr_c_0 => ladder_addr_c_0,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
scan_out_0 => scan_out_6,
shiftDR => shiftDR,
etat_present_ret_0 => etat_present_ret_0,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
scan_out => SCAN_OUT_3);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity dr_cell_4 is
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic);
end dr_cell_4;

architecture beh of dr_cell_4 is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal FF1 : std_logic ;
signal VCC : std_logic ;
signal N_725 : std_logic ;
signal N_76 : std_logic ;
signal N_7 : std_logic ;
signal GND : std_logic ;
signal SHIFTDR_I : std_logic ;
begin
FF1_Z13: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => FF1,
d => ladder_fpga_sc_tdi_c,
clk => ladder_fpga_sc_tck_c,
clrn => VCC,
ena => etat_present_ret_0,
sclr => SHIFTDR_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sload => GND);
SCAN_OUT_Z14: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => scan_out,
d => FF1,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
ena => etat_present_ret_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
VCC <= '1';
GND <= '0';
SHIFTDR_I <= not shiftDR;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity ir_5_bits is
port(
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
data_out_1_0 :  out std_logic;
reset_bar :  in std_logic;
data_out_1 :  out std_logic;
scan_out_2 :  out std_logic;
data_out_0 :  out std_logic;
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftIR :  in std_logic);
end ir_5_bits;

architecture beh of ir_5_bits is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SCAN_OUT : std_logic ;
signal SCAN_OUT_0 : std_logic ;
signal SCAN_OUT_1 : std_logic ;
signal SCAN_OUT_3 : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component ir_cell
port(
shiftIR :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out :  out std_logic  );
end component;
component ir_cell_1
port(
scan_out_0 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out :  out std_logic  );
end component;
component ir_cell_2
port(
scan_out_0 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
data_out :  out std_logic;
G_1857 :  in std_logic;
reset_bar :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out_1 :  out std_logic  );
end component;
component ir_cell_3
port(
scan_out_0 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out :  out std_logic  );
end component;
component ir_cell_4
port(
scan_out_0 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  out std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out :  out std_logic  );
end component;
begin
A_4_B_C: ir_cell port map (
shiftIR => shiftIR,
ladder_fpga_sc_tdi_c => ladder_fpga_sc_tdi_c,
scan_out => SCAN_OUT,
etat_present_ret => etat_present_ret,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1857 => G_1857,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
data_out => data_out);
A_1_D_E: ir_cell_1 port map (
scan_out_0 => SCAN_OUT_0,
shiftIR => shiftIR,
scan_out => SCAN_OUT_1,
etat_present_ret => etat_present_ret,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1857 => G_1857,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
data_out => data_out_0);
A_0_D_E: ir_cell_2 port map (
scan_out_0 => SCAN_OUT_1,
shiftIR => shiftIR,
scan_out => scan_out_2,
etat_present_ret => etat_present_ret,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
data_out => data_out_1,
G_1857 => G_1857,
reset_bar => reset_bar,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
data_out_1 => data_out_1_0);
A_3_D_E: ir_cell_3 port map (
scan_out_0 => SCAN_OUT,
shiftIR => shiftIR,
scan_out => SCAN_OUT_3,
etat_present_ret => etat_present_ret,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1857 => G_1857,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
data_out => data_out_2);
A_2_D_E: ir_cell_4 port map (
scan_out_0 => SCAN_OUT_3,
shiftIR => shiftIR,
scan_out => SCAN_OUT_0,
etat_present_ret => etat_present_ret,
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c,
G_1857 => G_1857,
ladder_fpga_sc_tck_c_i => ladder_fpga_sc_tck_c_i,
data_out => data_out_3);
GND <= '0';
VCC <= '1';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

entity tap_control is
port(
sc_trstb_hybride_c_0 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  out std_logic;
G_1857 :  out std_logic;
G_1864 :  out std_logic;
G_1876 :  out std_logic;
G_1907 :  out std_logic;
G_1873 :  out std_logic;
G_1870 :  out std_logic;
G_1867 :  out std_logic;
G_1861 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out_3 :  in std_logic;
data_out_1_0 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
etat_present_ret_0 :  out std_logic;
etat_present_ret :  out std_logic;
reset_bar :  out std_logic;
shiftDR :  out std_logic;
shiftIR :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic);
end tap_control;

architecture beh of tap_control is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal ETAT_PRESENT : std_logic_vector(15 downto 1);
signal ETAT_PRESENT_I : std_logic_vector(0 to 0);
signal ETAT_PRESENT_NS_10_1_0_A2_3_0_G0_0 : std_logic ;
signal ETAT_PRESENT_TR29_0_A2_0_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0 : std_logic ;
signal ETAT_PRESENT_NS_8_1_0_A2_2_A3_0_G0_X : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_1_G0_0 : std_logic ;
signal ETAT_PRESENT_TR21_0_A2_0_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_TR20_0_A2_0_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_6_1_0_A2_0_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_TR17_0_A2_1_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_1_G0_0 : std_logic ;
signal ETAT_PRESENT_NS_4_1_0_A2_5_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_1_G0_0 : std_logic ;
signal ETAT_PRESENT_TR9_0_A2_0_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_2_1_0_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_1_G0_0 : std_logic ;
signal ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0 : std_logic ;
signal SC_UPDATEDR_0X01_0_0_G0 : std_logic ;
signal SC_UPDATEDR_0X03 : std_logic ;
signal SC_UPDATEDR_0X03_0_0_G0 : std_logic ;
signal VCC : std_logic ;
signal SC_UPDATEDR_0X04 : std_logic ;
signal SC_UPDATEDR_0X04_0_0_G0 : std_logic ;
signal SC_UPDATEDR_0X08 : std_logic ;
signal SC_UPDATEDR_0X08_0_0_G0 : std_logic ;
signal LADDER_FPGA_SC_UPDATEDR_RALLUMAGE : std_logic ;
signal SC_UPDATEDR_0X09_0_0_G0 : std_logic ;
signal SC_UPDATEDR_0X0B : std_logic ;
signal SC_UPDATEDR_0X0B_0_0_G0 : std_logic ;
signal UPDATEIR : std_logic ;
signal ETAT_PRESENT_S15_0_A2_0_A2_0_A3_0_G0 : std_logic ;
signal ETAT_PRESENT_S4_0_A2_0_A2_4_A3_0_G0 : std_logic ;
signal CLOCKIR_0_0_A2_0 : std_logic ;
signal CLOCKDR_0_0_A2_0 : std_logic ;
signal SC_UPDATEDR_0X01_DERIVED_CLOCKGEN_RNO : std_logic ;
signal CLOCKIR_0_0_A2 : std_logic ;
signal CLOCKDR_0_0_A2 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_A2_5 : std_logic ;
signal ETAT_PRESENT_TR20_0_A2_0_A2_0 : std_logic ;
signal SC_UPDATEDR_0X04_0_0_G2_2 : std_logic ;
signal SC_UPDATEDR_0X08_0_0_G2_0 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_0_O2 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_A2_4 : std_logic ;
signal SC_UPDATEDR_0X01_0_SQMUXA_I_A2_0 : std_logic ;
signal SC_UPDATEDR_0X02_0_SQMUXA_I_A2_1 : std_logic ;
signal SC_UPDATEDR_0X01_0_SQMUXA_I_A2_1 : std_logic ;
signal SC_UPDATEDR_BYPASS_0_SQMUXA_I_A2_0 : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_A2_8 : std_logic ;
signal SC_UPDATEDR_0X04_0_0_G2_3 : std_logic ;
signal ETAT_PRESENT_S4_0_A2_0_A2_4_A3_0_G0_1 : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_A2_5 : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_A2_6 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_G0_0_A3_0_0 : std_logic ;
signal ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0_A3_0_2 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_A2_5 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_A2_8 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_0_A2 : std_logic ;
signal ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3_0_1 : std_logic ;
signal ETAT_PRESENT_NS_8_1_0_A2_2_A3_0_G0_2 : std_logic ;
signal ETAT_PRESENT_TR20_0_A2_0_A2_1 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_0_A2 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_A2_4 : std_logic ;
signal SC_UPDATEDR_0X09 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_A2_3 : std_logic ;
signal ETAT_PRESENT_NS_1_1_0_1_G0_0_A3 : std_logic ;
signal ETAT_PRESENT_TR17_0_A2_1_A3_0_G0_1_X : std_logic ;
signal ETAT_PRESENT_TR21_0_A2_0_A3_0_G0_1_X : std_logic ;
signal ETAT_PRESENT_TR20_0_A2_0_A3_0_G0_1_X : std_logic ;
signal ETAT_PRESENT_TR9_0_A2_0_A3_0_G0_1_X : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_1_G0_0_A3_0_2 : std_logic ;
signal ETAT_PRESENT_NS_10_1_0_A2_3_0_G0_0_A3 : std_logic ;
signal ETAT_PRESENT_NS_5_1_0_1_G0_0_A3_0 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_1_G0_0_A3 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_1_G0_0_A3_1_X : std_logic ;
signal ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3 : std_logic ;
signal ETAT_PRESENT_NS_3_1_0_1_G2_0_X : std_logic ;
signal ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0_A3_0_3_X : std_logic ;
signal ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3_1_X : std_logic ;
signal ETAT_PRESENT_NS_7_1_0_1_G0_0_A3_X : std_logic ;
signal N_5_0 : std_logic ;
signal N_4_0 : std_logic ;
signal N_5 : std_logic ;
signal N_4 : std_logic ;
signal N_3018 : std_logic ;
signal N_3017 : std_logic ;
signal N_3016 : std_logic ;
signal N_3015 : std_logic ;
signal N_3014 : std_logic ;
signal N_3013 : std_logic ;
signal N_3012 : std_logic ;
signal N_3011 : std_logic ;
signal N_3010 : std_logic ;
signal N_3009 : std_logic ;
signal N_3008 : std_logic ;
signal N_3007 : std_logic ;
signal N_3006 : std_logic ;
signal N_3005 : std_logic ;
signal N_3004 : std_logic ;
signal N_3003 : std_logic ;
signal N_3002 : std_logic ;
signal N_3001 : std_logic ;
signal N_3000 : std_logic ;
signal N_2999 : std_logic ;
signal N_2998 : std_logic ;
signal N_2997 : std_logic ;
signal N_2996 : std_logic ;
signal N_2995 : std_logic ;
signal N_2994 : std_logic ;
signal N_2993 : std_logic ;
signal N_2992 : std_logic ;
signal N_184 : std_logic ;
signal N_183 : std_logic ;
signal N_182 : std_logic ;
signal N_181 : std_logic ;
signal N_180 : std_logic ;
signal N_179 : std_logic ;
signal N_178 : std_logic ;
signal N_177 : std_logic ;
signal N_176 : std_logic ;
signal N_175 : std_logic ;
signal N_174 : std_logic ;
signal N_173 : std_logic ;
signal N_172 : std_logic ;
signal N_171 : std_logic ;
signal N_170 : std_logic ;
signal N_169 : std_logic ;
signal GND : std_logic ;
signal LADDER_FPGA_SC_UPDATEDR_CONFIGGENZ : std_logic ;
begin
\ETAT_PRESENT_15_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(15),
d => ETAT_PRESENT_NS_10_1_0_A2_3_0_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_14_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(14),
d => ETAT_PRESENT_TR29_0_A2_0_A3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(13),
d => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(12),
d => ETAT_PRESENT_NS_8_1_0_A2_2_A3_0_G0_X,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(11),
d => ETAT_PRESENT_NS_7_1_0_1_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(10),
d => ETAT_PRESENT_TR21_0_A2_0_A3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(9),
d => ETAT_PRESENT_TR20_0_A2_0_A3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(8),
d => ETAT_PRESENT_NS_6_1_0_A2_0_A3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(7),
d => ETAT_PRESENT_TR17_0_A2_1_A3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(6),
d => ETAT_PRESENT_NS_5_1_0_1_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(5),
d => ETAT_PRESENT_NS_4_1_0_A2_5_A3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(4),
d => ETAT_PRESENT_NS_3_1_0_1_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(3),
d => ETAT_PRESENT_TR9_0_A2_0_A3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(2),
d => ETAT_PRESENT_NS_2_1_0_A3_0_G0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT(1),
d => ETAT_PRESENT_NS_1_1_0_1_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ETAT_PRESENT_I_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ETAT_PRESENT_I(0),
d => ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X01: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_SC_UPDATEDR_CONFIGGENZ,
d => SC_UPDATEDR_0X01_0_0_G0,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X03_Z186: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SC_UPDATEDR_0X03,
d => SC_UPDATEDR_0X03_0_0_G0,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X04_Z187: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SC_UPDATEDR_0X04,
d => SC_UPDATEDR_0X04_0_0_G0,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X08_Z188: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SC_UPDATEDR_0X08,
d => SC_UPDATEDR_0X08_0_0_G0,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X09_Z189: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_SC_UPDATEDR_RALLUMAGE,
d => SC_UPDATEDR_0X09_0_0_G0,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X0B_Z190: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SC_UPDATEDR_0X0B,
d => SC_UPDATEDR_0X0B_0_0_G0,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
UPDATEIR_Z191: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => UPDATEIR,
d => ETAT_PRESENT_S15_0_A2_0_A2_0_A3_0_G0,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SHIFTIR_Z192: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => shiftIR,
d => ETAT_PRESENT(11),
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SHIFTDR_Z193: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => shiftDR,
d => ETAT_PRESENT_S4_0_A2_0_A2_4_A3_0_G0,
clk => ladder_fpga_sc_tck_c_i,
clrn => VCC,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
RESET_BAR_Z194: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => reset_bar,
d => ETAT_PRESENT_I(0),
clk => ladder_fpga_sc_tck_c_i,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
ETAT_PRESENT_RET_Z195: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => etat_present_ret,
d => CLOCKIR_0_0_A2_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
ETAT_PRESENT_RET_0_Z196: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => etat_present_ret_0,
d => CLOCKDR_0_0_A2_0,
clk => ladder_fpga_sc_tck_c,
clrn => sc_trstb_hybride_c_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SC_UPDATEDR_0X01_DERIVED_CLOCKGEN_RNO <= not ladder_fpga_sc_tck_c;
CLOCKIR_0_0_A2_Z198: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => CLOCKIR_0_0_A2,
dataa => ETAT_PRESENT(11),
datab => ETAT_PRESENT(10));
CLOCKDR_0_0_A2_Z199: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => CLOCKDR_0_0_A2,
dataa => ETAT_PRESENT(3),
datab => ETAT_PRESENT(4));
ETAT_PRESENT_NS_5_1_0_A2_5_Z200: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => ETAT_PRESENT_NS_5_1_0_A2_5,
dataa => ETAT_PRESENT(13),
datab => ETAT_PRESENT_I(0));
ETAT_PRESENT_TR20_0_A2_0_A2_0_Z201: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => ETAT_PRESENT_TR20_0_A2_0_A2_0,
dataa => ETAT_PRESENT(7),
datab => ETAT_PRESENT(5));
SC_UPDATEDR_0X04_0_0_G2_2_Z202: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => SC_UPDATEDR_0X04_0_0_G2_2,
dataa => data_out,
datab => data_out_0);
SC_UPDATEDR_0X08_0_0_G2_0_Z203: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => SC_UPDATEDR_0X08_0_0_G2_0,
dataa => data_out_1,
datab => data_out_2);
ETAT_PRESENT_NS_1_1_0_0_O2_Z204: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001011000010110")
port map (
combout => ETAT_PRESENT_NS_1_1_0_0_O2,
dataa => ETAT_PRESENT(15),
datab => ETAT_PRESENT(1),
datac => ETAT_PRESENT(8));
ETAT_PRESENT_NS_3_1_0_A2_4_Z205: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000001")
port map (
combout => ETAT_PRESENT_NS_3_1_0_A2_4,
dataa => ETAT_PRESENT(15),
datab => ETAT_PRESENT(1),
datac => ETAT_PRESENT(8));
SC_UPDATEDR_0X01_0_SQMUXA_I_A2_0_Z206: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000010")
port map (
combout => SC_UPDATEDR_0X01_0_SQMUXA_I_A2_0,
dataa => data_out_1_0,
datab => data_out_0,
datac => data_out_3,
datad => data_out);
SC_UPDATEDR_0X02_0_SQMUXA_I_A2_1_Z207: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000100000")
port map (
combout => SC_UPDATEDR_0X02_0_SQMUXA_I_A2_1,
dataa => data_out_1_0,
datab => data_out_0,
datac => data_out_3,
datad => data_out);
SC_UPDATEDR_0X01_0_SQMUXA_I_A2_1_Z208: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110100001101")
port map (
combout => SC_UPDATEDR_0X01_0_SQMUXA_I_A2_1,
dataa => data_out_1_0,
datab => data_out_2,
datac => data_out_1);
SC_UPDATEDR_BYPASS_0_SQMUXA_I_A2_0_Z209: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101000011010000")
port map (
combout => SC_UPDATEDR_BYPASS_0_SQMUXA_I_A2_0,
dataa => data_out_1_0,
datab => data_out_2,
datac => data_out_1);
ETAT_PRESENT_NS_7_1_0_A2_8_Z210: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => ETAT_PRESENT_NS_7_1_0_A2_8,
dataa => ETAT_PRESENT(5),
datab => ETAT_PRESENT(7),
datac => ETAT_PRESENT(2),
datad => ETAT_PRESENT(9));
SC_UPDATEDR_0X04_0_0_G2_3_Z211: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000010")
port map (
combout => SC_UPDATEDR_0X04_0_0_G2_3,
dataa => data_out_1_0,
datab => data_out_3,
datac => data_out_2,
datad => data_out_1);
SHIFTDR_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => ETAT_PRESENT_S4_0_A2_0_A2_4_A3_0_G0_1,
dataa => ETAT_PRESENT(3),
datab => ETAT_PRESENT(8),
datac => ETAT_PRESENT(15),
datad => ETAT_PRESENT(1));
ETAT_PRESENT_NS_7_1_0_A2_5_Z213: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_A2_5,
dataa => ETAT_PRESENT(15),
datab => ETAT_PRESENT(1),
datac => ETAT_PRESENT(8),
datad => CLOCKDR_0_0_A2);
ETAT_PRESENT_NS_7_1_0_A2_6_Z214: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_A2_6,
dataa => ETAT_PRESENT(6),
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT_NS_5_1_0_A2_5,
datad => ETAT_PRESENT_NS_7_1_0_A2_8);
\ETAT_PRESENT_RNO_2_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100010100")
port map (
combout => ETAT_PRESENT_NS_1_1_0_G0_0_A3_0_0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(15),
datac => ETAT_PRESENT(1),
datad => ETAT_PRESENT(8));
\ETAT_PRESENT_I_RNO_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0_A3_0_2,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(2),
datac => ETAT_PRESENT(9),
datad => ETAT_PRESENT_TR20_0_A2_0_A2_0);
ETAT_PRESENT_NS_3_1_0_A2_5_Z217: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000000")
port map (
combout => ETAT_PRESENT_NS_3_1_0_A2_5,
dataa => ETAT_PRESENT(10),
datab => ETAT_PRESENT(11),
datac => ETAT_PRESENT(12),
datad => ETAT_PRESENT_NS_7_1_0_A2_6);
ETAT_PRESENT_NS_1_1_0_A2_8_Z218: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_1_1_0_A2_8,
dataa => ETAT_PRESENT(12),
datab => CLOCKDR_0_0_A2,
datac => CLOCKIR_0_0_A2,
datad => ETAT_PRESENT_NS_3_1_0_A2_4);
SHIFTDR_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_S4_0_A2_0_A2_4_A3_0_G0,
dataa => ETAT_PRESENT(12),
datab => CLOCKIR_0_0_A2,
datac => ETAT_PRESENT_S4_0_A2_0_A2_4_A3_0_G0_1,
datad => ETAT_PRESENT_NS_7_1_0_A2_6);
ETAT_PRESENT_NS_3_1_0_0_A2_Z220: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_3_1_0_0_A2,
dataa => ETAT_PRESENT(12),
datab => CLOCKIR_0_0_A2,
datac => ETAT_PRESENT_NS_3_1_0_A2_4,
datad => ETAT_PRESENT_NS_7_1_0_A2_6);
ETAT_PRESENT_NS_3_1_0_A2_4_RNIRUAS: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3_0_1,
dataa => CLOCKDR_0_0_A2,
datab => CLOCKIR_0_0_A2,
datac => ETAT_PRESENT_NS_3_1_0_A2_4,
datad => ETAT_PRESENT_NS_7_1_0_A2_6);
ETAT_PRESENT_NS_7_1_0_A2_5_RNIA6ED: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000000000000")
port map (
combout => ETAT_PRESENT_NS_8_1_0_A2_2_A3_0_G0_2,
dataa => ETAT_PRESENT(10),
datab => ETAT_PRESENT(11),
datac => ETAT_PRESENT_NS_7_1_0_A2_5,
datad => ETAT_PRESENT_NS_7_1_0_A2_6);
ETAT_PRESENT_TR20_0_A2_0_A2_1_Z223: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_TR20_0_A2_0_A2_1,
dataa => ETAT_PRESENT(6),
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT_NS_5_1_0_A2_5,
datad => ETAT_PRESENT_NS_1_1_0_A2_8);
SC_UPDATEDR_BYPASS_0_SQMUXA_I_A2_0_RNIGPSV: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100010001000")
port map (
combout => SC_UPDATEDR_0X0B_0_0_G0,
dataa => SC_UPDATEDR_0X0B,
datab => ETAT_PRESENT(8),
datac => SC_UPDATEDR_BYPASS_0_SQMUXA_I_A2_0,
datad => SC_UPDATEDR_0X02_0_SQMUXA_I_A2_1);
SC_UPDATEDR_BYPASS_0_SQMUXA_I_A2_0_RNI5OSV: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100010001000")
port map (
combout => SC_UPDATEDR_0X09_0_0_G0,
dataa => LADDER_FPGA_SC_UPDATEDR_RALLUMAGE,
datab => ETAT_PRESENT(8),
datac => SC_UPDATEDR_BYPASS_0_SQMUXA_I_A2_0,
datad => SC_UPDATEDR_0X01_0_SQMUXA_I_A2_0);
SC_UPDATEDR_0X04_RNIVTQV1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100010001000")
port map (
combout => SC_UPDATEDR_0X04_0_0_G0,
dataa => SC_UPDATEDR_0X04,
datab => ETAT_PRESENT(8),
datac => SC_UPDATEDR_0X04_0_0_G2_2,
datad => SC_UPDATEDR_0X04_0_0_G2_3);
SC_UPDATEDR_0X01_0_SQMUXA_I_A2_1_RNIHLP01: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100010001000")
port map (
combout => SC_UPDATEDR_0X01_0_0_G0,
dataa => LADDER_FPGA_SC_UPDATEDR_CONFIGGENZ,
datab => ETAT_PRESENT(8),
datac => SC_UPDATEDR_0X01_0_SQMUXA_I_A2_1,
datad => SC_UPDATEDR_0X01_0_SQMUXA_I_A2_0);
SC_UPDATEDR_0X01_0_SQMUXA_I_A2_1_RNILLP01: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100010001000")
port map (
combout => SC_UPDATEDR_0X03_0_0_G0,
dataa => SC_UPDATEDR_0X03,
datab => ETAT_PRESENT(8),
datac => SC_UPDATEDR_0X01_0_SQMUXA_I_A2_1,
datad => SC_UPDATEDR_0X02_0_SQMUXA_I_A2_1);
SC_UPDATEDR_0X08_RNIOERH1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100010001000")
port map (
combout => SC_UPDATEDR_0X08_0_0_G0,
dataa => SC_UPDATEDR_0X08,
datab => ETAT_PRESENT(8),
datac => SC_UPDATEDR_0X08_0_0_G2_0,
datad => SC_UPDATEDR_0X01_0_SQMUXA_I_A2_0);
ETAT_PRESENT_NS_5_1_0_0_A2_Z230: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000000000")
port map (
combout => ETAT_PRESENT_NS_5_1_0_0_A2,
dataa => ETAT_PRESENT_I(0),
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT_NS_7_1_0_A2_8,
datad => ETAT_PRESENT_NS_1_1_0_A2_8);
ETAT_PRESENT_NS_1_1_0_A2_4_Z231: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_1_1_0_A2_4,
dataa => ETAT_PRESENT(6),
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT_NS_7_1_0_A2_8,
datad => ETAT_PRESENT_NS_1_1_0_A2_8);
SC_UPDATEDR_0X01_RNID39B1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_1861,
dataa => LADDER_FPGA_SC_UPDATEDR_CONFIGGENZ,
datab => SC_UPDATEDR_0X01_0_0_G0);
SC_UPDATEDR_0X04_RNIUBAA2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_1867,
dataa => SC_UPDATEDR_0X04,
datab => SC_UPDATEDR_0X04_0_0_G0);
SC_UPDATEDR_0X09_DERIVED_CLOCK_RNIU6D61_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_1870,
dataa => SC_UPDATEDR_0X09,
datab => SC_UPDATEDR_0X09_0_0_G0);
SC_UPDATEDR_0X0B_RNIT8CA1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_1873,
dataa => SC_UPDATEDR_0X0B,
datab => SC_UPDATEDR_0X0B_0_0_G0);
SC_UPDATEDR_0X09_DERIVED_CLOCK_RNIU6D61: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => G_1907,
dataa => SC_UPDATEDR_0X09,
datab => SC_UPDATEDR_0X09_0_0_G0);
SC_UPDATEDR_0X08_RNIRSAS1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_1876,
dataa => SC_UPDATEDR_0X08,
datab => SC_UPDATEDR_0X08_0_0_G0);
SC_UPDATEDR_0X03_RNIJ39B1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_1864,
dataa => SC_UPDATEDR_0X03,
datab => SC_UPDATEDR_0X03_0_0_G0);
ETAT_PRESENT_NS_5_1_0_A2_3_Z239: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000010000")
port map (
combout => ETAT_PRESENT_NS_5_1_0_A2_3,
dataa => ETAT_PRESENT(2),
datab => ETAT_PRESENT(9),
datac => ETAT_PRESENT_TR20_0_A2_0_A2_1);
ETAT_PRESENT_NS_3_1_0_A2_5_RNII2NP: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_S15_0_A2_0_A2_0_A3_0_G0,
dataa => ETAT_PRESENT(1),
datab => ETAT_PRESENT(8),
datac => CLOCKDR_0_0_A2,
datad => ETAT_PRESENT_NS_3_1_0_A2_5);
\ETAT_PRESENT_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_NS_2_1_0_A3_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => CLOCKDR_0_0_A2,
datac => ETAT_PRESENT_NS_1_1_0_0_O2,
datad => ETAT_PRESENT_NS_3_1_0_A2_5);
\ETAT_PRESENT_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010100000000000")
port map (
combout => ETAT_PRESENT_NS_4_1_0_A2_5_A3_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(4),
datac => ETAT_PRESENT(3),
datad => ETAT_PRESENT_NS_3_1_0_0_A2);
\ETAT_PRESENT_RNO_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_1_1_0_1_G0_0_A3,
dataa => ETAT_PRESENT(4),
datab => ETAT_PRESENT(3),
datac => ETAT_PRESENT_NS_1_1_0_G0_0_A3_0_0,
datad => ETAT_PRESENT_NS_3_1_0_A2_5);
\ETAT_PRESENT_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_TR17_0_A2_1_A3_0_G0,
dataa => ETAT_PRESENT_TR17_0_A2_1_A3_0_G0_1_X,
datab => ETAT_PRESENT_NS_5_1_0_A2_5,
datac => ETAT_PRESENT_NS_7_1_0_A2_8,
datad => ETAT_PRESENT_NS_1_1_0_A2_8);
\ETAT_PRESENT_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_TR21_0_A2_0_A3_0_G0,
dataa => ETAT_PRESENT(5),
datab => ETAT_PRESENT(7),
datac => ETAT_PRESENT_TR21_0_A2_0_A3_0_G0_1_X,
datad => ETAT_PRESENT_TR20_0_A2_0_A2_1);
\ETAT_PRESENT_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_TR20_0_A2_0_A3_0_G0,
dataa => ETAT_PRESENT(5),
datab => ETAT_PRESENT(7),
datac => ETAT_PRESENT_TR20_0_A2_0_A3_0_G0_1_X,
datad => ETAT_PRESENT_TR20_0_A2_0_A2_1);
ETAT_PRESENT_TR20_0_A2_0_A2_1_RNI7GM51: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_TR9_0_A2_0_A3_0_G0,
dataa => ETAT_PRESENT(5),
datab => ETAT_PRESENT(7),
datac => ETAT_PRESENT_TR9_0_A2_0_A3_0_G0_1_X,
datad => ETAT_PRESENT_TR20_0_A2_0_A2_1);
UPDATEIR_RNIOMA41: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => G_1857,
dataa => UPDATEIR,
datab => ETAT_PRESENT_S15_0_A2_0_A2_0_A3_0_G0);
ETAT_PRESENT_NS_5_1_0_A2_5_RNIA6U9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_1_G0_0_A3_0_2,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_5_1_0_A2_5,
datac => ETAT_PRESENT_NS_7_1_0_A2_8,
datad => ETAT_PRESENT_NS_1_1_0_A2_8);
\ETAT_PRESENT_RNO_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => ETAT_PRESENT_TR29_0_A2_0_A3_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT_I(0),
datad => ETAT_PRESENT_NS_1_1_0_A2_4);
\ETAT_PRESENT_RNO_0_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => ETAT_PRESENT_NS_10_1_0_A2_3_0_G0_0_A3,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT(6),
datad => ETAT_PRESENT_NS_5_1_0_0_A2);
\ETAT_PRESENT_RNO_0_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_5_1_0_1_G0_0_A3_0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(7),
datac => ETAT_PRESENT(5),
datad => ETAT_PRESENT_NS_5_1_0_A2_3);
CLOCKDR_0_0_A2_0_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ETAT_PRESENT_NS_3_1_0_1_G0_0_A3,
dataa => ETAT_PRESENT(2),
datab => ETAT_PRESENT(9),
datac => ETAT_PRESENT_NS_3_1_0_1_G0_0_A3_1_X,
datad => ETAT_PRESENT_TR20_0_A2_0_A2_1);
\ETAT_PRESENT_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010100000000000")
port map (
combout => ETAT_PRESENT_NS_6_1_0_A2_0_A3_0_G0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(5),
datac => ETAT_PRESENT(7),
datad => ETAT_PRESENT_NS_5_1_0_A2_3);
\ETAT_PRESENT_RNO_0_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT_I(0),
datad => ETAT_PRESENT_NS_1_1_0_A2_4);
\ETAT_PRESENT_RNO_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110000000")
port map (
combout => ETAT_PRESENT_NS_10_1_0_A2_3_0_G0_0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(12),
datac => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3_0_1,
datad => ETAT_PRESENT_NS_10_1_0_A2_3_0_G0_0_A3);
\ETAT_PRESENT_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110110010100000")
port map (
combout => ETAT_PRESENT_NS_3_1_0_1_G0_0,
dataa => ETAT_PRESENT_NS_3_1_0_1_G2_0_X,
datab => ETAT_PRESENT_NS_3_1_0_1_G0_0_A3_1_X,
datac => ETAT_PRESENT_NS_3_1_0_0_A2,
datad => ETAT_PRESENT_NS_5_1_0_A2_3);
\ETAT_PRESENT_I_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001001101011111")
port map (
combout => ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0,
dataa => ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0_A3_0_3_X,
datab => ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0_A3_0_2,
datac => ETAT_PRESENT_NS_1_1_0_A2_4,
datad => ETAT_PRESENT_TR20_0_A2_0_A2_1);
\ETAT_PRESENT_RNO_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111101000000")
port map (
combout => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(12),
datac => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3_0_1,
datad => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3);
\ETAT_PRESENT_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000111110000")
port map (
combout => ETAT_PRESENT_NS_1_1_0_1_G0_0,
dataa => ETAT_PRESENT(13),
datab => ETAT_PRESENT_I(0),
datac => ETAT_PRESENT_NS_1_1_0_1_G0_0_A3,
datad => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3_1_X);
\ETAT_PRESENT_RNILFE51_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_1_G0_0,
dataa => ETAT_PRESENT(14),
datab => ETAT_PRESENT(6),
datac => ETAT_PRESENT_NS_7_1_0_1_G0_0_A3_0_2,
datad => ETAT_PRESENT_NS_7_1_0_1_G0_0_A3_X);
\ETAT_PRESENT_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => ETAT_PRESENT_NS_5_1_0_1_G0_0,
dataa => ETAT_PRESENT(6),
datab => ETAT_PRESENT(14),
datac => ETAT_PRESENT_NS_7_1_0_1_G0_0_A3_0_2,
datad => ETAT_PRESENT_NS_5_1_0_1_G0_0_A3_0);
CLOCKDR_0_0_A2_0_Z263: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => CLOCKDR_0_0_A2_0,
dataa => ETAT_PRESENT_NS_3_1_0_1_G2_0_X,
datab => ETAT_PRESENT_NS_3_1_0_0_A2,
datac => ETAT_PRESENT_NS_3_1_0_1_G0_0_A3,
datad => ETAT_PRESENT_TR9_0_A2_0_A3_0_G0);
CLOCKIR_0_0_A2_0_Z264: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110000000")
port map (
combout => CLOCKIR_0_0_A2_0,
dataa => ETAT_PRESENT_TR21_0_A2_0_A3_0_G0_1_X,
datab => ETAT_PRESENT_TR20_0_A2_0_A2_0,
datac => ETAT_PRESENT_TR20_0_A2_0_A2_1,
datad => ETAT_PRESENT_NS_7_1_0_1_G0_0);
\ETAT_PRESENT_RNO_1_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => ETAT_PRESENT_NS_9_1_0_A2_3_0_G0_0_A3_1_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT_NS_1_1_0_A2_4);
\ETAT_PRESENT_RNO_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => ETAT_PRESENT_NS_8_1_0_A2_2_A3_0_G0_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(12),
datac => ETAT_PRESENT_NS_8_1_0_A2_2_A3_0_G0_2);
\ETAT_PRESENT_RNIGRCI_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000010000")
port map (
combout => ETAT_PRESENT_NS_7_1_0_1_G0_0_A3_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(12),
datac => ETAT_PRESENT_NS_8_1_0_A2_2_A3_0_G0_2);
\ETAT_PRESENT_RNIVFJE_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000010000")
port map (
combout => ETAT_PRESENT_NS_3_1_0_1_G0_0_A3_1_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(5),
datac => ETAT_PRESENT(7));
\ETAT_PRESENT_I_RNO_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000010")
port map (
combout => ETAT_PRESENT_NS_0_1_0_A2_6_0_G0_0_A3_0_3_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(13),
datac => ETAT_PRESENT_I(0));
\ETAT_PRESENT_RNIUFJE_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010000000100")
port map (
combout => ETAT_PRESENT_TR21_0_A2_0_A3_0_G0_1_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(9),
datac => ETAT_PRESENT(2));
\ETAT_PRESENT_RNIUFJE_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010000000100")
port map (
combout => ETAT_PRESENT_TR9_0_A2_0_A3_0_G0_1_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(2),
datac => ETAT_PRESENT(9));
\ETAT_PRESENT_RNIQFJE_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010000010100")
port map (
combout => ETAT_PRESENT_NS_3_1_0_1_G2_0_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(4),
datac => ETAT_PRESENT(3));
\ETAT_PRESENT_RNO_0_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => ETAT_PRESENT_TR20_0_A2_0_A3_0_G0_1_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(9),
datac => ETAT_PRESENT(2));
\ETAT_PRESENT_RNO_0_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000001000")
port map (
combout => ETAT_PRESENT_TR17_0_A2_1_A3_0_G0_1_X,
dataa => ladder_fpga_sc_tms_c,
datab => ETAT_PRESENT(6),
datac => ETAT_PRESENT(14));
ladder_fpga_sc_updateDR_configgen <= SC_UPDATEDR_0X01_DERIVED_CLOCKGEN_RNO;
SC_UPDATEDR_0X09 <= LADDER_FPGA_SC_UPDATEDR_RALLUMAGE;
VCC <= '1';
GND <= '0';
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity mega_func_pll_40MHz_switchover_cycloneIII is
port(
clock40mhz_xtal :  in std_logic;
clock40mhz_fpga :  in std_logic;
pll_40MHz_switchover_locked :  out std_logic;
data_out :  in std_logic;
reset_n_in_RNIGR9 :  in std_logic;
ladder_fpga_activeclock :  out std_logic;
clock40mhz_fpga_bad :  out std_logic;
clock40mhz_xtal_bad :  out std_logic;
ladder_fpga_clock40MHz_i :  out std_logic;
clock80mhz_adc_i :  out std_logic;
ladder_fpga_clock1MHz :  out std_logic;
ladder_fpga_clock1MHz_i :  out std_logic;
ladder_fpga_clock4MHz :  out std_logic;
ladder_fpga_clock4MHz_i :  out std_logic;
ladder_fpga_clock40MHz :  out std_logic;
c0_derived_clock_RNI2IJE_0 :  out std_logic;
clock80mhz_adc :  out std_logic;
c1_derived_clock_RNIDAU2_0 :  out std_logic);
end mega_func_pll_40MHz_switchover_cycloneIII;

architecture beh of mega_func_pll_40MHz_switchover_cycloneIII is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal SUB_WIRE1 : std_logic_vector(4 to 4);
signal C1_3 : std_logic ;
signal C0_2 : std_logic ;
signal CLKBAD1_I : std_logic ;
signal CLKBAD0_I : std_logic ;
signal C3_0 : std_logic ;
signal C3_I : std_logic ;
signal C2_1 : std_logic ;
signal C2_I : std_logic ;
signal C1_I : std_logic ;
signal C0_I : std_logic ;
signal GND : std_logic ;
signal VCC : std_logic ;
component altpll_work_ladder_fpga_ladder_fpga_arch_1
port(
activeclock :  out std_logic;
areset :  in std_logic;
clk : out std_logic_vector(4 downto 0);
clkswitch :  in std_logic;
locked :  out std_logic;
clkbad : out std_logic_vector(1 downto 0);
inclk : in std_logic_vector(1 downto 0)  );
end component;
begin
c1_derived_clock_RNIDAU2_0 <= not C1_3;
c0_derived_clock_RNI2IJE_0 <= not C0_2;
ladder_fpga_clock4MHz_i <= not C2_1;
ladder_fpga_clock1MHz_i <= not C3_0;
clock80mhz_adc_i <= not C1_3;
ladder_fpga_clock40MHz_i <= not C0_2;
clock40mhz_xtal_bad <= CLKBAD1_I;
clock40mhz_fpga_bad <= CLKBAD0_I;
C3_0 <= C3_I;
C2_1 <= C2_I;
C1_3 <= C1_I;
C0_2 <= C0_I;

ALTPLL_COMPONENT: ALTPLL 
generic map(
  bandwidth_type => "AUTO",
  clk0_divide_by => 1,
  clk0_duty_cycle => 50,
  clk0_multiply_by => 1,
  clk0_phase_shift => "0",
  clk1_divide_by => 1,
  clk1_duty_cycle => 50,
  clk1_multiply_by => 2,
  clk1_phase_shift => "0",
  clk2_divide_by => 10,
  clk2_duty_cycle => 50,
  clk2_multiply_by => 1,
  clk2_phase_shift => "0",
  clk3_divide_by => 40,
  clk3_duty_cycle => 50,
  clk3_multiply_by => 1,
  clk3_phase_shift => "0",
  compensate_clock => "CLK0",
  inclk0_input_frequency => 25000,
  inclk1_input_frequency => 25000,
  intended_device_family => "Cyclone III",
  lpm_hint => "CBX_MODULE_PREFIX=mega_func_pll_40MHz_switchover_cycloneIII",
  lpm_type => "altpll",
  operation_mode => "NORMAL",
  pll_type => "AUTO",
  port_activeclock => "PORT_USED",
  port_areset => "PORT_USED",
  port_clkbad0 => "PORT_USED",
  port_clkbad1 => "PORT_USED",
  port_clkloss => "PORT_UNUSED",
  port_clkswitch => "PORT_USED",
  port_configupdate => "PORT_UNUSED",
  port_fbin => "PORT_UNUSED",
  port_inclk0 => "PORT_USED",
  port_inclk1 => "PORT_USED",
  port_locked => "PORT_USED",
  port_pfdena => "PORT_UNUSED",
  port_phasecounterselect => "PORT_UNUSED",
  port_phasedone => "PORT_UNUSED",
  port_phasestep => "PORT_UNUSED",
  port_phaseupdown => "PORT_UNUSED",
  port_pllena => "PORT_UNUSED",
  port_scanaclr => "PORT_UNUSED",
  port_scanclk => "PORT_UNUSED",
  port_scanclkena => "PORT_UNUSED",
  port_scandata => "PORT_UNUSED",
  port_scandataout => "PORT_UNUSED",
  port_scandone => "PORT_UNUSED",
  port_scanread => "PORT_UNUSED",
  port_scanwrite => "PORT_UNUSED",
  port_clk0 => "PORT_USED",
  port_clk1 => "PORT_USED",
  port_clk2 => "PORT_USED",
  port_clk3 => "PORT_USED",
  port_clk4 => "PORT_UNUSED",
  port_clk5 => "PORT_UNUSED",
  port_clkena0 => "PORT_UNUSED",
  port_clkena1 => "PORT_UNUSED",
  port_clkena2 => "PORT_UNUSED",
  port_clkena3 => "PORT_UNUSED",
  port_clkena4 => "PORT_UNUSED",
  port_clkena5 => "PORT_UNUSED",
  port_extclk0 => "PORT_UNUSED",
  port_extclk1 => "PORT_UNUSED",
  port_extclk2 => "PORT_UNUSED",
  port_extclk3 => "PORT_UNUSED",
  primary_clock => "inclk0",
  self_reset_on_loss_lock => "OFF",
  switch_over_type => "AUTO",
  width_clock => 5
)
port map (
activeclock => ladder_fpga_activeclock,
areset => reset_n_in_RNIGR9,
clk(0) => C0_I,
clk(1) => C1_I,
clk(2) => C2_I,
clk(3) => C3_I,
clk(4) => SUB_WIRE1(4),
clkswitch => data_out,
locked => pll_40MHz_switchover_locked,
clkbad(0) => CLKBAD0_I,
clkbad(1) => CLKBAD1_I,
inclk(0) => clock40mhz_fpga,
inclk(1) => clock40mhz_xtal);
GND <= '0';
VCC <= '1';
ladder_fpga_clock1MHz <= C3_0;
ladder_fpga_clock4MHz <= C2_1;
ladder_fpga_clock40MHz <= C0_2;
clock80mhz_adc <= C1_3;
end beh;

--
library ieee, cycloneiii;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library synplify;
use synplify.components.all;
use cycloneiii.cycloneiii_components.all;
library altera;
use altera.altera_primitives_components.all;

library lpm;
use lpm.lpm_components.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity ladder_fpga is
port(
reset_n :  in std_logic;
card_ser_num : in std_logic_vector(5 downto 0);
crc_error :  inout std_logic;
clock40mhz_fpga :  in std_logic;
clock40mhz_xtal :  in std_logic;
clock80mhz_adc :  out std_logic;
roboclock_horloge40_phase : out std_logic_vector(3 downto 0);
roboclock_adc_phase : out std_logic_vector(7 downto 0);
adc_cs_n : out std_logic_vector(7 downto 0);
data_serial : in std_logic_vector(15 downto 0);
level_shifter_dac_ld_cs_n :  out std_logic;
level_shifter_dac_sdi :  out std_logic;
level_shifter_dac_sck :  out std_logic;
pilotage_magnd_hybride : out std_logic_vector(15 downto 0);
pilotage_mvdd_hybride : out std_logic_vector(15 downto 0);
des_lock :  in std_logic;
rdo_to_ladder : in std_logic_vector(20 downto 10);
ladder_addr : in std_logic_vector(2 downto 0);
tokenin_echelle :  in std_logic;
testin_echelle :  in std_logic;
holdin_echelle :  in std_logic;
ladder_fpga_sc_tck :  in std_logic;
ladder_fpga_sc_tms :  in std_logic;
ladder_fpga_sc_trstb :  in std_logic;
ladder_fpga_sc_tdi :  in std_logic;
des_bist_pass :  in std_logic;
ladder_to_rdo : out std_logic_vector(21 downto 0);
ladder_fpga_sc_tdo :  out std_logic;
fibre_mod_absent :  in std_logic;
fibre_mod_scl :  inout std_logic;
fibre_mod_sda :  inout std_logic;
fibre_rx_loss :  in std_logic;
fibre_tx_disable :  out std_logic;
fibre_tx_fault :  in std_logic;
latchup_hybride : in std_logic_vector(15 downto 0);
mux_ref_latchup : out std_logic_vector(1 downto 0);
test_16hybrides :  out std_logic;
hold_16hybrides :  out std_logic;
ladder_fpga_rclk_16hybrides :  out std_logic;
tokenin_hybride : out std_logic_vector(15 downto 0);
tokenout_hybride : in std_logic_vector(15 downto 0);
temperature :  inout std_logic;
sc_tck_hybride : out std_logic_vector(15 downto 0);
sc_tms_hybride : out std_logic_vector(15 downto 0);
sc_trstb_hybride : out std_logic_vector(15 downto 0);
sc_tdi_hybride : out std_logic_vector(15 downto 0);
sc_tdo_hybride : in std_logic_vector(15 downto 0);
usb_data : inout std_logic_vector(7 downto 0);
usb_present :  in std_logic;
usb_ready_n :  in std_logic;
usb_read_n :  out std_logic;
usb_reset_n :  inout std_logic;
usb_rx_empty :  in std_logic;
usb_tx_full :  in std_logic;
usb_write :  out std_logic;
debug_present_n :  in std_logic;
xtal_en :  in std_logic;
sc_serdes_ou_connec :  in std_logic;
fpga_serdes_ou_connec :  in std_logic;
spare_switch :  in std_logic;
dbg_ladder_fpga_adc_bit_count_cs_integer : out std_logic_vector(3 downto 0);
dbg_ladder_fpga_sc_bypass :  out std_logic);
end ladder_fpga;

architecture beh of ladder_fpga is
signal devclrn : std_logic := '1';
signal devpor : std_logic := '1';
signal devoe : std_logic := '0';
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE0\ : std_logic_vector(11 downto 0);
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE1\ : std_logic_vector(11 downto 0);
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE2\ : std_logic_vector(11 downto 0);
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE3\ : std_logic_vector(11 downto 0);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE : std_logic_vector(4 downto 1);
signal DATA_SERIAL_M_X : std_logic_vector(15 downto 0);
signal ADC_RESULTS_9 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_2 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_10 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_3 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_7 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_0 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_8 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_1 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_12 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_5 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_11 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_4 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_13 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_6 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_15 : std_logic_vector(9 downto 0);
signal ADC_RESULTS_14 : std_logic_vector(9 downto 0);
signal LADDER_FPGA_FIFO21_INPUT : std_logic_vector(20 downto 0);
signal LADDER_FPGA_PACKER_DATAOUT : std_logic_vector(20 downto 0);
signal LADDER_FPGA_FIFO8_TO_USB_INPUT : std_logic_vector(7 downto 0);
signal USB_TX_DATA : std_logic_vector(7 downto 0);
signal LADDER_FPGA_FIFO8_FROM_USB_OUTPUT : std_logic_vector(7 downto 0);
signal LADDER_FPGA_NBR_RCLK_ECHELLE : std_logic_vector(13 downto 0);
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER : std_logic_vector(2 downto 0);
signal \ACQUIRE_ADCS.N_PREAMBLE\ : std_logic_vector(3 downto 0);
signal N_BYTES : std_logic_vector(1 downto 0);
signal \ACQUIRE_ADCS.N_FIFO\ : std_logic_vector(3 downto 0);
signal ACQUIRE_STATE : std_logic_vector(14 downto 0);
signal SWITCH_VAL : std_logic_vector(3 downto 0);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_0 : std_logic_vector(0 to 0);
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\ : std_logic_vector(11 downto 3);
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\ : std_logic_vector(10 downto 2);
signal LADDER_FPGA_MUX_STATUSOUT : std_logic_vector(20 downto 0);
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE : std_logic_vector(5 downto 0);
signal N_ADC : std_logic_vector(3 downto 0);
signal TOKENIN_PULSE_DURATION : std_logic_vector(3 downto 0);
signal N_CONVERT : std_logic_vector(1 downto 0);
signal \ACQUIRE_ADCS.N_DELAY\ : std_logic_vector(6 downto 0);
signal LADDER_FPGA_NBR_HOLD : std_logic_vector(11 downto 0);
signal LADDER_FPGA_NBR_TEST : std_logic_vector(11 downto 0);
signal LADDER_FPGA_NBR_TOKEN : std_logic_vector(11 downto 0);
signal LADDER_FPGA_NBR_ABORT : std_logic_vector(11 downto 0);
signal LADDER_FPGA_DATA_PACKER_TEMP : std_logic_vector(15 downto 0);
signal UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT : std_logic_vector(30 downto 19);
signal DATA_TO_SEND : std_logic_vector(7 downto 0);
signal ACQUIRE_STATE_IP : std_logic_vector(14 downto 0);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_IP : std_logic_vector(4 downto 0);
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP : std_logic_vector(5 downto 0);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14\ : std_logic_vector(7 downto 5);
signal LADDER_FPGA_MUX_STATUSIN_3_3 : std_logic_vector(17 downto 0);
signal LADDER_FPGA_MUX_STATUSIN_3_6 : std_logic_vector(17 downto 0);
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0\ : std_logic_vector(13 downto 5);
signal LADDER_FPGA_MUX_STATUSIN_3_6_I_M2 : std_logic_vector(16 to 16);
signal LADDER_FPGA_MUX_STATUSIN_3_3_I_M2 : std_logic_vector(16 to 16);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\ : std_logic_vector(4 downto 0);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\ : std_logic_vector(4 downto 0);
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\ : std_logic_vector(15 downto 0);
signal UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT : std_logic_vector(31 downto 21);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I : std_logic_vector(3 downto 0);
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0 : std_logic_vector(3 downto 0);
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0 : std_logic_vector(6 to 6);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0 : std_logic_vector(5 to 5);
signal ACQUIRE_STATE_I_0 : std_logic_vector(15 to 15);
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\ : std_logic_vector(10 downto 2);
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\ : std_logic_vector(11 downto 3);
signal LADDER_FPGA_MUX_DATAOUT : std_logic_vector(21 downto 0);
signal CARD_SER_NUM_C : std_logic_vector(5 downto 0);
signal DATA_SERIAL_C : std_logic_vector(15 downto 0);
signal LADDER_ADDR_C : std_logic_vector(2 downto 0);
signal SC_TRSTB_HYBRIDE_C : std_logic_vector(15 to 15);
signal LATCHUP_HYBRIDE_C : std_logic_vector(15 downto 0);
signal SC_TDO_HYBRIDE_C : std_logic_vector(15 downto 0);
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_I_A2 : std_logic_vector(1 to 1);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_O4_X : std_logic_vector(2 to 2);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_A3 : std_logic_vector(3 to 3);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_M4_X : std_logic_vector(3 to 3);
signal N_CONVERT_4_I_O4 : std_logic_vector(0 to 0);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_I_M4 : std_logic_vector(4 to 4);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_0_M4_X : std_logic_vector(1 to 1);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_M4_X : std_logic_vector(2 to 2);
signal LADDER_FPGA_MUX_STATUSIN_3_2_X : std_logic_vector(14 downto 13);
signal LADDER_FPGA_MUX_STATUSIN_3_4_X : std_logic_vector(14 downto 12);
signal LADDER_FPGA_MUX_STATUSIN_3_5_X : std_logic_vector(14 downto 12);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_A3_1 : std_logic_vector(3 to 3);
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_O4 : std_logic_vector(3 to 3);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_0\ : std_logic_vector(1 downto 0);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_1\ : std_logic_vector(1 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_15\ : std_logic_vector(9 downto 8);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\ : std_logic_vector(7 downto 0);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\ : std_logic_vector(7 downto 0);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\ : std_logic_vector(7 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_3\ : std_logic_vector(9 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_6\ : std_logic_vector(9 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_10\ : std_logic_vector(9 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_13\ : std_logic_vector(9 downto 0);
signal ACQUIRE_STATE_NS_A3 : std_logic_vector(14 to 14);
signal LADDER_FPGA_MUX_STATUSIN_3_4 : std_logic_vector(17 downto 0);
signal LADDER_FPGA_MUX_STATUSIN_3_5 : std_logic_vector(17 downto 0);
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\ : std_logic_vector(7 downto 0);
signal LADDER_FPGA_MUX_STATUSIN_3_4_I_M2 : std_logic_vector(16 to 16);
signal LADDER_FPGA_MUX_STATUSIN_3_5_I_M2 : std_logic_vector(16 to 16);
signal ACQUIRE_STATE_NS_0_A3_3 : std_logic_vector(3 to 3);
signal ACQUIRE_STATE_NS_0_A3_4 : std_logic_vector(3 to 3);
signal ACQUIRE_STATE_NS_I_A3_1_3 : std_logic_vector(0 to 0);
signal ACQUIRE_STATE_NS_I_A3_1_4 : std_logic_vector(0 to 0);
signal LADDER_FPGA_MUX_STATUSIN_3_3_A : std_logic_vector(17 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\ : std_logic_vector(9 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\ : std_logic_vector(9 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\ : std_logic_vector(9 downto 0);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\ : std_logic_vector(9 downto 0);
signal LADDER_FPGA_MUX_STATUSIN_3_3_I_M2_A : std_logic_vector(16 to 16);
signal \ACQUIRE_ADCS.DATA_TO_SEND_2_15_A\ : std_logic_vector(9 downto 8);
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO : std_logic_vector(0 to 0);
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I : std_logic_vector(3 downto 0);
signal N_ADC_I : std_logic_vector(3 to 3);
signal ROBOCLOCK_HORLOGE40_PHASEZ : std_logic_vector(3 downto 0);
signal ROBOCLOCK_ADC_PHASEZ : std_logic_vector(7 downto 0);
signal ADC_CS_NZ : std_logic_vector(7 downto 0);
signal PILOTAGE_MAGND_HYBRIDEZ : std_logic_vector(15 downto 0);
signal PILOTAGE_MVDD_HYBRIDEZ : std_logic_vector(15 downto 0);
signal LADDER_TO_RDOZ : std_logic_vector(21 downto 0);
signal MUX_REF_LATCHUPZ : std_logic_vector(1 downto 0);
signal TOKENIN_HYBRIDEZ : std_logic_vector(15 downto 0);
signal SC_TCK_HYBRIDEZ : std_logic_vector(15 downto 0);
signal SC_TMS_HYBRIDEZ : std_logic_vector(15 downto 0);
signal SC_TRSTB_HYBRIDEZ : std_logic_vector(15 downto 0);
signal SC_TDI_HYBRIDEZ : std_logic_vector(15 downto 0);
signal DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ : std_logic_vector(3 downto 0);
signal CLOCK40MHZ_FPGA_INTERNAL : std_logic ;
signal CLOCK40MHZ_XTAL_INTERNAL : std_logic ;
signal RDO_TO_LADDER_INTERNAL : std_logic ;
signal RDO_TO_LADDER_INTERNAL_0 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_1 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_2 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_3 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_4 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_5 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_6 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_7 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_8 : std_logic ;
signal RDO_TO_LADDER_INTERNAL_9 : std_logic ;
signal FIBRE_MOD_ABSENT_INTERNAL : std_logic ;
signal FIBRE_RX_LOSS_INTERNAL : std_logic ;
signal GND : std_logic ;
signal FIBRE_TX_FAULT_INTERNAL : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_0 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_1 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_2 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_3 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_4 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_5 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_6 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_7 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_8 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_9 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_10 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_11 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_12 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_13 : std_logic ;
signal TOKENOUT_HYBRIDE_INTERNAL_14 : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.5.D.E.DATA_OUT\ : std_logic ;
signal LADDER_FPGA_ACTIVECLOCK : std_logic ;
signal LADDER_FPGA_CLOCK40MHZ : std_logic ;
signal LADDER_FPGA_CLOCK4MHZ : std_logic ;
signal LADDER_FPGA_CLOCK1MHZ : std_logic ;
signal CLOCK40MHZ_FPGA_BAD : std_logic ;
signal CLOCK40MHZ_XTAL_BAD : std_logic ;
signal PLL_40MHZ_SWITCHOVER_LOCKED : std_logic ;
signal VCC : std_logic ;
signal CRC_ERROR_REGOUT : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTIR\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_IDENT_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_VERSION_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ETAT_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_DEBUG_REG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.4.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.6.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.8.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.10.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.12.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.14.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.16.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.18.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.20.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.22.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.4.D.E.DATA_OUT\ : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD : std_logic ;
signal \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.5.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.7.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.9.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.10.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.12.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.14.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.16.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.18.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ETAT_ALIMS.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TEMPERATURE.A.0.D.E.SCAN_OUT\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.0.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.1.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.2.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.3.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.4.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.5.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.6.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.7.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.8.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.9.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.10.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.11.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.12.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.13.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.14.D.E.FF2\ : std_logic ;
signal \ALLUMAGE_HYBRIDE.A.15.B.C.FF2\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.4.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.5.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.6.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.7.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.8.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.9.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.10.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.11.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.12.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.13.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.14.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.15.B.C.DATA_OUT\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\ : std_logic ;
signal LADDER_FPGA_USB_WR : std_logic ;
signal LADDER_FPGA_FIFO21_WR : std_logic ;
signal LADDER_FPGA_FIFO21_EMPTY : std_logic ;
signal LADDER_FPGA_FIFO8_TO_USB_WR : std_logic ;
signal LADDER_FPGA_FIFO8_TO_USB_EMPTY : std_logic ;
signal LADDER_FPGA_FIFO8_FROM_USB_RD : std_logic ;
signal LADDER_FPGA_FIFO8_FROM_USB_EMPTY : std_logic ;
signal LADDER_FPGA_FIFO8_FROM_USB_FULL : std_logic ;
signal LADDER_FPGA_RCLK_ECHELLE : std_logic ;
signal TST_HOLDIN_ECHELLE : std_logic ;
signal LEVEL_SHIFTER_DAC_SCK_EN : std_logic ;
signal \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION_0_A3_0_G0\ : std_logic ;
signal TOKENIN_PULSE_OK : std_logic ;
signal LADDER_FPGA_FIFO21_WR_ENABLE : std_logic ;
signal LADDER_FPGA_FIFO21_RD_DEBUG : std_logic ;
signal LADDER_FPGA_BUSY : std_logic ;
signal \COMP_MESURE_TEMPERATURE.TEMPERATURE_OUT_E\ : std_logic ;
signal TST_TOKENIN_ECHELLEGEN : std_logic ;
signal LADDER_FPGA_ABORTGEN : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.13.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.15.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.9.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.7.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.19.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.17.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.5.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.21.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_DEBUG_REG.A.19.D.E.SCAN_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.2.D.E.DATA_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.3.D.E.DATA_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT_1\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.1.D.E.DATA_OUT\ : std_logic ;
signal \COM_LADDER_SC_INSTRUC_REG.A.4.B.C.DATA_OUT\ : std_logic ;
signal LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I : std_logic ;
signal LADDER_FPGA_FIFO21_RD_DEBUG_0_0_G0_0 : std_logic ;
signal N_872 : std_logic ;
signal N_873 : std_logic ;
signal N_874 : std_logic ;
signal N_875 : std_logic ;
signal N_876 : std_logic ;
signal N_877 : std_logic ;
signal N_878 : std_logic ;
signal N_879 : std_logic ;
signal N_880 : std_logic ;
signal N_881 : std_logic ;
signal N_882 : std_logic ;
signal N_883 : std_logic ;
signal N_884 : std_logic ;
signal N_885 : std_logic ;
signal N_886 : std_logic ;
signal N_887 : std_logic ;
signal N_933_IP : std_logic ;
signal \ACQUIRE_STATE_NS_0_0_3__G0_0\ : std_logic ;
signal \ACQUIRE_STATE_NS_0_0_5__G0\ : std_logic ;
signal \ACQUIRE_STATE_NS_0_8__G0_0\ : std_logic ;
signal \ACQUIRE_STATE_NS_0_14__G0_0\ : std_logic ;
signal \ACQUIRE_STATE_NS_0_15__G0\ : std_logic ;
signal ACQUIRE_STATE_ILLEGALPIPE1 : std_logic ;
signal ACQUIRE_STATE_ILLEGALPIPE2 : std_logic ;
signal \ACQUIRE_STATE_NS_A3_0_A3_0_2__G0\ : std_logic ;
signal \ACQUIRE_STATE_NS_A3_0_A3_0_4__G0\ : std_logic ;
signal N_1217 : std_logic ;
signal N_1218 : std_logic ;
signal N_1219 : std_logic ;
signal N_1220 : std_logic ;
signal N_1221 : std_logic ;
signal N_1222 : std_logic ;
signal N_1238_IP : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE1 : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE2 : std_logic ;
signal N_1302 : std_logic ;
signal N_1303 : std_logic ;
signal N_1304 : std_logic ;
signal N_1305 : std_logic ;
signal N_1306 : std_logic ;
signal N_1307 : std_logic ;
signal N_1308 : std_logic ;
signal N_1327_IP : std_logic ;
signal \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0\ : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE1 : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE2 : std_logic ;
signal \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0\ : std_logic ;
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N1 : std_logic ;
signal LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N2_0_G0 : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C0_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C0_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C1_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C1_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C2_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C2_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C3_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C3_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C4_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C4_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C5_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C5_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C6_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C6_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C7_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C7_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C8_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C8_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C9_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C10_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C10_COUT : std_logic ;
signal LADDER_FPGA_NBR_HOLD_C11_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C0_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C0_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C1_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C1_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C2_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C2_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C3_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C3_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C4_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C4_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C5_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C5_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C6_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C6_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C7_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C7_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C8_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C8_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C9_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C10_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C10_COUT : std_logic ;
signal LADDER_FPGA_NBR_TEST_C11_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C0_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C0_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C1_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C1_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C2_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C2_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C3_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C3_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C4_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C4_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C5_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C5_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C6_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C6_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C7_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C7_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C8_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C8_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C9_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C10_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C10_COUT : std_logic ;
signal LADDER_FPGA_NBR_TOKEN_C11_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C0_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C0_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C1_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C1_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C2_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C2_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C3_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C3_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C4_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C4_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C5_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C5_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C6_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C6_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C7_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C7_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C8_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C8_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C9_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C10_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C10_COUT : std_logic ;
signal LADDER_FPGA_NBR_ABORT_C11_COMBOUT : std_logic ;
signal \ACQUIRE_ADCS.N_FIFO_N0_0_G0_I\ : std_logic ;
signal \ACQUIRE_ADCS.N_FIFO_N1_0_G0_I\ : std_logic ;
signal \ACQUIRE_ADCS.N_FIFO_N2_0_G0_I\ : std_logic ;
signal \ACQUIRE_ADCS.N_FIFO_N3_0_G0_I\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C0_COMBOUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C0_COUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C1_COMBOUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C1_COUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C2_COMBOUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C2_COUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C3_COMBOUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C3_COUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C4_COMBOUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C4_COUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C5_COMBOUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C5_COUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_DELAY_C6_COMBOUT\ : std_logic ;
signal \ACQUIRE_ADCS.N_PREAMBLE_N0_0_G0_I\ : std_logic ;
signal \ACQUIRE_ADCS.N_PREAMBLE_N1_0_G0_I\ : std_logic ;
signal \ACQUIRE_ADCS.N_PREAMBLE_N2_0_G0_I\ : std_logic ;
signal \ACQUIRE_ADCS.N_PREAMBLE_N3_0_G0_I\ : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COMBOUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COUT : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLE_C13_COMBOUT : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I\ : std_logic ;
signal \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G0_0\ : std_logic ;
signal \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_2_0_A2_0_A4\ : std_logic ;
signal TEST_16HYBRIDES_X : std_logic ;
signal UN83_ROBOCLOCK_ADC_PHASE_IN : std_logic ;
signal UN72_ROBOCLOCK_ADC_PHASE_IN : std_logic ;
signal UN61_ROBOCLOCK_ADC_PHASE_IN : std_logic ;
signal UN50_ROBOCLOCK_ADC_PHASE_IN : std_logic ;
signal UN39_ROBOCLOCK_ADC_PHASE_IN : std_logic ;
signal UN28_ROBOCLOCK_ADC_PHASE_IN : std_logic ;
signal UN17_ROBOCLOCK_ADC_PHASE_IN : std_logic ;
signal UN6_ROBOCLOCK_ADC_PHASE_IN : std_logic ;
signal UN41_ROBOCLOCK_HORLOGE40_PHASE_IN : std_logic ;
signal UN30_ROBOCLOCK_HORLOGE40_PHASE_IN : std_logic ;
signal UN19_ROBOCLOCK_HORLOGE40_PHASE_IN : std_logic ;
signal UN8_ROBOCLOCK_HORLOGE40_PHASE_IN : std_logic ;
signal UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0 : std_logic ;
signal \PROC_USB_READ_WRITE.UN6_RESET_N_I_A2_0_A3\ : std_logic ;
signal \PROC_USB_READ_WRITE.UN5_LADDER_FPGA_FIFO8_TO_USB_EMPTY\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_1_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_2_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_3_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_4_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_6_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_7_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_8_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_9_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_10_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_11_I\ : std_logic ;
signal LADDER_FPGA_FIFO21_RD_IV_I_M4 : std_logic ;
signal \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR3_I_I_O2_I_O4\ : std_logic ;
signal N_90_I_I_O3 : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL : std_logic ;
signal ACQUIRE_STATE_ILLEGAL : std_logic ;
signal N_2873_I_0_G0 : std_logic ;
signal N_2872_I_0_G0 : std_logic ;
signal N_2871_I_0_G0 : std_logic ;
signal N_2870_I_0_G0 : std_logic ;
signal N_1394_I_0_G0 : std_logic ;
signal N_1391_I_0_G0 : std_logic ;
signal N_1386_I_0_G0 : std_logic ;
signal N_1384_I_0_G0 : std_logic ;
signal N_129_I_0_G0 : std_logic ;
signal N_2820_I_0_G0 : std_logic ;
signal N_2211_I_0_G0 : std_logic ;
signal N_2209_I_0_G0 : std_logic ;
signal N_1110_I_0_G0_I : std_logic ;
signal N_1104_I_0_G0_I : std_logic ;
signal N_1101_I_0_G0_I : std_logic ;
signal N_1099_I_0_G0_I : std_logic ;
signal N_1093_I_0_G0 : std_logic ;
signal N_1091_I_0_G0 : std_logic ;
signal N_2868_I_0_G0 : std_logic ;
signal N_2867_I_0_G0 : std_logic ;
signal N_186_I_0_G0_I : std_logic ;
signal N_2819_I_0_G0 : std_logic ;
signal N_2866_I_0_G0 : std_logic ;
signal LADDER_FPGA_FIFO21_WR_0_0_G0_I_O4 : std_logic ;
signal LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G3 : std_logic ;
signal LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G0_I_O4 : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_1__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_2__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_3__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_4__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_5__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_6__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_7__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_8__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_9__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_10__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_11__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_12__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_13__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_14__M3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_15__M3\ : std_logic ;
signal \DATA_TO_SEND_1_0_0__G2\ : std_logic ;
signal \DATA_TO_SEND_1_0_0__G3\ : std_logic ;
signal \DATA_TO_SEND_1_0_1__G2\ : std_logic ;
signal \DATA_TO_SEND_1_0_1__G3\ : std_logic ;
signal \DATA_TO_SEND_1_0_2__G2\ : std_logic ;
signal \DATA_TO_SEND_1_0_2__G3\ : std_logic ;
signal \DATA_TO_SEND_1_0_3__G2\ : std_logic ;
signal \DATA_TO_SEND_1_0_3__G3\ : std_logic ;
signal \DATA_TO_SEND_1_0_4__G2\ : std_logic ;
signal \DATA_TO_SEND_1_0_4__G3\ : std_logic ;
signal \DATA_TO_SEND_1_0_5__G2\ : std_logic ;
signal \DATA_TO_SEND_1_0_5__G3\ : std_logic ;
signal \DATA_TO_SEND_1_0_6__G2\ : std_logic ;
signal \DATA_TO_SEND_1_0_6__G3\ : std_logic ;
signal \DATA_TO_SEND_1_0_7__G2\ : std_logic ;
signal \DATA_TO_SEND_1_0_7__G3\ : std_logic ;
signal \N_BYTES_0_0_0__G3\ : std_logic ;
signal \N_BYTES_0_0_1__G3\ : std_logic ;
signal N_ADC_E0_0_G0_I_X4 : std_logic ;
signal N_ADC_E1_0_G3 : std_logic ;
signal N_ADC_E1_0_G0_E : std_logic ;
signal N_ADC_E2_0_G3 : std_logic ;
signal N_ADC_E3_0_G3 : std_logic ;
signal SHIFTREG_CLR_I : std_logic ;
signal LADDER_FPGA_ADC_SELECT_N_I : std_logic ;
signal USB_READ_N_IN_I : std_logic ;
signal LEVEL_SHIFTER_DAC_LD_CS_N_I : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_14_808 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749 : std_logic ;
signal UN1_SHIFTREG_CLR6_0_0_0_1818 : std_logic ;
signal N_1415_I_0_G0 : std_logic ;
signal \PROC_USB_READ_WRITE.UN8_LADDER_FPGA_FIFO8_FROM_USB_FULL_I_0_G0\ : std_logic ;
signal LADDER_FPGA_ADC_SELECT_N_0_SQMUXA_I_S_0_0_G0 : std_logic ;
signal LADDER_FPGA_FIFO21_WR_0_0_G2_0_615_I_X : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT_4\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT_4\ : std_logic ;
signal \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_0_0__G0_0\ : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_N0_I_I_0_G0 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_N1_I_I_0_G0 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_N2_I_I_0_G0 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_N3_I_I_0_G0 : std_logic ;
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N0_I_0_0_G0 : std_logic ;
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N1_0_0_0_G0_0 : std_logic ;
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N2_0_0_0_G0_0 : std_logic ;
signal LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N3_0_0_0_G2 : std_logic ;
signal \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\ : std_logic ;
signal TEMPERATURE_C : std_logic ;
signal USB_RESET_N_C : std_logic ;
signal LEVEL_SHIFTER_DAC_SCK_X : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.TDO_ECHELLE_15\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.DATA_OUT\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.1.B.C.DATA_OUT\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.TOKENIN_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TCK_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TCK_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TCK_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TCK_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TMS_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TMS_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TMS_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TMS_HYB_X\ : std_logic ;
signal G_1840 : std_logic ;
signal G_1841 : std_logic ;
signal G_1842 : std_logic ;
signal G_1843 : std_logic ;
signal G_1844 : std_logic ;
signal G_1845 : std_logic ;
signal G_1846 : std_logic ;
signal G_1847 : std_logic ;
signal G_1848 : std_logic ;
signal G_1849 : std_logic ;
signal G_1850 : std_logic ;
signal G_1851 : std_logic ;
signal G_1852 : std_logic ;
signal G_1853 : std_logic ;
signal G_1854 : std_logic ;
signal G_1855 : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TDI_HYB\ : std_logic ;
signal USB_WRITE_N_IN_I : std_logic ;
signal RESET_N_C : std_logic ;
signal DES_LOCK_C : std_logic ;
signal TOKENIN_ECHELLE_C : std_logic ;
signal TESTIN_ECHELLE_C : std_logic ;
signal HOLDIN_ECHELLE_C : std_logic ;
signal LADDER_FPGA_SC_TCK_C : std_logic ;
signal LADDER_FPGA_SC_TMS_C : std_logic ;
signal LADDER_FPGA_SC_TDI_C : std_logic ;
signal DES_BIST_PASS_C : std_logic ;
signal USB_PRESENT_C : std_logic ;
signal USB_READY_N_C : std_logic ;
signal USB_RX_EMPTY_C : std_logic ;
signal USB_TX_FULL_C : std_logic ;
signal DEBUG_PRESENT_N_C : std_logic ;
signal XTAL_EN_C : std_logic ;
signal SC_SERDES_OU_CONNEC_C : std_logic ;
signal FPGA_SERDES_OU_CONNEC_C : std_logic ;
signal SPARE_SWITCH_C : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET\ : std_logic ;
signal \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\ : std_logic ;
signal LADDER_FPGA_SC_UPDATEDR_CONFIGGEN : std_logic ;
signal G_1876 : std_logic ;
signal G_1879 : std_logic ;
signal LADDER_FPGA_ABORT : std_logic ;
signal TST_TOKENIN_ECHELLE_MX : std_logic ;
signal G_1882 : std_logic ;
signal TST_TOKENIN_ECHELLE : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\ : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_C0 : std_logic ;
signal LEVEL_SHIFTER_DAC_LOAD_INDICE_447_1 : std_logic ;
signal UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0 : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_1_X\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_2\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_5\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_6\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_9\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_13\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4_0\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4\ : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_319 : std_logic ;
signal \COMP_LADDER_FPGA_SC_MUX_OUT.Z_X\ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_M2_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5 : std_logic ;
signal UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_4_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_3_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_2_2_X : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_M2_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_4_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_14_808_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_M2_0 : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0\ : std_logic ;
signal \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_0_0__G0_0_A3\ : std_logic ;
signal \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G0_0_A4_0_X\ : std_logic ;
signal \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G2\ : std_logic ;
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\ : std_logic ;
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M5_0_A3\ : std_logic ;
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_A3_1\ : std_logic ;
signal LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I_O4 : std_logic ;
signal LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G2 : std_logic ;
signal UN1_N_BYTES_1_SQMUXA_I_O3 : std_logic ;
signal \ACQUIRE_STATE_NS_0_8__G2\ : std_logic ;
signal UN1_LADDER_FPGA_SC_REG_DEBUG_1_SQMUXA_1_O3 : std_logic ;
signal N_ADC_C1 : std_logic ;
signal \ACQUIRE_STATE_NS_0_8__G0_0_A3\ : std_logic ;
signal \ACQUIRE_ADCS.N_PREAMBLE_C1\ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_4_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_M2_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_A8_2_2_X : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_M2_0 : std_logic ;
signal LADDER_FPGA_FIFO21_WR_0_SQMUXA_I_O4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_2_1_X : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674_M2_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_4_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_M2_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_2_1_X : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_3 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599_M2_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_M2_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_A8_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193_M8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_5 : std_logic ;
signal \COMP_LADDER_FPGA_SC_MUX_TDO.DR_SCAN_OUT_31\ : std_logic ;
signal \ACQUIRE_ADCS.N_FIFO_C0\ : std_logic ;
signal \ACQUIRE_ADCS.N_FIFO_N3_0_G0_I_X2\ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_M2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_A8 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_2 : std_logic ;
signal TOKENIN_PULSE_DURATION_N1_I_O4 : std_logic ;
signal TOKENIN_PULSE_DURATION_N2_I_O4 : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_286 : std_logic ;
signal ACQUIRE_STATE_41 : std_logic ;
signal ACQUIRE_STATE_35 : std_logic ;
signal ACQUIRE_STATE_29 : std_logic ;
signal ACQUIRE_STATE_23 : std_logic ;
signal ACQUIRE_STATE_17 : std_logic ;
signal ACQUIRE_STATE_11 : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_TZ : std_logic ;
signal \ACQUIRE_STATE_NS_0_15__G3_0\ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_A8_4_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_3_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_1_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_2_0_X : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_14_808_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_2_TZ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_2_TZ : std_logic ;
signal N_1101_I_0_G0_I_A3_1 : std_logic ;
signal LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I_O4_0 : std_logic ;
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I_A3_1\ : std_logic ;
signal \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0_1\ : std_logic ;
signal \PROC_USB_READ_WRITE.UN8_LADDER_FPGA_FIFO8_FROM_USB_FULL_I_0_G0_0_X\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0_4\ : std_logic ;
signal LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G0_I_O4_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_0_0 : std_logic ;
signal N_2866_I_0_G1_4 : std_logic ;
signal N_2866_I_0_G1_5 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_1_0_X : std_logic ;
signal N_2820_I_0_G0_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_A8_0_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_5_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_5_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_A8_5_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_5_1 : std_logic ;
signal LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G2_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_3_0 : std_logic ;
signal N_2819_I_0_G0_2 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_2_0 : std_logic ;
signal N_ADC_E1_0_G0_E_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_A8_4_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_4_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_4_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_4_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_14_808_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_13_860_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964_0 : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_5_1320_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_6_1252_3 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_3_1456_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599_3 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_4_1388_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1749_3 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674_3 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_17_678_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_8_1134_3 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_9_1075_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_16_721_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_18_635_4 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193_0 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764_1 : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_15_764_4 : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_1 : std_logic ;
signal ACQUIRE_STATE_ILLEGAL_1 : std_logic ;
signal ACQUIRE_STATE_ILLEGAL_3 : std_logic ;
signal ACQUIRE_STATE_ILLEGAL_5 : std_logic ;
signal ACQUIRE_STATE_ILLEGAL_7 : std_logic ;
signal ACQUIRE_STATE_ILLEGAL_9 : std_logic ;
signal ACQUIRE_STATE_ILLEGAL_11 : std_logic ;
signal G_1907 : std_logic ;
signal \ACQUIRE_STATE_NS_0_15__G1\ : std_logic ;
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M7_I_O3\ : std_logic ;
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\ : std_logic ;
signal \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\ : std_logic ;
signal \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\ : std_logic ;
signal \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\ : std_logic ;
signal G_1873 : std_logic ;
signal G_1870 : std_logic ;
signal G_1867 : std_logic ;
signal G_1864 : std_logic ;
signal G_1861 : std_logic ;
signal G_1857 : std_logic ;
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I\ : std_logic ;
signal UN1_ACQUIRE_STATE_17_0 : std_logic ;
signal N_DELAY_0_SQMUXA : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_5_A\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_9_A\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5_A\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9_A\ : std_logic ;
signal \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4_A\ : std_logic ;
signal \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0_A\ : std_logic ;
signal \ACQUIRE_STATE_NS_0_15__G3_0_A\ : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_1_1599_3_A : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_0_1674_3_A : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_14_808_A : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_11_964_A : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_12_912_A : std_logic ;
signal N_1091_I_0_G0_A : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_10_1016_4_A : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_2_1524_A : std_logic ;
signal LADDER_FPGA_FIFO21_INPUT_11_7_1193_A : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_A : std_logic ;
signal LADDER_FPGA_FIFO21_WR_0_0_G2_0_615_I_S : std_logic ;
signal LADDER_FPGA_SC_TCK_C_I : std_logic ;
signal LADDER_FPGA_CLOCK40MHZ_I : std_logic ;
signal CLOCK80MHZ_ADC_I : std_logic ;
signal LADDER_FPGA_CLOCK1MHZ_I : std_logic ;
signal LADDER_FPGA_CLOCK4MHZ_I : std_logic ;
signal LADDER_FPGA_FIFO21_WR_ENABLE_0_0_G2_I : std_logic ;
signal \N_BYTES_0_0_0__G0_E_I\ : std_logic ;
signal \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\ : std_logic ;
signal ACQUIRE_STATE_48_I_A2_I_X_I : std_logic ;
signal LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X_I : std_logic ;
signal LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I : std_logic ;
signal LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I : std_logic ;
signal C0_DERIVED_CLOCK_RNI2IJE_0 : std_logic ;
signal C1_DERIVED_CLOCK_RNIDAU2_0 : std_logic ;
signal RESET_N_IN_RNIGR9 : std_logic ;
signal SHIFTREG_CLR_I_RNI0NH1 : std_logic ;
signal DCFIFO_COMPONENT_RNI4RFA : std_logic ;
signal TST_HOLDIN_ECHELLE_RNO : std_logic ;
signal RESET_N_INTERNAL : std_logic ;
signal CARD_SER_NUM_INTERNAL : std_logic ;
signal CARD_SER_NUM_INTERNAL_0 : std_logic ;
signal CARD_SER_NUM_INTERNAL_1 : std_logic ;
signal CARD_SER_NUM_INTERNAL_2 : std_logic ;
signal CARD_SER_NUM_INTERNAL_3 : std_logic ;
signal CARD_SER_NUM_INTERNAL_4 : std_logic ;
signal DATA_SERIAL_INTERNAL : std_logic ;
signal DATA_SERIAL_INTERNAL_0 : std_logic ;
signal DATA_SERIAL_INTERNAL_1 : std_logic ;
signal DATA_SERIAL_INTERNAL_2 : std_logic ;
signal DATA_SERIAL_INTERNAL_3 : std_logic ;
signal DATA_SERIAL_INTERNAL_4 : std_logic ;
signal DATA_SERIAL_INTERNAL_5 : std_logic ;
signal DATA_SERIAL_INTERNAL_6 : std_logic ;
signal DATA_SERIAL_INTERNAL_7 : std_logic ;
signal DATA_SERIAL_INTERNAL_8 : std_logic ;
signal DATA_SERIAL_INTERNAL_9 : std_logic ;
signal DATA_SERIAL_INTERNAL_10 : std_logic ;
signal DATA_SERIAL_INTERNAL_11 : std_logic ;
signal DATA_SERIAL_INTERNAL_12 : std_logic ;
signal DATA_SERIAL_INTERNAL_13 : std_logic ;
signal DATA_SERIAL_INTERNAL_14 : std_logic ;
signal LEVEL_SHIFTER_DAC_SDIZ : std_logic ;
signal DES_LOCK_INTERNAL : std_logic ;
signal LADDER_ADDR_INTERNAL : std_logic ;
signal LADDER_ADDR_INTERNAL_0 : std_logic ;
signal LADDER_ADDR_INTERNAL_1 : std_logic ;
signal TOKENIN_ECHELLE_INTERNAL : std_logic ;
signal TESTIN_ECHELLE_INTERNAL : std_logic ;
signal HOLDIN_ECHELLE_INTERNAL : std_logic ;
signal LADDER_FPGA_SC_TCK_INTERNAL : std_logic ;
signal LADDER_FPGA_SC_TMS_INTERNAL : std_logic ;
signal LADDER_FPGA_SC_TRSTB_INTERNAL : std_logic ;
signal LADDER_FPGA_SC_TDI_INTERNAL : std_logic ;
signal DES_BIST_PASS_INTERNAL : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_0 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_1 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_2 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_3 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_4 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_5 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_6 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_7 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_8 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_9 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_10 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_11 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_12 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_13 : std_logic ;
signal LATCHUP_HYBRIDE_INTERNAL_14 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_0 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_1 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_2 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_3 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_4 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_5 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_6 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_7 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_8 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_9 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_10 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_11 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_12 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_13 : std_logic ;
signal SC_TDO_HYBRIDE_INTERNAL_14 : std_logic ;
signal USB_PRESENT_INTERNAL : std_logic ;
signal USB_READY_N_INTERNAL : std_logic ;
signal USB_RX_EMPTY_INTERNAL : std_logic ;
signal USB_TX_FULL_INTERNAL : std_logic ;
signal DEBUG_PRESENT_N_INTERNAL : std_logic ;
signal XTAL_EN_INTERNAL : std_logic ;
signal SC_SERDES_OU_CONNEC_INTERNAL : std_logic ;
signal FPGA_SERDES_OU_CONNEC_INTERNAL : std_logic ;
signal SPARE_SWITCH_INTERNAL : std_logic ;
signal N_1 : std_logic ;
signal N_2 : std_logic ;
signal N_3 : std_logic ;
signal N_4 : std_logic ;
signal N_5 : std_logic ;
signal N_6 : std_logic ;
signal N_7 : std_logic ;
signal N_8 : std_logic ;
signal N_9 : std_logic ;
signal N_158_0 : std_logic ;
signal N_159_0 : std_logic ;
signal N_160_0 : std_logic ;
signal N_161_0 : std_logic ;
signal N_162_0 : std_logic ;
signal N_163_0 : std_logic ;
signal N_164_0 : std_logic ;
signal N_165_0 : std_logic ;
signal N_166_0 : std_logic ;
signal N_167_0 : std_logic ;
signal N_168_0 : std_logic ;
signal N_169_0 : std_logic ;
signal N_170_0 : std_logic ;
signal N_171_0 : std_logic ;
signal N_172_0 : std_logic ;
signal N_173_0 : std_logic ;
signal N_174_0 : std_logic ;
signal N_175_0 : std_logic ;
signal N_176_0 : std_logic ;
signal N_177_0 : std_logic ;
signal N_178_0 : std_logic ;
signal N_31 : std_logic ;
signal N_32 : std_logic ;
signal N_33 : std_logic ;
signal N_34 : std_logic ;
signal N_35 : std_logic ;
signal N_36 : std_logic ;
signal N_37 : std_logic ;
signal N_38 : std_logic ;
signal N_39 : std_logic ;
signal N_40 : std_logic ;
signal N_41 : std_logic ;
signal N_42 : std_logic ;
signal N_43 : std_logic ;
signal N_44 : std_logic ;
signal N_45 : std_logic ;
signal N_46 : std_logic ;
signal N_179_0 : std_logic ;
signal N_180_0 : std_logic ;
signal N_181_0 : std_logic ;
signal N_182_0 : std_logic ;
signal N_183_0 : std_logic ;
signal N_184_0 : std_logic ;
signal N_185_0 : std_logic ;
signal N_186_0 : std_logic ;
signal N_187_0 : std_logic ;
signal N_188_0 : std_logic ;
signal N_189_0 : std_logic ;
signal N_190_0 : std_logic ;
signal N_191_0 : std_logic ;
signal N_192_0 : std_logic ;
signal N_193_0 : std_logic ;
signal N_194_0 : std_logic ;
signal N_195_0 : std_logic ;
signal N_196_0 : std_logic ;
signal N_197_0 : std_logic ;
signal N_198_0 : std_logic ;
signal N_199_0 : std_logic ;
signal N_200_0 : std_logic ;
signal N_201_0 : std_logic ;
signal N_202_0 : std_logic ;
signal N_203_0 : std_logic ;
signal N_204_0 : std_logic ;
signal N_205_0 : std_logic ;
signal N_206_0 : std_logic ;
signal N_207_0 : std_logic ;
signal N_208_0 : std_logic ;
signal N_209_0 : std_logic ;
signal N_210_0 : std_logic ;
signal N_211_0 : std_logic ;
signal N_212_0 : std_logic ;
signal N_213_0 : std_logic ;
signal N_82 : std_logic ;
signal N_83 : std_logic ;
signal N_84 : std_logic ;
signal N_85 : std_logic ;
signal N_86 : std_logic ;
signal N_87 : std_logic ;
signal N_88 : std_logic ;
signal N_89 : std_logic ;
signal N_90 : std_logic ;
signal N_91 : std_logic ;
signal N_92 : std_logic ;
signal N_93 : std_logic ;
signal N_94 : std_logic ;
signal N_95 : std_logic ;
signal N_96 : std_logic ;
signal N_97 : std_logic ;
signal N_98 : std_logic ;
signal N_99 : std_logic ;
signal N_100 : std_logic ;
signal N_101 : std_logic ;
signal N_102 : std_logic ;
signal N_103 : std_logic ;
signal N_104 : std_logic ;
signal N_214_0 : std_logic ;
signal N_215_0 : std_logic ;
signal N_216_0 : std_logic ;
signal N_217_0 : std_logic ;
signal N_218_0 : std_logic ;
signal N_219_0 : std_logic ;
signal N_220_0 : std_logic ;
signal N_221_0 : std_logic ;
signal N_222_0 : std_logic ;
signal N_223_0 : std_logic ;
signal N_224_0 : std_logic ;
signal N_225_0 : std_logic ;
signal N_226_0 : std_logic ;
signal N_227_0 : std_logic ;
signal N_228_0 : std_logic ;
signal N_229_0 : std_logic ;
signal N_230_0 : std_logic ;
signal N_231_0 : std_logic ;
signal N_232_0 : std_logic ;
signal N_233_0 : std_logic ;
signal N_234_0 : std_logic ;
signal N_235_0 : std_logic ;
signal N_236_0 : std_logic ;
signal N_128 : std_logic ;
signal N_129 : std_logic ;
signal N_130 : std_logic ;
signal N_131 : std_logic ;
signal N_237_0 : std_logic ;
signal N_133 : std_logic ;
signal N_134 : std_logic ;
signal N_135 : std_logic ;
signal N_136 : std_logic ;
signal N_137 : std_logic ;
signal N_138 : std_logic ;
signal N_139 : std_logic ;
signal N_140 : std_logic ;
signal N_141 : std_logic ;
signal N_142 : std_logic ;
signal N_143 : std_logic ;
signal N_144 : std_logic ;
signal N_145 : std_logic ;
signal N_146 : std_logic ;
signal N_147 : std_logic ;
signal N_148 : std_logic ;
signal N_149 : std_logic ;
signal N_238_0 : std_logic ;
signal N_239_0 : std_logic ;
signal N_240_0 : std_logic ;
signal N_241_0 : std_logic ;
signal N_242_0 : std_logic ;
signal N_243_0 : std_logic ;
signal N_244_0 : std_logic ;
signal N_245_0 : std_logic ;
signal N_246_0 : std_logic ;
signal N_247_0 : std_logic ;
signal N_248_0 : std_logic ;
signal N_249_0 : std_logic ;
signal N_250_0 : std_logic ;
signal N_251_0 : std_logic ;
signal N_252_0 : std_logic ;
signal N_253_0 : std_logic ;
signal N_254_0 : std_logic ;
signal N_255_0 : std_logic ;
signal N_256_0 : std_logic ;
signal N_257_0 : std_logic ;
signal N_258_0 : std_logic ;
signal N_171 : std_logic ;
signal N_172 : std_logic ;
signal N_173 : std_logic ;
signal N_174 : std_logic ;
signal N_175 : std_logic ;
signal N_176 : std_logic ;
signal N_177 : std_logic ;
signal N_178 : std_logic ;
signal N_179 : std_logic ;
signal N_180 : std_logic ;
signal N_181 : std_logic ;
signal N_182 : std_logic ;
signal N_183 : std_logic ;
signal N_184 : std_logic ;
signal N_185 : std_logic ;
signal N_186 : std_logic ;
signal N_259_0 : std_logic ;
signal N_260_0 : std_logic ;
signal N_261_0 : std_logic ;
signal N_262_0 : std_logic ;
signal N_263_0 : std_logic ;
signal N_264_0 : std_logic ;
signal N_265_0 : std_logic ;
signal N_266_0 : std_logic ;
signal N_267_0 : std_logic ;
signal N_268_0 : std_logic ;
signal N_269_0 : std_logic ;
signal N_270_0 : std_logic ;
signal N_271_0 : std_logic ;
signal N_272_0 : std_logic ;
signal N_273_0 : std_logic ;
signal N_274_0 : std_logic ;
signal N_275_0 : std_logic ;
signal N_276_0 : std_logic ;
signal N_277_0 : std_logic ;
signal N_278_0 : std_logic ;
signal N_279_0 : std_logic ;
signal N_280_0 : std_logic ;
signal N_281_0 : std_logic ;
signal N_282_0 : std_logic ;
signal N_283 : std_logic ;
signal N_284 : std_logic ;
signal N_285 : std_logic ;
signal N_286 : std_logic ;
signal N_287 : std_logic ;
signal N_288 : std_logic ;
signal N_289 : std_logic ;
signal N_290 : std_logic ;
signal N_291 : std_logic ;
signal N_292 : std_logic ;
signal N_293 : std_logic ;
signal N_294 : std_logic ;
signal N_295 : std_logic ;
signal N_296 : std_logic ;
signal N_297 : std_logic ;
signal N_298 : std_logic ;
signal N_299 : std_logic ;
signal N_300 : std_logic ;
signal N_301 : std_logic ;
signal N_302 : std_logic ;
signal N_303 : std_logic ;
signal N_304 : std_logic ;
signal N_305 : std_logic ;
signal N_306 : std_logic ;
signal N_307 : std_logic ;
signal N_308 : std_logic ;
signal N_309 : std_logic ;
signal N_310 : std_logic ;
signal N_311 : std_logic ;
signal N_312 : std_logic ;
signal N_313 : std_logic ;
signal N_314 : std_logic ;
signal N_315 : std_logic ;
signal N_316 : std_logic ;
signal N_317 : std_logic ;
signal N_318 : std_logic ;
signal N_319 : std_logic ;
signal N_320 : std_logic ;
signal N_321 : std_logic ;
signal N_322 : std_logic ;
signal N_251 : std_logic ;
signal N_252 : std_logic ;
signal N_253 : std_logic ;
signal N_254 : std_logic ;
signal N_255 : std_logic ;
signal N_256 : std_logic ;
signal N_257 : std_logic ;
signal N_258 : std_logic ;
signal N_259 : std_logic ;
signal N_260 : std_logic ;
signal N_261 : std_logic ;
signal N_262 : std_logic ;
signal N_263 : std_logic ;
signal N_264 : std_logic ;
signal N_265 : std_logic ;
signal N_266 : std_logic ;
signal N_267 : std_logic ;
signal N_268 : std_logic ;
signal N_323 : std_logic ;
signal N_270 : std_logic ;
signal N_271 : std_logic ;
signal N_324 : std_logic ;
signal N_273 : std_logic ;
signal N_274 : std_logic ;
signal N_275 : std_logic ;
signal N_276 : std_logic ;
signal N_277 : std_logic ;
signal N_325 : std_logic ;
signal N_326 : std_logic ;
signal N_327 : std_logic ;
signal N_328 : std_logic ;
signal N_329 : std_logic ;
signal LADDER_FPGA_ADC_SELECT_N_I_I : std_logic ;
signal LEVEL_SHIFTER_DAC_LD_CS_N_I_I : std_logic ;
signal TEST_16HYBRIDES_X_I : std_logic ;
signal HOLDIN_ECHELLE_C_I : std_logic ;
signal LADDER_FPGA_RCLK_ECHELLE_I : std_logic ;
signal USB_READ_N_IN_I_I : std_logic ;
signal \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_I\ : std_logic ;
signal LADDER_FPGA_FIFO21_EMPTY_I : std_logic ;
signal UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I : std_logic ;
signal CLOCK80MHZ_ADCZ : std_logic ;
signal LEVEL_SHIFTER_DAC_LD_CS_NZ : std_logic ;
signal LEVEL_SHIFTER_DAC_SDIZ_0 : std_logic ;
signal LEVEL_SHIFTER_DAC_SCKZ : std_logic ;
signal LADDER_FPGA_SC_TDOZ : std_logic ;
signal FIBRE_TX_DISABLEZ : std_logic ;
signal TEST_16HYBRIDESZ : std_logic ;
signal HOLD_16HYBRIDESZ : std_logic ;
signal LADDER_FPGA_RCLK_16HYBRIDESZ : std_logic ;
signal USB_READ_NZ : std_logic ;
signal USB_WRITEZ : std_logic ;
signal DBG_LADDER_FPGA_SC_BYPASSZ : std_logic ;
component TRI1
port(
I0 :  in std_logic;
E :  in std_logic;
OUT0 :  out std_logic  );
end component;
component cycloneiii_crcblock_1s_cycloneiii_crcblock
port(
clk :  in std_logic;
shiftnld :  in std_logic;
ldsrc :  in std_logic;
crcerror :  out std_logic;
regout :  out std_logic  );
end component;
component mega_func_pll_40MHz_switchover_cycloneIII
port(
clock40mhz_xtal :  in std_logic;
clock40mhz_fpga :  in std_logic;
pll_40MHz_switchover_locked :  out std_logic;
data_out :  in std_logic;
reset_n_in_RNIGR9 :  in std_logic;
ladder_fpga_activeclock :  out std_logic;
clock40mhz_fpga_bad :  out std_logic;
clock40mhz_xtal_bad :  out std_logic;
ladder_fpga_clock40MHz_i :  out std_logic;
clock80mhz_adc_i :  out std_logic;
ladder_fpga_clock1MHz :  out std_logic;
ladder_fpga_clock1MHz_i :  out std_logic;
ladder_fpga_clock4MHz :  out std_logic;
ladder_fpga_clock4MHz_i :  out std_logic;
ladder_fpga_clock40MHz :  out std_logic;
c0_derived_clock_RNI2IJE_0 :  out std_logic;
clock80mhz_adc :  out std_logic;
c1_derived_clock_RNIDAU2_0 :  out std_logic  );
end component;
component tap_control
port(
sc_trstb_hybride_c_0 :  in std_logic;
ladder_fpga_sc_updateDR_configgen :  out std_logic;
G_1857 :  out std_logic;
G_1864 :  out std_logic;
G_1876 :  out std_logic;
G_1907 :  out std_logic;
G_1873 :  out std_logic;
G_1870 :  out std_logic;
G_1867 :  out std_logic;
G_1861 :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
data_out_3 :  in std_logic;
data_out_1_0 :  in std_logic;
data_out_2 :  in std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
etat_present_ret_0 :  out std_logic;
etat_present_ret :  out std_logic;
reset_bar :  out std_logic;
shiftDR :  out std_logic;
shiftIR :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic  );
end component;
component ir_5_bits
port(
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
data_out_1_0 :  out std_logic;
reset_bar :  in std_logic;
data_out_1 :  out std_logic;
scan_out_2 :  out std_logic;
data_out_0 :  out std_logic;
data_out :  out std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
G_1857 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftIR :  in std_logic  );
end component;
component dr_cell_4
port(
ladder_fpga_sc_tck_c_i :  in std_logic;
scan_out :  out std_logic;
shiftDR :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic  );
end component;
component dr_x_bits_8
port(
ladder_addr_c_0 :  in std_logic;
ladder_addr_c_2 :  in std_logic;
ladder_addr_c_1 :  in std_logic;
scan_out_6 :  out std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_32
port(
scan_out_28 :  in std_logic;
scan_out_21 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG
port(
card_ser_num_c_3 :  in std_logic;
card_ser_num_c_1 :  in std_logic;
card_ser_num_c_0 :  in std_logic;
card_ser_num_c_5 :  in std_logic;
card_ser_num_c_2 :  in std_logic;
card_ser_num_c_4 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
enable_latchup_n_7 :  in std_logic;
enable_latchup_n_6 :  in std_logic;
enable_latchup_n_5 :  in std_logic;
enable_latchup_n_4 :  in std_logic;
enable_latchup_n_3 :  in std_logic;
enable_latchup_n_2 :  in std_logic;
enable_latchup_n_1 :  in std_logic;
enable_latchup_n_0 :  in std_logic;
enable_latchup_n_15 :  in std_logic;
enable_latchup_n_14 :  in std_logic;
enable_latchup_n_13 :  in std_logic;
enable_latchup_n_12 :  in std_logic;
enable_latchup_n_11 :  in std_logic;
enable_latchup_n_10 :  in std_logic;
enable_latchup_n_9 :  in std_logic;
enable_latchup_n_8 :  in std_logic;
testin_echelle_c :  in std_logic;
data_out_0 :  in std_logic;
scan_out_17 :  out std_logic;
sc_serdes_ou_connec_c :  in std_logic;
clock40mhz_fpga_bad :  in std_logic;
fpga_serdes_ou_connec_c :  in std_logic;
clock40mhz_xtal_bad :  in std_logic;
ladder_fpga_activeclock :  in std_logic;
data_out :  in std_logic;
pll_40MHz_switchover_locked :  in std_logic;
debug_present_n_c :  in std_logic;
crc_error :  in std_logic;
xtal_en_c :  in std_logic;
holdin_echelle_c :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
spare_switch_c :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG
port(
scan_out_19 :  out std_logic;
scan_out_17 :  in std_logic;
scan_out_2 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_init_24
port(
data_out_23 :  out std_logic;
data_out_22 :  out std_logic;
data_out_21 :  out std_logic;
data_out_20 :  out std_logic;
data_out_19 :  out std_logic;
data_out_18 :  out std_logic;
data_out_17 :  out std_logic;
data_out_16 :  out std_logic;
data_out_15 :  out std_logic;
data_out_14 :  out std_logic;
data_out_13 :  out std_logic;
scan_out_16 :  out std_logic;
data_out_12 :  out std_logic;
data_out_11 :  out std_logic;
data_out_10 :  out std_logic;
data_out_9 :  out std_logic;
data_out_8 :  out std_logic;
data_out_7 :  out std_logic;
data_out_6 :  out std_logic;
data_out_5 :  out std_logic;
data_out_4 :  out std_logic;
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
data_out_0 :  out std_logic;
reset_bar :  in std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
G_1861 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out_1 :  out std_logic  );
end component;
component dr_x_bits_init_16
port(
level_shifter_dac_load :  out std_logic;
data_out_5 :  out std_logic;
data_out_4 :  out std_logic;
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
data_out_1 :  out std_logic;
data_out_0 :  out std_logic;
scan_out_4 :  out std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
reset_bar :  in std_logic;
G_1864 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_init_20
port(
data_out_20 :  out std_logic;
data_out_19 :  out std_logic;
data_out_4_8 :  out std_logic;
data_out_18 :  out std_logic;
data_out_4_7 :  out std_logic;
data_out_17 :  out std_logic;
scan_out_18 :  out std_logic;
data_out_4_6 :  out std_logic;
data_out_16 :  out std_logic;
data_out_15 :  out std_logic;
data_out_14 :  out std_logic;
data_out_13 :  out std_logic;
data_out_4_5 :  out std_logic;
data_out_12 :  out std_logic;
data_out_4_4 :  out std_logic;
data_out_11 :  out std_logic;
data_out_4_3 :  out std_logic;
data_out_10 :  out std_logic;
data_out_4_2 :  out std_logic;
data_out_9 :  out std_logic;
data_out_8 :  out std_logic;
data_out_7 :  out std_logic;
data_out_4_1 :  out std_logic;
data_out_6 :  out std_logic;
data_out_5 :  out std_logic;
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
data_out_4_0 :  out std_logic;
data_out_0 :  out std_logic;
reset_bar :  in std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
G_1867 :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic;
data_out_4 :  out std_logic;
data_out_1 :  out std_logic  );
end component;
component mux_tdo
port(
scan_out_11 :  in std_logic;
scan_out_10 :  in std_logic;
scan_out_9 :  in std_logic;
scan_out_8 :  in std_logic;
scan_out_7 :  in std_logic;
scan_out_6 :  in std_logic;
data_out_3 :  in std_logic;
dr_scan_out_31 :  out std_logic;
data_out_2 :  in std_logic;
data_out_1_0 :  in std_logic;
data_out_1 :  in std_logic;
scan_out_5 :  in std_logic;
scan_out_4 :  in std_logic;
scan_out_3 :  in std_logic;
scan_out_2 :  in std_logic;
scan_out_1 :  in std_logic;
scan_out_0 :  in std_logic;
data_out_0 :  in std_logic;
data_out :  in std_logic;
scan_out :  in std_logic  );
end component;
component mux_2_1
port(
dr_scan_out_31 :  in std_logic;
shiftIR :  in std_logic;
scan_out :  in std_logic;
z_x :  out std_logic  );
end component;
component dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0
port(
ff2_14 :  out std_logic;
ff2_13 :  out std_logic;
ff2_12 :  out std_logic;
ff2_11 :  out std_logic;
ff2_10 :  out std_logic;
ff2_9 :  out std_logic;
ff2_8 :  out std_logic;
scan_out_12 :  out std_logic;
ff2_7 :  out std_logic;
ff2_6 :  out std_logic;
ff2_5 :  out std_logic;
ff2_4 :  out std_logic;
ff2_3 :  out std_logic;
ff2_2 :  out std_logic;
ff2_1 :  out std_logic;
ff2_0 :  out std_logic;
ff2 :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
G_1870 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE
port(
data_out_14 :  out std_logic;
data_out_13 :  out std_logic;
data_out_12 :  out std_logic;
data_out_11 :  out std_logic;
data_out_10 :  out std_logic;
data_out_9 :  out std_logic;
data_out_8 :  out std_logic;
data_out_7 :  out std_logic;
data_out_6 :  out std_logic;
data_out_5 :  out std_logic;
data_out_4 :  out std_logic;
data_out_3 :  out std_logic;
data_out_2 :  out std_logic;
scan_out_4 :  out std_logic;
data_out_1 :  out std_logic;
data_out_0 :  out std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
reset_bar :  in std_logic;
G_1873 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS
port(
pilotage_n_14 :  in std_logic;
pilotage_n_13 :  in std_logic;
pilotage_n_12 :  in std_logic;
pilotage_n_11 :  in std_logic;
pilotage_n_10 :  in std_logic;
pilotage_n_9 :  in std_logic;
pilotage_n_8 :  in std_logic;
pilotage_n_7 :  in std_logic;
pilotage_n_6 :  in std_logic;
pilotage_n_5 :  in std_logic;
pilotage_n_4 :  in std_logic;
pilotage_n_3 :  in std_logic;
pilotage_n_2 :  in std_logic;
scan_out_4 :  out std_logic;
pilotage_n_1 :  in std_logic;
pilotage_n_0 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
pilotage_n :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_2
port(
data_out_0 :  out std_logic;
scan_out_0 :  out std_logic;
data_out :  out std_logic;
ladder_fpga_sc_updateDR_configgen :  in std_logic;
G_1876 :  in std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component dr_x_bits_48
port(
temperature0_4 :  in std_logic;
temperature0_7 :  in std_logic;
temperature0_11 :  in std_logic;
temperature0_3 :  in std_logic;
temperature0_10 :  in std_logic;
temperature0_9 :  in std_logic;
temperature0_8 :  in std_logic;
temperature0_0 :  in std_logic;
temperature0_1 :  in std_logic;
temperature0_5 :  in std_logic;
temperature0_6 :  in std_logic;
temperature0_2 :  in std_logic;
temperature1_3 :  in std_logic;
temperature1_5 :  in std_logic;
temperature1_4 :  in std_logic;
temperature1_8 :  in std_logic;
temperature1_11 :  in std_logic;
temperature1_10 :  in std_logic;
temperature1_2 :  in std_logic;
temperature1_0 :  in std_logic;
temperature1_6 :  in std_logic;
temperature1_7 :  in std_logic;
temperature1_9 :  in std_logic;
temperature1_1 :  in std_logic;
temperature2_4 :  in std_logic;
temperature2_5 :  in std_logic;
temperature2_6 :  in std_logic;
temperature2_7 :  in std_logic;
temperature2_0 :  in std_logic;
temperature2_11 :  in std_logic;
temperature2_1 :  in std_logic;
temperature2_9 :  in std_logic;
temperature2_3 :  in std_logic;
temperature2_8 :  in std_logic;
temperature2_10 :  in std_logic;
temperature2_2 :  in std_logic;
temperature3_9 :  in std_logic;
temperature3_10 :  in std_logic;
temperature3_7 :  in std_logic;
temperature3_5 :  in std_logic;
temperature3_6 :  in std_logic;
temperature3_1 :  in std_logic;
temperature3_0 :  in std_logic;
temperature3_2 :  in std_logic;
temperature3_8 :  in std_logic;
temperature3_3 :  in std_logic;
temperature3_4 :  in std_logic;
temperature3_11 :  in std_logic;
scan_out_24 :  out std_logic;
ladder_fpga_sc_tdi_c :  in std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
etat_present_ret_0 :  in std_logic;
shiftDR :  in std_logic;
ladder_fpga_sc_tck_c_i :  in std_logic  );
end component;
component gestion_hybrides_v4
port(
ladder_fpga_event_controller_state_0 :  in std_logic;
latchup_hybride_c_0 :  in std_logic;
latchup_hybride_c_1 :  in std_logic;
latchup_hybride_c_2 :  in std_logic;
latchup_hybride_c_3 :  in std_logic;
latchup_hybride_c_4 :  in std_logic;
latchup_hybride_c_5 :  in std_logic;
latchup_hybride_c_6 :  in std_logic;
latchup_hybride_c_7 :  in std_logic;
latchup_hybride_c_8 :  in std_logic;
latchup_hybride_c_9 :  in std_logic;
latchup_hybride_c_10 :  in std_logic;
latchup_hybride_c_11 :  in std_logic;
latchup_hybride_c_12 :  in std_logic;
latchup_hybride_c_13 :  in std_logic;
latchup_hybride_c_14 :  in std_logic;
latchup_hybride_c_15 :  in std_logic;
enable_latchup_n_15 :  out std_logic;
enable_latchup_n_14 :  out std_logic;
enable_latchup_n_13 :  out std_logic;
enable_latchup_n_12 :  out std_logic;
enable_latchup_n_11 :  out std_logic;
enable_latchup_n_10 :  out std_logic;
enable_latchup_n_9 :  out std_logic;
enable_latchup_n_8 :  out std_logic;
enable_latchup_n_7 :  out std_logic;
enable_latchup_n_6 :  out std_logic;
enable_latchup_n_5 :  out std_logic;
enable_latchup_n_4 :  out std_logic;
enable_latchup_n_3 :  out std_logic;
enable_latchup_n_2 :  out std_logic;
enable_latchup_n_1 :  out std_logic;
enable_latchup_n_0 :  out std_logic;
sc_tdo_hybride_c_6 :  in std_logic;
sc_tdo_hybride_c_2 :  in std_logic;
sc_tdo_hybride_c_14 :  in std_logic;
sc_tdo_hybride_c_12 :  in std_logic;
sc_tdo_hybride_c_5 :  in std_logic;
sc_tdo_hybride_c_7 :  in std_logic;
sc_tdo_hybride_c_3 :  in std_logic;
sc_tdo_hybride_c_1 :  in std_logic;
sc_tdo_hybride_c_4 :  in std_logic;
sc_tdo_hybride_c_0 :  in std_logic;
sc_tdo_hybride_c_15 :  in std_logic;
sc_tdo_hybride_c_11 :  in std_logic;
sc_tdo_hybride_c_10 :  in std_logic;
sc_tdo_hybride_c_8 :  in std_logic;
sc_tdo_hybride_c_9 :  in std_logic;
sc_tdo_hybride_c_13 :  in std_logic;
tokenin_hyb_14 :  out std_logic;
sc_tdi_hyb_14 :  out std_logic;
data_out_19 :  in std_logic;
sc_tms_hyb_x_11 :  out std_logic;
sc_tck_hyb_x_11 :  out std_logic;
tokenin_hyb_13 :  out std_logic;
data_out_18 :  in std_logic;
sc_tdi_hyb_13 :  out std_logic;
sc_tck_hyb_x_10 :  out std_logic;
sc_tms_hyb_x_10 :  out std_logic;
tokenin_hyb_12 :  out std_logic;
sc_tdi_hyb_12 :  out std_logic;
data_out_17 :  in std_logic;
sc_tms_hyb_x_9 :  out std_logic;
sc_tck_hyb_x_9 :  out std_logic;
tokenin_hyb_11 :  out std_logic;
data_out_16 :  in std_logic;
sc_tdi_hyb_11 :  out std_logic;
sc_tck_hyb_x_8 :  out std_logic;
sc_tms_hyb_x_8 :  out std_logic;
tokenin_hyb_10 :  out std_logic;
sc_tms_hyb_1 :  out std_logic;
sc_tck_hyb_1 :  out std_logic;
data_out_15 :  in std_logic;
sc_tdi_hyb_10 :  out std_logic;
tokenin_hyb_9 :  out std_logic;
data_out_14 :  in std_logic;
sc_tdi_hyb_9 :  out std_logic;
sc_tck_hyb_x_7 :  out std_logic;
sc_tms_hyb_x_7 :  out std_logic;
tokenin_hyb_8 :  out std_logic;
data_out_13 :  in std_logic;
sc_tdi_hyb_8 :  out std_logic;
sc_tms_hyb_x_6 :  out std_logic;
sc_tck_hyb_x_6 :  out std_logic;
tokenin_hyb_7 :  out std_logic;
sc_tdi_hyb_7 :  out std_logic;
data_out_12 :  in std_logic;
sc_tms_hyb_x_5 :  out std_logic;
sc_tck_hyb_x_5 :  out std_logic;
tokenin_hyb_6 :  out std_logic;
data_out_11 :  in std_logic;
sc_tdi_hyb_6 :  out std_logic;
sc_tck_hyb_x_4 :  out std_logic;
sc_tms_hyb_x_4 :  out std_logic;
tokenin_hyb_5 :  out std_logic;
data_out_10 :  in std_logic;
sc_tms_hyb_0 :  out std_logic;
sc_tck_hyb_0 :  out std_logic;
sc_tdi_hyb_5 :  out std_logic;
tokenin_hyb_4 :  out std_logic;
sc_tdi_hyb_4 :  out std_logic;
data_out_9 :  in std_logic;
sc_tms_hyb_x_3 :  out std_logic;
sc_tck_hyb_x_3 :  out std_logic;
tokenin_hyb_3 :  out std_logic;
sc_tdi_hyb_3 :  out std_logic;
data_out_8 :  in std_logic;
sc_tck_hyb_x_2 :  out std_logic;
sc_tms_hyb_x_2 :  out std_logic;
tokenin_hyb_2 :  out std_logic;
sc_tdi_hyb_2 :  out std_logic;
data_out_7 :  in std_logic;
sc_tms_hyb_x_1 :  out std_logic;
sc_tck_hyb_x_1 :  out std_logic;
tokenin_hyb_1 :  out std_logic;
data_out_6 :  in std_logic;
sc_tdi_hyb_1 :  out std_logic;
sc_tck_hyb_x_0 :  out std_logic;
sc_tms_hyb_x_0 :  out std_logic;
tokenin_hyb_0 :  out std_logic;
data_out_5 :  in std_logic;
sc_tms_hyb :  out std_logic;
sc_tck_hyb :  out std_logic;
sc_tdi_hyb_0 :  out std_logic;
tokenin_hyb :  out std_logic;
data_out_4 :  in std_logic;
sc_tdi_hyb :  out std_logic;
data_out_3 :  in std_logic;
sc_tms_hyb_x :  out std_logic;
ladder_fpga_sc_tms_c :  in std_logic;
sc_tck_hyb_x :  out std_logic;
G_1907 :  in std_logic;
ff2_14 :  in std_logic;
ladder_fpga_sc_tck_c_i :  out std_logic;
ff2_13 :  in std_logic;
ff2_12 :  in std_logic;
ff2_11 :  in std_logic;
ff2_10 :  in std_logic;
ff2_9 :  in std_logic;
ff2_8 :  in std_logic;
ff2_7 :  in std_logic;
ff2_6 :  in std_logic;
ff2_5 :  in std_logic;
ff2_4 :  in std_logic;
ff2_3 :  in std_logic;
ff2_2 :  in std_logic;
ff2_1 :  in std_logic;
ff2_0 :  in std_logic;
ff2 :  in std_logic;
pilotage_n_14 :  out std_logic;
ladder_fpga_sc_tck_c :  in std_logic;
pilotage_n_13 :  out std_logic;
pilotage_n_12 :  out std_logic;
pilotage_n_11 :  out std_logic;
pilotage_n_10 :  out std_logic;
pilotage_n_9 :  out std_logic;
pilotage_n_8 :  out std_logic;
pilotage_n_7 :  out std_logic;
pilotage_n_6 :  out std_logic;
pilotage_n_5 :  out std_logic;
pilotage_n_4 :  out std_logic;
pilotage_n_3 :  out std_logic;
pilotage_n_2 :  out std_logic;
pilotage_n_1 :  out std_logic;
pilotage_n_0 :  out std_logic;
pilotage_n :  out std_logic;
data_out_2 :  in std_logic;
tdo_echelle_15 :  out std_logic;
data_out_1 :  in std_logic;
data_out_0 :  in std_logic;
z_x :  in std_logic;
data_out :  in std_logic  );
end component;
component shiftreg
port(
data_serial_m_x_0 :  in std_logic;
adc_results_9_9 :  out std_logic;
adc_results_9_8 :  out std_logic;
adc_results_9_7 :  out std_logic;
adc_results_9_6 :  out std_logic;
adc_results_9_5 :  out std_logic;
adc_results_9_4 :  out std_logic;
adc_results_9_3 :  out std_logic;
adc_results_9_2 :  out std_logic;
adc_results_9_1 :  out std_logic;
adc_results_9_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_1
port(
data_serial_m_x_0 :  in std_logic;
adc_results_2_9 :  out std_logic;
adc_results_2_8 :  out std_logic;
adc_results_2_7 :  out std_logic;
adc_results_2_6 :  out std_logic;
adc_results_2_5 :  out std_logic;
adc_results_2_4 :  out std_logic;
adc_results_2_3 :  out std_logic;
adc_results_2_2 :  out std_logic;
adc_results_2_1 :  out std_logic;
adc_results_2_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_2
port(
data_serial_m_x_0 :  in std_logic;
adc_results_10_9 :  out std_logic;
adc_results_10_8 :  out std_logic;
adc_results_10_7 :  out std_logic;
adc_results_10_6 :  out std_logic;
adc_results_10_5 :  out std_logic;
adc_results_10_4 :  out std_logic;
adc_results_10_3 :  out std_logic;
adc_results_10_2 :  out std_logic;
adc_results_10_1 :  out std_logic;
adc_results_10_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_3
port(
data_serial_m_x_0 :  in std_logic;
adc_results_3_9 :  out std_logic;
adc_results_3_8 :  out std_logic;
adc_results_3_7 :  out std_logic;
adc_results_3_6 :  out std_logic;
adc_results_3_5 :  out std_logic;
adc_results_3_4 :  out std_logic;
adc_results_3_3 :  out std_logic;
adc_results_3_2 :  out std_logic;
adc_results_3_1 :  out std_logic;
adc_results_3_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_4
port(
data_serial_m_x_0 :  in std_logic;
adc_results_7_9 :  out std_logic;
adc_results_7_8 :  out std_logic;
adc_results_7_7 :  out std_logic;
adc_results_7_6 :  out std_logic;
adc_results_7_5 :  out std_logic;
adc_results_7_4 :  out std_logic;
adc_results_7_3 :  out std_logic;
adc_results_7_2 :  out std_logic;
adc_results_7_1 :  out std_logic;
adc_results_7_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_5
port(
data_serial_m_x_0 :  in std_logic;
adc_results_0_9 :  out std_logic;
adc_results_0_8 :  out std_logic;
adc_results_0_7 :  out std_logic;
adc_results_0_6 :  out std_logic;
adc_results_0_5 :  out std_logic;
adc_results_0_4 :  out std_logic;
adc_results_0_3 :  out std_logic;
adc_results_0_2 :  out std_logic;
adc_results_0_1 :  out std_logic;
adc_results_0_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_6
port(
data_serial_m_x_0 :  in std_logic;
adc_results_8_9 :  out std_logic;
adc_results_8_8 :  out std_logic;
adc_results_8_7 :  out std_logic;
adc_results_8_6 :  out std_logic;
adc_results_8_5 :  out std_logic;
adc_results_8_4 :  out std_logic;
adc_results_8_3 :  out std_logic;
adc_results_8_2 :  out std_logic;
adc_results_8_1 :  out std_logic;
adc_results_8_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_7
port(
data_serial_m_x_0 :  in std_logic;
adc_results_1_9 :  out std_logic;
adc_results_1_8 :  out std_logic;
adc_results_1_7 :  out std_logic;
adc_results_1_6 :  out std_logic;
adc_results_1_5 :  out std_logic;
adc_results_1_4 :  out std_logic;
adc_results_1_3 :  out std_logic;
adc_results_1_2 :  out std_logic;
adc_results_1_1 :  out std_logic;
adc_results_1_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_8
port(
data_serial_m_x_0 :  in std_logic;
adc_results_12_9 :  out std_logic;
adc_results_12_8 :  out std_logic;
adc_results_12_7 :  out std_logic;
adc_results_12_6 :  out std_logic;
adc_results_12_5 :  out std_logic;
adc_results_12_4 :  out std_logic;
adc_results_12_3 :  out std_logic;
adc_results_12_2 :  out std_logic;
adc_results_12_1 :  out std_logic;
adc_results_12_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_9
port(
data_serial_m_x_0 :  in std_logic;
adc_results_5_9 :  out std_logic;
adc_results_5_8 :  out std_logic;
adc_results_5_7 :  out std_logic;
adc_results_5_6 :  out std_logic;
adc_results_5_5 :  out std_logic;
adc_results_5_4 :  out std_logic;
adc_results_5_3 :  out std_logic;
adc_results_5_2 :  out std_logic;
adc_results_5_1 :  out std_logic;
adc_results_5_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_10
port(
data_serial_m_x_0 :  in std_logic;
adc_results_11_9 :  out std_logic;
adc_results_11_8 :  out std_logic;
adc_results_11_7 :  out std_logic;
adc_results_11_6 :  out std_logic;
adc_results_11_5 :  out std_logic;
adc_results_11_4 :  out std_logic;
adc_results_11_3 :  out std_logic;
adc_results_11_2 :  out std_logic;
adc_results_11_1 :  out std_logic;
adc_results_11_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_11
port(
data_serial_m_x_0 :  in std_logic;
adc_results_4_9 :  out std_logic;
adc_results_4_8 :  out std_logic;
adc_results_4_7 :  out std_logic;
adc_results_4_6 :  out std_logic;
adc_results_4_5 :  out std_logic;
adc_results_4_4 :  out std_logic;
adc_results_4_3 :  out std_logic;
adc_results_4_2 :  out std_logic;
adc_results_4_1 :  out std_logic;
adc_results_4_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_12
port(
data_serial_m_x_0 :  in std_logic;
adc_results_13_9 :  out std_logic;
adc_results_13_8 :  out std_logic;
adc_results_13_7 :  out std_logic;
adc_results_13_6 :  out std_logic;
adc_results_13_5 :  out std_logic;
adc_results_13_4 :  out std_logic;
adc_results_13_3 :  out std_logic;
adc_results_13_2 :  out std_logic;
adc_results_13_1 :  out std_logic;
adc_results_13_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_13
port(
data_serial_m_x_0 :  in std_logic;
adc_results_6_9 :  out std_logic;
adc_results_6_8 :  out std_logic;
adc_results_6_7 :  out std_logic;
adc_results_6_6 :  out std_logic;
adc_results_6_5 :  out std_logic;
adc_results_6_4 :  out std_logic;
adc_results_6_3 :  out std_logic;
adc_results_6_2 :  out std_logic;
adc_results_6_1 :  out std_logic;
adc_results_6_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_14
port(
data_serial_m_x_0 :  in std_logic;
adc_results_15_9 :  out std_logic;
adc_results_15_8 :  out std_logic;
adc_results_15_7 :  out std_logic;
adc_results_15_6 :  out std_logic;
adc_results_15_5 :  out std_logic;
adc_results_15_4 :  out std_logic;
adc_results_15_3 :  out std_logic;
adc_results_15_2 :  out std_logic;
adc_results_15_1 :  out std_logic;
adc_results_15_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component shiftreg_15
port(
data_serial_m_x_0 :  in std_logic;
adc_results_14_9 :  out std_logic;
adc_results_14_8 :  out std_logic;
adc_results_14_7 :  out std_logic;
adc_results_14_6 :  out std_logic;
adc_results_14_5 :  out std_logic;
adc_results_14_4 :  out std_logic;
adc_results_14_3 :  out std_logic;
adc_results_14_2 :  out std_logic;
adc_results_14_1 :  out std_logic;
adc_results_14_0 :  out std_logic;
ladder_fpga_usb_wr :  in std_logic;
shiftreg_clr_i_RNI0NH1 :  in std_logic;
clock80mhz_adc :  in std_logic  );
end component;
component mega_func_fifo21x32_cycloneIII
port(
ladder_fpga_fifo21_input_20 :  in std_logic;
ladder_fpga_fifo21_input_19 :  in std_logic;
ladder_fpga_fifo21_input_18 :  in std_logic;
ladder_fpga_fifo21_input_17 :  in std_logic;
ladder_fpga_fifo21_input_16 :  in std_logic;
ladder_fpga_fifo21_input_15 :  in std_logic;
ladder_fpga_fifo21_input_14 :  in std_logic;
ladder_fpga_fifo21_input_13 :  in std_logic;
ladder_fpga_fifo21_input_12 :  in std_logic;
ladder_fpga_fifo21_input_11 :  in std_logic;
ladder_fpga_fifo21_input_10 :  in std_logic;
ladder_fpga_fifo21_input_9 :  in std_logic;
ladder_fpga_fifo21_input_8 :  in std_logic;
ladder_fpga_fifo21_input_7 :  in std_logic;
ladder_fpga_fifo21_input_6 :  in std_logic;
ladder_fpga_fifo21_input_5 :  in std_logic;
ladder_fpga_fifo21_input_4 :  in std_logic;
ladder_fpga_fifo21_input_3 :  in std_logic;
ladder_fpga_fifo21_input_2 :  in std_logic;
ladder_fpga_fifo21_input_1 :  in std_logic;
ladder_fpga_fifo21_input_0 :  in std_logic;
ladder_fpga_packer_dataout_20 :  out std_logic;
ladder_fpga_packer_dataout_19 :  out std_logic;
ladder_fpga_packer_dataout_18 :  out std_logic;
ladder_fpga_packer_dataout_17 :  out std_logic;
ladder_fpga_packer_dataout_16 :  out std_logic;
ladder_fpga_packer_dataout_15 :  out std_logic;
ladder_fpga_packer_dataout_14 :  out std_logic;
ladder_fpga_packer_dataout_13 :  out std_logic;
ladder_fpga_packer_dataout_12 :  out std_logic;
ladder_fpga_packer_dataout_11 :  out std_logic;
ladder_fpga_packer_dataout_10 :  out std_logic;
ladder_fpga_packer_dataout_9 :  out std_logic;
ladder_fpga_packer_dataout_8 :  out std_logic;
ladder_fpga_packer_dataout_7 :  out std_logic;
ladder_fpga_packer_dataout_6 :  out std_logic;
ladder_fpga_packer_dataout_5 :  out std_logic;
ladder_fpga_packer_dataout_4 :  out std_logic;
ladder_fpga_packer_dataout_3 :  out std_logic;
ladder_fpga_packer_dataout_2 :  out std_logic;
ladder_fpga_packer_dataout_1 :  out std_logic;
ladder_fpga_packer_dataout_0 :  out std_logic;
ladder_fpga_fifo21_wr :  in std_logic;
ladder_fpga_clock40MHz :  in std_logic;
reset_n_in_RNIGR9 :  in std_logic;
ladder_fpga_fifo21_rd_iv_i_m4 :  in std_logic;
clock80mhz_adc :  in std_logic;
ladder_fpga_fifo21_empty :  out std_logic;
dcfifo_component_RNI4RFA :  out std_logic  );
end component;
component mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb
port(
ladder_fpga_fifo8_to_usb_input_7 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_6 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_5 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_4 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_3 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_2 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_1 :  in std_logic;
ladder_fpga_fifo8_to_usb_input_0 :  in std_logic;
usb_tx_data_7 :  out std_logic;
usb_tx_data_6 :  out std_logic;
usb_tx_data_5 :  out std_logic;
usb_tx_data_4 :  out std_logic;
usb_tx_data_3 :  out std_logic;
usb_tx_data_2 :  out std_logic;
usb_tx_data_1 :  out std_logic;
usb_tx_data_0 :  out std_logic;
ladder_fpga_fifo8_to_usb_wr :  in std_logic;
ladder_fpga_clock1MHz :  in std_logic;
reset_n_in_RNIGR9 :  in std_logic;
usb_write_n_in_i :  in std_logic;
ladder_fpga_fifo8_to_usb_empty :  out std_logic;
ladder_fpga_clock40MHz :  in std_logic  );
end component;
component mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb
port(
usb_data_7 :  in std_logic;
usb_data_6 :  in std_logic;
usb_data_5 :  in std_logic;
usb_data_4 :  in std_logic;
usb_data_3 :  in std_logic;
usb_data_2 :  in std_logic;
usb_data_1 :  in std_logic;
usb_data_0 :  in std_logic;
ladder_fpga_fifo8_from_usb_output_7 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_6 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_4 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_3 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_2 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_1 :  out std_logic;
ladder_fpga_fifo8_from_usb_output_0 :  out std_logic;
usb_read_n_in_i :  in std_logic;
ladder_fpga_clock40MHz :  in std_logic;
ladder_fpga_fifo8_from_usb_full :  out std_logic;
reset_n_in_RNIGR9 :  in std_logic;
ladder_fpga_fifo8_from_usb_rd :  in std_logic;
ladder_fpga_fifo8_from_usb_empty :  out std_logic;
ladder_fpga_clock1MHz :  in std_logic  );
end component;
component mesure_temperature
port(
temperature0_0 :  out std_logic;
temperature0_1 :  out std_logic;
temperature0_2 :  out std_logic;
temperature0_3 :  out std_logic;
temperature0_4 :  out std_logic;
temperature0_5 :  out std_logic;
temperature0_6 :  out std_logic;
temperature0_7 :  out std_logic;
temperature0_8 :  out std_logic;
temperature0_9 :  out std_logic;
temperature0_10 :  out std_logic;
temperature0_11 :  out std_logic;
temperature1_0 :  out std_logic;
temperature1_1 :  out std_logic;
temperature1_2 :  out std_logic;
temperature1_3 :  out std_logic;
temperature1_4 :  out std_logic;
temperature1_5 :  out std_logic;
temperature1_6 :  out std_logic;
temperature1_7 :  out std_logic;
temperature1_8 :  out std_logic;
temperature1_9 :  out std_logic;
temperature1_10 :  out std_logic;
temperature1_11 :  out std_logic;
temperature2_0 :  out std_logic;
temperature2_1 :  out std_logic;
temperature2_2 :  out std_logic;
temperature2_3 :  out std_logic;
temperature2_4 :  out std_logic;
temperature2_5 :  out std_logic;
temperature2_6 :  out std_logic;
temperature2_7 :  out std_logic;
temperature2_8 :  out std_logic;
temperature2_9 :  out std_logic;
temperature2_10 :  out std_logic;
temperature2_11 :  out std_logic;
temperature3_0 :  out std_logic;
temperature3_1 :  out std_logic;
temperature3_2 :  out std_logic;
temperature3_3 :  out std_logic;
temperature3_4 :  out std_logic;
temperature3_5 :  out std_logic;
temperature3_6 :  out std_logic;
temperature3_7 :  out std_logic;
temperature3_8 :  out std_logic;
temperature3_9 :  out std_logic;
temperature3_10 :  out std_logic;
temperature3_11 :  out std_logic;
sc_trstb_hybride_c_0 :  in std_logic;
temperature_out_e :  out std_logic;
temperature_c :  in std_logic;
ladder_fpga_clock4MHz :  in std_logic  );
end component;
begin
VCC <= '1';
GND <= '0';
\USB_DATA_1_7_\: TRI1 port map (
I0 => USB_TX_DATA(7),
E => USB_WRITE_N_IN_I,
OUT0 => usb_data(7));
\USB_DATA_1_6_\: TRI1 port map (
I0 => USB_TX_DATA(6),
E => USB_WRITE_N_IN_I,
OUT0 => usb_data(6));
\USB_DATA_1_5_\: TRI1 port map (
I0 => USB_TX_DATA(5),
E => USB_WRITE_N_IN_I,
OUT0 => usb_data(5));
\USB_DATA_1_4_\: TRI1 port map (
I0 => USB_TX_DATA(4),
E => USB_WRITE_N_IN_I,
OUT0 => usb_data(4));
\USB_DATA_1_3_\: TRI1 port map (
I0 => USB_TX_DATA(3),
E => USB_WRITE_N_IN_I,
OUT0 => usb_data(3));
\USB_DATA_1_2_\: TRI1 port map (
I0 => USB_TX_DATA(2),
E => USB_WRITE_N_IN_I,
OUT0 => usb_data(2));
\USB_DATA_1_1_\: TRI1 port map (
I0 => USB_TX_DATA(1),
E => USB_WRITE_N_IN_I,
OUT0 => usb_data(1));
\USB_DATA_1_0_\: TRI1 port map (
I0 => USB_TX_DATA(0),
E => USB_WRITE_N_IN_I,
OUT0 => usb_data(0));
\LADDER_FPGA_NBR_HOLD_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(0),
d => LADDER_FPGA_NBR_HOLD_C0_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(1),
d => LADDER_FPGA_NBR_HOLD_C1_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(2),
d => LADDER_FPGA_NBR_HOLD_C2_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(3),
d => LADDER_FPGA_NBR_HOLD_C3_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(4),
d => LADDER_FPGA_NBR_HOLD_C4_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(5),
d => LADDER_FPGA_NBR_HOLD_C5_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(6),
d => LADDER_FPGA_NBR_HOLD_C6_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(7),
d => LADDER_FPGA_NBR_HOLD_C7_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(8),
d => LADDER_FPGA_NBR_HOLD_C8_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(9),
d => LADDER_FPGA_NBR_HOLD_C9_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(10),
d => LADDER_FPGA_NBR_HOLD_C10_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_HOLD_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_HOLD(11),
d => LADDER_FPGA_NBR_HOLD_C11_COMBOUT,
clk => HOLDIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(0),
d => LADDER_FPGA_NBR_TEST_C0_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(1),
d => LADDER_FPGA_NBR_TEST_C1_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(2),
d => LADDER_FPGA_NBR_TEST_C2_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(3),
d => LADDER_FPGA_NBR_TEST_C3_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(4),
d => LADDER_FPGA_NBR_TEST_C4_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(5),
d => LADDER_FPGA_NBR_TEST_C5_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(6),
d => LADDER_FPGA_NBR_TEST_C6_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(7),
d => LADDER_FPGA_NBR_TEST_C7_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(8),
d => LADDER_FPGA_NBR_TEST_C8_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(9),
d => LADDER_FPGA_NBR_TEST_C9_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(10),
d => LADDER_FPGA_NBR_TEST_C10_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TEST_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TEST(11),
d => LADDER_FPGA_NBR_TEST_C11_COMBOUT,
clk => TESTIN_ECHELLE_C,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_DELAY_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_DELAY\(0),
d => \ACQUIRE_ADCS.N_DELAY_C0_COMBOUT\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_DELAY_0_SQMUXA,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_DELAY_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_DELAY\(1),
d => \ACQUIRE_ADCS.N_DELAY_C1_COMBOUT\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_DELAY_0_SQMUXA,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_DELAY_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_DELAY\(2),
d => \ACQUIRE_ADCS.N_DELAY_C2_COMBOUT\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_DELAY_0_SQMUXA,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_DELAY_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_DELAY\(3),
d => \ACQUIRE_ADCS.N_DELAY_C3_COMBOUT\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_DELAY_0_SQMUXA,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_DELAY_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_DELAY\(4),
d => \ACQUIRE_ADCS.N_DELAY_C4_COMBOUT\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_DELAY_0_SQMUXA,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_DELAY_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_DELAY\(5),
d => \ACQUIRE_ADCS.N_DELAY_C5_COMBOUT\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_DELAY_0_SQMUXA,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_DELAY_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_DELAY\(6),
d => \ACQUIRE_ADCS.N_DELAY_C6_COMBOUT\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_DELAY_0_SQMUXA,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(0),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_1_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(2),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_2_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_3_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_4_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0\(5),
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_6_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_7_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_8_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_9_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_10_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_11_I\,
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0\(12),
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_NBR_RCLK_ECHELLE_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
d => LADDER_FPGA_NBR_RCLK_ECHELLE_C13_COMBOUT,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
asdata => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0\(13),
sload => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\N_ADC_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => N_ADC(3),
d => N_ADC_E3_0_G3,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_ADC_E1_0_G0_E,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\N_ADC_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => N_ADC(2),
d => N_ADC_E2_0_G3,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_ADC_E1_0_G0_E,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\N_ADC_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => N_ADC(1),
d => N_ADC_E1_0_G3,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_ADC_E1_0_G0_E,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\N_ADC_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => N_ADC(0),
d => N_ADC_E0_0_G0_I_X4,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => N_ADC_E1_0_G0_E,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_PREAMBLE_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_PREAMBLE\(3),
d => \ACQUIRE_ADCS.N_PREAMBLE_N3_0_G0_I\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_PREAMBLE_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_PREAMBLE\(2),
d => \ACQUIRE_ADCS.N_PREAMBLE_N2_0_G0_I\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_PREAMBLE_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_PREAMBLE\(1),
d => \ACQUIRE_ADCS.N_PREAMBLE_N1_0_G0_I\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_PREAMBLE_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_PREAMBLE\(0),
d => \ACQUIRE_ADCS.N_PREAMBLE_N0_0_G0_I\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N3_0_0_0_G2,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => N_90_I_I_O3,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N2_0_0_0_G0_0,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N1_0_0_0_G0_0,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
d => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N0_I_0_0_G0,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(3),
d => LEVEL_SHIFTER_DAC_LOAD_INDICE_N3_I_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
d => LEVEL_SHIFTER_DAC_LOAD_INDICE_N2_I_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
d => LEVEL_SHIFTER_DAC_LOAD_INDICE_N1_I_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
d => LEVEL_SHIFTER_DAC_LOAD_INDICE_N0_I_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TOKENIN_PULSE_DURATION_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TOKENIN_PULSE_DURATION(3),
d => N_2873_I_0_G0,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TOKENIN_PULSE_DURATION_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TOKENIN_PULSE_DURATION(2),
d => N_2872_I_0_G0,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TOKENIN_PULSE_DURATION_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TOKENIN_PULSE_DURATION(1),
d => N_2871_I_0_G0,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\TOKENIN_PULSE_DURATION_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TOKENIN_PULSE_DURATION(0),
d => N_2870_I_0_G0,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_FIFO_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_FIFO\(3),
d => \ACQUIRE_ADCS.N_FIFO_N3_0_G0_I\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_FIFO_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_FIFO\(2),
d => \ACQUIRE_ADCS.N_FIFO_N2_0_G0_I\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_FIFO_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_FIFO\(1),
d => \ACQUIRE_ADCS.N_FIFO_N1_0_G0_I\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_ADCS_N_FIFO_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \ACQUIRE_ADCS.N_FIFO\(0),
d => \ACQUIRE_ADCS.N_FIFO_N0_0_G0_I\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N2_0_G0,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N1,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0),
d => N_1394_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1),
d => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0\,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
d => N_1391_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(3),
d => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
d => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0\,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5),
d => N_1386_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0(6),
d => N_1384_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE2_Z2883: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE2,
d => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE1,
clk => LADDER_FPGA_CLOCK4MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE1_Z2884: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE1,
d => N_1327_IP,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE_0(0),
d => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G0_0\,
clk => CLOCK80MHZ_ADC_I,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
d => N_129_I_0_G0,
clk => CLOCK80MHZ_ADC_I,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
d => N_2820_I_0_G0,
clk => CLOCK80MHZ_ADC_I,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
d => N_2211_I_0_G0,
clk => CLOCK80MHZ_ADC_I,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
d => N_2209_I_0_G0,
clk => CLOCK80MHZ_ADC_I,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
d => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_0_0__G0_0\,
clk => CLOCK80MHZ_ADC_I,
clrn => LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE2_Z2891: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE2,
d => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE1,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE1_Z2892: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE1,
d => N_1238_IP,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(0),
d => \ACQUIRE_STATE_NS_0_15__G0\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(1),
d => \ACQUIRE_STATE_NS_0_14__G0_0\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(2),
d => N_1110_I_0_G0_I,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(3),
d => ACQUIRE_STATE(4),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(4),
d => ACQUIRE_STATE(5),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(5),
d => ACQUIRE_STATE(6),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(6),
d => N_1104_I_0_G0_I,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(7),
d => \ACQUIRE_STATE_NS_0_8__G0_0\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(8),
d => N_1101_I_0_G0_I,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(9),
d => N_1099_I_0_G0_I,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(10),
d => \ACQUIRE_STATE_NS_0_0_5__G0\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(11),
d => \ACQUIRE_STATE_NS_A3_0_A3_0_4__G0\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(12),
d => \ACQUIRE_STATE_NS_0_0_3__G0_0\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(13),
d => \ACQUIRE_STATE_NS_A3_0_A3_0_2__G0\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_14_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE(14),
d => N_1093_I_0_G0,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\ACQUIRE_STATE_I_0_15_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE_I_0(15),
d => N_1091_I_0_G0,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => ACQUIRE_STATE_48_I_A2_I_X_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
ACQUIRE_STATE_ILLEGALPIPE2_Z2909: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE_ILLEGALPIPE2,
d => ACQUIRE_STATE_ILLEGALPIPE1,
clk => LADDER_FPGA_CLOCK40MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
ACQUIRE_STATE_ILLEGALPIPE1_Z2910: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => ACQUIRE_STATE_ILLEGALPIPE1,
d => N_933_IP,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(11),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.9.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_I_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(10),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(9),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.7.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_I_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(8),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(7),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.5.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_I_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(6),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(5),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.3.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_I_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(4),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(3),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.1.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_A_I_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(2),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_I_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(11),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(10),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.18.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_I_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(9),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(8),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.16.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_I_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(7),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(6),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.14.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_I_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(5),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(4),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.12.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_I_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(3),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT_4\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL_LEVEL_SHIFTER_DAC_B_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(2),
d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.10.D.E.DATA_OUT\,
clk => LEVEL_SHIFTER_DAC_LOAD,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_DATAOUT_21_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(21),
d => DCFIFO_COMPONENT_RNI4RFA,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_DATAOUT_20_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(20),
d => LADDER_FPGA_MUX_STATUSOUT(20),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(20),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_19_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(19),
d => LADDER_FPGA_MUX_STATUSOUT(19),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(19),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_18_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(18),
d => LADDER_FPGA_MUX_STATUSOUT(18),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(18),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_17_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(17),
d => LADDER_FPGA_MUX_STATUSOUT(17),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(17),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_16_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(16),
d => LADDER_FPGA_MUX_STATUSOUT(16),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(16),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_15_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(15),
d => LADDER_FPGA_MUX_STATUSOUT(15),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(15),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_14_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(14),
d => LADDER_FPGA_MUX_STATUSOUT(14),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(14),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(13),
d => LADDER_FPGA_MUX_STATUSOUT(13),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(13),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(12),
d => LADDER_FPGA_MUX_STATUSOUT(12),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(12),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(11),
d => LADDER_FPGA_MUX_STATUSOUT(11),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(11),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(10),
d => LADDER_FPGA_MUX_STATUSOUT(10),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(10),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(9),
d => LADDER_FPGA_MUX_STATUSOUT(9),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(9),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(8),
d => LADDER_FPGA_MUX_STATUSOUT(8),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(8),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(7),
d => LADDER_FPGA_MUX_STATUSOUT(7),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(7),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(6),
d => LADDER_FPGA_MUX_STATUSOUT(6),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(6),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(5),
d => LADDER_FPGA_MUX_STATUSOUT(5),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(5),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(4),
d => LADDER_FPGA_MUX_STATUSOUT(4),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(4),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(3),
d => LADDER_FPGA_MUX_STATUSOUT(3),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(3),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(2),
d => LADDER_FPGA_MUX_STATUSOUT(2),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(2),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(1),
d => LADDER_FPGA_MUX_STATUSOUT(1),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(1),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_DATAOUT_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_DATAOUT(0),
d => LADDER_FPGA_MUX_STATUSOUT(0),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_PACKER_DATAOUT(0),
sload => LADDER_FPGA_FIFO21_EMPTY_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_20_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(20),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUSOUT_19_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(19),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUSOUT_18_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(18),
d => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUSOUT_17_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(17),
d => LADDER_FPGA_MUX_STATUSIN_3_6(17),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(17),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_16_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(16),
d => LADDER_FPGA_MUX_STATUSIN_3_6_I_M2(16),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3_I_M2(16),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_15_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(15),
d => LADDER_FPGA_BUSY,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_MUX_STATUSOUT_14_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(14),
d => LADDER_FPGA_MUX_STATUSIN_3_6(14),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(14),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(13),
d => LADDER_FPGA_MUX_STATUSIN_3_6(13),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(13),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(12),
d => LADDER_FPGA_MUX_STATUSIN_3_6(12),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(12),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(11),
d => LADDER_FPGA_MUX_STATUSIN_3_6(11),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(11),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(10),
d => LADDER_FPGA_MUX_STATUSIN_3_6(10),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(10),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(9),
d => LADDER_FPGA_MUX_STATUSIN_3_6(9),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(9),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(8),
d => LADDER_FPGA_MUX_STATUSIN_3_6(8),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(8),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(7),
d => LADDER_FPGA_MUX_STATUSIN_3_6(7),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(7),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(6),
d => LADDER_FPGA_MUX_STATUSIN_3_6(6),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(6),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(5),
d => LADDER_FPGA_MUX_STATUSIN_3_6(5),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(5),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(4),
d => LADDER_FPGA_MUX_STATUSIN_3_6(4),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(4),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(3),
d => LADDER_FPGA_MUX_STATUSIN_3_6(3),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(3),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(2),
d => LADDER_FPGA_MUX_STATUSIN_3_6(2),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(2),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(1),
d => LADDER_FPGA_MUX_STATUSIN_3_6(1),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(1),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_MUX_STATUSOUT_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_MUX_STATUSOUT(0),
d => LADDER_FPGA_MUX_STATUSIN_3_6(0),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
asdata => LADDER_FPGA_MUX_STATUSIN_3_3(0),
sload => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	aload => GND,
	sclr => GND);
\N_CONVERT_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => N_CONVERT(1),
d => N_2868_I_0_G0,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\N_CONVERT_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => N_CONVERT(0),
d => N_2867_I_0_G0,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO8_TO_USB_INPUT_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_INPUT(7),
d => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14\(7),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => UN1_ACQUIRE_STATE_17_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO8_TO_USB_INPUT_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_INPUT(6),
d => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14\(6),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => UN1_ACQUIRE_STATE_17_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO8_TO_USB_INPUT_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_INPUT(5),
d => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14\(5),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => UN1_ACQUIRE_STATE_17_0,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO8_TO_USB_INPUT_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_INPUT(4),
d => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(4),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => UN1_ACQUIRE_STATE_17_0,
asdata => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(4),
sload => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_FIFO8_TO_USB_INPUT_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_INPUT(3),
d => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(3),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => UN1_ACQUIRE_STATE_17_0,
asdata => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(3),
sload => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_FIFO8_TO_USB_INPUT_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_INPUT(2),
d => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(2),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => UN1_ACQUIRE_STATE_17_0,
asdata => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(2),
sload => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_FIFO8_TO_USB_INPUT_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_INPUT(1),
d => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(1),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => UN1_ACQUIRE_STATE_17_0,
asdata => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(1),
sload => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_FIFO8_TO_USB_INPUT_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_INPUT(0),
d => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(0),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => UN1_ACQUIRE_STATE_17_0,
asdata => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(0),
sload => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_FIFO21_INPUT_20_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(20),
d => UN1_SHIFTREG_CLR6_0_0_0_1818,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_19_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(19),
d => LADDER_FPGA_FIFO21_INPUT_11_1749,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_18_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(18),
d => LADDER_FPGA_FIFO21_INPUT_11_0_1674,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_17_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(17),
d => LADDER_FPGA_FIFO21_INPUT_11_1_1599,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_16_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(16),
d => LADDER_FPGA_FIFO21_INPUT_11_2_1524,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_15_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(15),
d => LADDER_FPGA_FIFO21_INPUT_11_3_1456,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_14_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(14),
d => LADDER_FPGA_FIFO21_INPUT_11_4_1388,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(13),
d => LADDER_FPGA_FIFO21_INPUT_11_5_1320,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(12),
d => LADDER_FPGA_FIFO21_INPUT_11_6_1252,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(11),
d => LADDER_FPGA_FIFO21_INPUT_11_7_1193,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(10),
d => LADDER_FPGA_FIFO21_INPUT_11_8_1134,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(9),
d => LADDER_FPGA_FIFO21_INPUT_11_9_1075,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(8),
d => LADDER_FPGA_FIFO21_INPUT_11_10_1016,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(7),
d => LADDER_FPGA_FIFO21_INPUT_11_11_964,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(6),
d => LADDER_FPGA_FIFO21_INPUT_11_12_912,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(5),
d => LADDER_FPGA_FIFO21_INPUT_11_13_860,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(4),
d => LADDER_FPGA_FIFO21_INPUT_11_14_808,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(3),
d => LADDER_FPGA_FIFO21_INPUT_11_15_764,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(2),
d => LADDER_FPGA_FIFO21_INPUT_11_16_721,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(1),
d => LADDER_FPGA_FIFO21_INPUT_11_17_678,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_FIFO21_INPUT_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_INPUT(0),
d => LADDER_FPGA_FIFO21_INPUT_11_18_635,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\N_BYTES_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => N_BYTES(1),
d => \N_BYTES_0_0_1__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => \N_BYTES_0_0_0__G0_E_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\N_BYTES_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => N_BYTES(0),
d => \N_BYTES_0_0_0__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => \N_BYTES_0_0_0__G0_E_I\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\DATA_TO_SEND_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_TO_SEND(7),
d => \DATA_TO_SEND_1_0_7__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(6),
asdata => \DATA_TO_SEND_1_0_7__G2\,
sload => N_ADC_I(3),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\DATA_TO_SEND_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_TO_SEND(6),
d => \DATA_TO_SEND_1_0_6__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(6),
asdata => \DATA_TO_SEND_1_0_6__G2\,
sload => N_ADC_I(3),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\DATA_TO_SEND_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_TO_SEND(5),
d => \DATA_TO_SEND_1_0_5__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(6),
asdata => \DATA_TO_SEND_1_0_5__G2\,
sload => N_ADC_I(3),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\DATA_TO_SEND_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_TO_SEND(4),
d => \DATA_TO_SEND_1_0_4__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(6),
asdata => \DATA_TO_SEND_1_0_4__G2\,
sload => N_ADC_I(3),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\DATA_TO_SEND_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_TO_SEND(3),
d => \DATA_TO_SEND_1_0_3__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(6),
asdata => \DATA_TO_SEND_1_0_3__G2\,
sload => N_ADC_I(3),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\DATA_TO_SEND_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_TO_SEND(2),
d => \DATA_TO_SEND_1_0_2__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(6),
asdata => \DATA_TO_SEND_1_0_2__G2\,
sload => N_ADC_I(3),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\DATA_TO_SEND_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_TO_SEND(1),
d => \DATA_TO_SEND_1_0_1__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(6),
asdata => \DATA_TO_SEND_1_0_1__G2\,
sload => N_ADC_I(3),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\DATA_TO_SEND_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => DATA_TO_SEND(0),
d => \DATA_TO_SEND_1_0_0__G3\,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(6),
asdata => \DATA_TO_SEND_1_0_0__G2\,
sload => N_ADC_I(3),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	aload => GND,
	sclr => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_15_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(15),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_15__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_14_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(14),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_14__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_13_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(13),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_13__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_12_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(12),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_12__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(11),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_11__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(10),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_10__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(9),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_9__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(8),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_8__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(7),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_7__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(6),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_6__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(5),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_5__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(4),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_4__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(3),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_3__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(2),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_2__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(1),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_1__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_DATA_PACKER_TEMP_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_DATA_PACKER_TEMP(0),
d => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__M3\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\SWITCH_VAL_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SWITCH_VAL(3),
d => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(3),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(11),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\SWITCH_VAL_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SWITCH_VAL(2),
d => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(2),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(11),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\SWITCH_VAL_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SWITCH_VAL(1),
d => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(1),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(11),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\SWITCH_VAL_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SWITCH_VAL(0),
d => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(0),
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(11),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TST_HOLDIN_ECHELLE_Z3035: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TST_HOLDIN_ECHELLE,
d => TST_HOLDIN_ECHELLE_RNO,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => ACQUIRE_STATE(10),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LEVEL_SHIFTER_DAC_SCK_EN_Z3036: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LEVEL_SHIFTER_DAC_SCK_EN,
d => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
ena => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0(6),
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_FIFO21_WR_ENABLE_Z3037: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_WR_ENABLE,
d => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => LADDER_FPGA_FIFO21_WR_ENABLE_0_0_G2_I,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
SHIFTREG_CLR_I_Z3038: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => SHIFTREG_CLR_I,
d => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR3_I_I_O2_I_O4\,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_2_0_A2_0_A4\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_FIFO21_RD_DEBUG_Z3039: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_RD_DEBUG,
d => LADDER_FPGA_FIFO21_RD_DEBUG_0_0_G0_0,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_FIFO8_FROM_USB_RD_Z3040: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_FROM_USB_RD,
d => LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G3,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
ena => LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G0_I_O4,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_FIFO21_WR_Z3041: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO21_WR,
d => LADDER_FPGA_FIFO21_WR_0_0_G2_0_615_I_X,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
ena => LADDER_FPGA_FIFO21_WR_0_0_G0_I_O4,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_FIFO8_TO_USB_WR_Z3042: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_FIFO8_TO_USB_WR,
d => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LEVEL_SHIFTER_DAC_SDI_Z3043: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LEVEL_SHIFTER_DAC_SDIZ,
d => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I\,
clk => LADDER_FPGA_CLOCK4MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_RCLK_ECHELLE_Z3044: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_RCLK_ECHELLE,
d => N_186_I_0_G0_I,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_ADC_SELECT_N_I_Z3045: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_ADC_SELECT_N_I,
d => LADDER_FPGA_ADC_SELECT_N_0_SQMUXA_I_S_0_0_G0,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_USB_WR_Z3046: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_USB_WR,
d => N_2819_I_0_G0,
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_BUSY_Z3047: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_BUSY,
d => N_2866_I_0_G0,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
USB_READ_N_IN_I_Z3048: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => USB_READ_N_IN_I,
d => \PROC_USB_READ_WRITE.UN8_LADDER_FPGA_FIFO8_FROM_USB_FULL_I_0_G0\,
clk => LADDER_FPGA_CLOCK1MHZ_I,
clrn => \PROC_USB_READ_WRITE.UN6_RESET_N_I_A2_0_A3\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
USB_WRITE_N_IN_I_Z3049: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => USB_WRITE_N_IN_I,
d => \PROC_USB_READ_WRITE.UN5_LADDER_FPGA_FIFO8_TO_USB_EMPTY\,
clk => LADDER_FPGA_CLOCK1MHZ_I,
clrn => \PROC_USB_READ_WRITE.UN6_RESET_N_I_A2_0_A3\,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LEVEL_SHIFTER_DAC_LD_CS_N_I_Z3050: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LEVEL_SHIFTER_DAC_LD_CS_N_I,
d => N_1415_I_0_G0,
clk => LADDER_FPGA_CLOCK4MHZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TOKENIN_PULSE_OK_Z3051: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TOKENIN_PULSE_OK,
d => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION_0_A3_0_G0\,
clk => CLOCK80MHZ_ADCZ,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
LADDER_FPGA_ABORT_Z3052: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_ABORTGEN,
d => LADDER_FPGA_EVENT_CONTROLLER_STATE_0(0),
clk => CLOCK80MHZ_ADC_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(11),
d => LADDER_FPGA_NBR_ABORT_C11_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(10),
d => LADDER_FPGA_NBR_ABORT_C10_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(9),
d => LADDER_FPGA_NBR_ABORT_C9_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(8),
d => LADDER_FPGA_NBR_ABORT_C8_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(7),
d => LADDER_FPGA_NBR_ABORT_C7_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(6),
d => LADDER_FPGA_NBR_ABORT_C6_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(5),
d => LADDER_FPGA_NBR_ABORT_C5_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(4),
d => LADDER_FPGA_NBR_ABORT_C4_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(3),
d => LADDER_FPGA_NBR_ABORT_C3_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(2),
d => LADDER_FPGA_NBR_ABORT_C2_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(1),
d => LADDER_FPGA_NBR_ABORT_C1_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_ABORT_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_ABORT(0),
d => LADDER_FPGA_NBR_ABORT_C0_COMBOUT,
clk => LADDER_FPGA_ABORT,
clrn => RESET_N_C,
ena => G_1879,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TST_TOKENIN_ECHELLE_Z3065: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => TST_TOKENIN_ECHELLEGEN,
d => TST_TOKENIN_ECHELLE_MX,
clk => LADDER_FPGA_CLOCK40MHZ_I,
clrn => RESET_N_C,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	ena => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_11_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(11),
d => LADDER_FPGA_NBR_TOKEN_C11_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_10_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(10),
d => LADDER_FPGA_NBR_TOKEN_C10_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_9_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(9),
d => LADDER_FPGA_NBR_TOKEN_C9_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_8_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(8),
d => LADDER_FPGA_NBR_TOKEN_C8_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_7_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(7),
d => LADDER_FPGA_NBR_TOKEN_C7_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_6_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(6),
d => LADDER_FPGA_NBR_TOKEN_C6_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_5_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(5),
d => LADDER_FPGA_NBR_TOKEN_C5_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_4_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(4),
d => LADDER_FPGA_NBR_TOKEN_C4_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_3_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(3),
d => LADDER_FPGA_NBR_TOKEN_C3_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_2_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(2),
d => LADDER_FPGA_NBR_TOKEN_C2_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_1_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(1),
d => LADDER_FPGA_NBR_TOKEN_C1_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
\LADDER_FPGA_NBR_TOKEN_0_\: dffeas generic map (
    is_wysiwyg => "true")
port map (
q => LADDER_FPGA_NBR_TOKEN(0),
d => LADDER_FPGA_NBR_TOKEN_C0_COMBOUT,
clk => TST_TOKENIN_ECHELLE,
clrn => RESET_N_C,
ena => G_1882,
	devpor => devpor,
	devclrn => devclrn,
	prn => VCC,
	asdata => GND,
	aload => GND,
	sclr => GND,
	sload => GND);
TST_HOLDIN_ECHELLE_RNO <= not LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5);
LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO(0) <= not LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0);
SHIFTREG_CLR_I_RNI0NH1 <= not SHIFTREG_CLR_I;
RESET_N_IN_RNIGR9 <= not RESET_N_C;
LADDER_FPGA_NBR_HOLD_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C0_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C0_COUT,
dataa => LADDER_FPGA_NBR_HOLD(0),
datab => VCC);
LADDER_FPGA_NBR_HOLD_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C1_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C1_COUT,
dataa => LADDER_FPGA_NBR_HOLD(1),
cin => LADDER_FPGA_NBR_HOLD_C0_COUT);
LADDER_FPGA_NBR_HOLD_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C2_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C2_COUT,
dataa => LADDER_FPGA_NBR_HOLD(2),
cin => LADDER_FPGA_NBR_HOLD_C1_COUT);
LADDER_FPGA_NBR_HOLD_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C3_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C3_COUT,
dataa => LADDER_FPGA_NBR_HOLD(3),
cin => LADDER_FPGA_NBR_HOLD_C2_COUT);
LADDER_FPGA_NBR_HOLD_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C4_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C4_COUT,
dataa => LADDER_FPGA_NBR_HOLD(4),
cin => LADDER_FPGA_NBR_HOLD_C3_COUT);
LADDER_FPGA_NBR_HOLD_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C5_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C5_COUT,
dataa => LADDER_FPGA_NBR_HOLD(5),
cin => LADDER_FPGA_NBR_HOLD_C4_COUT);
LADDER_FPGA_NBR_HOLD_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C6_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C6_COUT,
dataa => LADDER_FPGA_NBR_HOLD(6),
cin => LADDER_FPGA_NBR_HOLD_C5_COUT);
LADDER_FPGA_NBR_HOLD_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C7_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C7_COUT,
dataa => LADDER_FPGA_NBR_HOLD(7),
cin => LADDER_FPGA_NBR_HOLD_C6_COUT);
LADDER_FPGA_NBR_HOLD_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C8_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C8_COUT,
dataa => LADDER_FPGA_NBR_HOLD(8),
cin => LADDER_FPGA_NBR_HOLD_C7_COUT);
LADDER_FPGA_NBR_HOLD_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C9_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C9_COUT,
dataa => LADDER_FPGA_NBR_HOLD(9),
cin => LADDER_FPGA_NBR_HOLD_C8_COUT);
LADDER_FPGA_NBR_HOLD_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_HOLD_C10_COMBOUT,
cout => LADDER_FPGA_NBR_HOLD_C10_COUT,
dataa => LADDER_FPGA_NBR_HOLD(10),
cin => LADDER_FPGA_NBR_HOLD_C9_COUT);
LADDER_FPGA_NBR_HOLD_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => LADDER_FPGA_NBR_HOLD_C11_COMBOUT,
dataa => LADDER_FPGA_NBR_HOLD(11),
cin => LADDER_FPGA_NBR_HOLD_C10_COUT);
LADDER_FPGA_NBR_TEST_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => LADDER_FPGA_NBR_TEST_C0_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C0_COUT,
dataa => LADDER_FPGA_NBR_TEST(0),
datab => VCC);
LADDER_FPGA_NBR_TEST_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C1_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C1_COUT,
dataa => LADDER_FPGA_NBR_TEST(1),
cin => LADDER_FPGA_NBR_TEST_C0_COUT);
LADDER_FPGA_NBR_TEST_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C2_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C2_COUT,
dataa => LADDER_FPGA_NBR_TEST(2),
cin => LADDER_FPGA_NBR_TEST_C1_COUT);
LADDER_FPGA_NBR_TEST_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C3_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C3_COUT,
dataa => LADDER_FPGA_NBR_TEST(3),
cin => LADDER_FPGA_NBR_TEST_C2_COUT);
LADDER_FPGA_NBR_TEST_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C4_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C4_COUT,
dataa => LADDER_FPGA_NBR_TEST(4),
cin => LADDER_FPGA_NBR_TEST_C3_COUT);
LADDER_FPGA_NBR_TEST_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C5_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C5_COUT,
dataa => LADDER_FPGA_NBR_TEST(5),
cin => LADDER_FPGA_NBR_TEST_C4_COUT);
LADDER_FPGA_NBR_TEST_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C6_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C6_COUT,
dataa => LADDER_FPGA_NBR_TEST(6),
cin => LADDER_FPGA_NBR_TEST_C5_COUT);
LADDER_FPGA_NBR_TEST_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C7_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C7_COUT,
dataa => LADDER_FPGA_NBR_TEST(7),
cin => LADDER_FPGA_NBR_TEST_C6_COUT);
LADDER_FPGA_NBR_TEST_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C8_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C8_COUT,
dataa => LADDER_FPGA_NBR_TEST(8),
cin => LADDER_FPGA_NBR_TEST_C7_COUT);
LADDER_FPGA_NBR_TEST_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C9_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C9_COUT,
dataa => LADDER_FPGA_NBR_TEST(9),
cin => LADDER_FPGA_NBR_TEST_C8_COUT);
LADDER_FPGA_NBR_TEST_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TEST_C10_COMBOUT,
cout => LADDER_FPGA_NBR_TEST_C10_COUT,
dataa => LADDER_FPGA_NBR_TEST(10),
cin => LADDER_FPGA_NBR_TEST_C9_COUT);
LADDER_FPGA_NBR_TEST_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => LADDER_FPGA_NBR_TEST_C11_COMBOUT,
dataa => LADDER_FPGA_NBR_TEST(11),
cin => LADDER_FPGA_NBR_TEST_C10_COUT);
LADDER_FPGA_NBR_TOKEN_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C0_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C0_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(0),
datab => VCC);
LADDER_FPGA_NBR_TOKEN_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C1_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C1_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(1),
cin => LADDER_FPGA_NBR_TOKEN_C0_COUT);
LADDER_FPGA_NBR_TOKEN_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C2_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C2_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(2),
cin => LADDER_FPGA_NBR_TOKEN_C1_COUT);
LADDER_FPGA_NBR_TOKEN_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C3_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C3_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(3),
cin => LADDER_FPGA_NBR_TOKEN_C2_COUT);
LADDER_FPGA_NBR_TOKEN_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C4_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C4_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(4),
cin => LADDER_FPGA_NBR_TOKEN_C3_COUT);
LADDER_FPGA_NBR_TOKEN_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C5_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C5_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(5),
cin => LADDER_FPGA_NBR_TOKEN_C4_COUT);
LADDER_FPGA_NBR_TOKEN_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C6_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C6_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(6),
cin => LADDER_FPGA_NBR_TOKEN_C5_COUT);
LADDER_FPGA_NBR_TOKEN_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C7_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C7_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(7),
cin => LADDER_FPGA_NBR_TOKEN_C6_COUT);
LADDER_FPGA_NBR_TOKEN_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C8_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C8_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(8),
cin => LADDER_FPGA_NBR_TOKEN_C7_COUT);
LADDER_FPGA_NBR_TOKEN_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C9_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C9_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(9),
cin => LADDER_FPGA_NBR_TOKEN_C8_COUT);
LADDER_FPGA_NBR_TOKEN_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C10_COMBOUT,
cout => LADDER_FPGA_NBR_TOKEN_C10_COUT,
dataa => LADDER_FPGA_NBR_TOKEN(10),
cin => LADDER_FPGA_NBR_TOKEN_C9_COUT);
LADDER_FPGA_NBR_TOKEN_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => LADDER_FPGA_NBR_TOKEN_C11_COMBOUT,
dataa => LADDER_FPGA_NBR_TOKEN(11),
cin => LADDER_FPGA_NBR_TOKEN_C10_COUT);
LADDER_FPGA_NBR_ABORT_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C0_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C0_COUT,
dataa => LADDER_FPGA_NBR_ABORT(0),
datab => VCC);
LADDER_FPGA_NBR_ABORT_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C1_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C1_COUT,
dataa => LADDER_FPGA_NBR_ABORT(1),
cin => LADDER_FPGA_NBR_ABORT_C0_COUT);
LADDER_FPGA_NBR_ABORT_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C2_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C2_COUT,
dataa => LADDER_FPGA_NBR_ABORT(2),
cin => LADDER_FPGA_NBR_ABORT_C1_COUT);
LADDER_FPGA_NBR_ABORT_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C3_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C3_COUT,
dataa => LADDER_FPGA_NBR_ABORT(3),
cin => LADDER_FPGA_NBR_ABORT_C2_COUT);
LADDER_FPGA_NBR_ABORT_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C4_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C4_COUT,
dataa => LADDER_FPGA_NBR_ABORT(4),
cin => LADDER_FPGA_NBR_ABORT_C3_COUT);
LADDER_FPGA_NBR_ABORT_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C5_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C5_COUT,
dataa => LADDER_FPGA_NBR_ABORT(5),
cin => LADDER_FPGA_NBR_ABORT_C4_COUT);
LADDER_FPGA_NBR_ABORT_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C6_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C6_COUT,
dataa => LADDER_FPGA_NBR_ABORT(6),
cin => LADDER_FPGA_NBR_ABORT_C5_COUT);
LADDER_FPGA_NBR_ABORT_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C7_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C7_COUT,
dataa => LADDER_FPGA_NBR_ABORT(7),
cin => LADDER_FPGA_NBR_ABORT_C6_COUT);
LADDER_FPGA_NBR_ABORT_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C8_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C8_COUT,
dataa => LADDER_FPGA_NBR_ABORT(8),
cin => LADDER_FPGA_NBR_ABORT_C7_COUT);
LADDER_FPGA_NBR_ABORT_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C9_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C9_COUT,
dataa => LADDER_FPGA_NBR_ABORT(9),
cin => LADDER_FPGA_NBR_ABORT_C8_COUT);
LADDER_FPGA_NBR_ABORT_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_ABORT_C10_COMBOUT,
cout => LADDER_FPGA_NBR_ABORT_C10_COUT,
dataa => LADDER_FPGA_NBR_ABORT(10),
cin => LADDER_FPGA_NBR_ABORT_C9_COUT);
LADDER_FPGA_NBR_ABORT_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => LADDER_FPGA_NBR_ABORT_C11_COMBOUT,
dataa => LADDER_FPGA_NBR_ABORT(11),
cin => LADDER_FPGA_NBR_ABORT_C10_COUT);
ACQUIRE_ADCS_N_DELAY_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => \ACQUIRE_ADCS.N_DELAY_C0_COMBOUT\,
cout => \ACQUIRE_ADCS.N_DELAY_C0_COUT\,
dataa => \ACQUIRE_ADCS.N_DELAY\(0),
datab => VCC);
ACQUIRE_ADCS_N_DELAY_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => \ACQUIRE_ADCS.N_DELAY_C1_COMBOUT\,
cout => \ACQUIRE_ADCS.N_DELAY_C1_COUT\,
dataa => \ACQUIRE_ADCS.N_DELAY\(1),
cin => \ACQUIRE_ADCS.N_DELAY_C0_COUT\);
ACQUIRE_ADCS_N_DELAY_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => \ACQUIRE_ADCS.N_DELAY_C2_COMBOUT\,
cout => \ACQUIRE_ADCS.N_DELAY_C2_COUT\,
dataa => \ACQUIRE_ADCS.N_DELAY\(2),
cin => \ACQUIRE_ADCS.N_DELAY_C1_COUT\);
ACQUIRE_ADCS_N_DELAY_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => \ACQUIRE_ADCS.N_DELAY_C3_COMBOUT\,
cout => \ACQUIRE_ADCS.N_DELAY_C3_COUT\,
dataa => \ACQUIRE_ADCS.N_DELAY\(3),
cin => \ACQUIRE_ADCS.N_DELAY_C2_COUT\);
ACQUIRE_ADCS_N_DELAY_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => \ACQUIRE_ADCS.N_DELAY_C4_COMBOUT\,
cout => \ACQUIRE_ADCS.N_DELAY_C4_COUT\,
dataa => \ACQUIRE_ADCS.N_DELAY\(4),
cin => \ACQUIRE_ADCS.N_DELAY_C3_COUT\);
ACQUIRE_ADCS_N_DELAY_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => \ACQUIRE_ADCS.N_DELAY_C5_COMBOUT\,
cout => \ACQUIRE_ADCS.N_DELAY_C5_COUT\,
dataa => \ACQUIRE_ADCS.N_DELAY\(5),
cin => \ACQUIRE_ADCS.N_DELAY_C4_COUT\);
ACQUIRE_ADCS_N_DELAY_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => \ACQUIRE_ADCS.N_DELAY_C6_COMBOUT\,
dataa => \ACQUIRE_ADCS.N_DELAY\(6),
cin => \ACQUIRE_ADCS.N_DELAY_C5_COUT\);
LADDER_FPGA_NBR_RCLK_ECHELLE_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(0),
datab => VCC);
LADDER_FPGA_NBR_RCLK_ECHELLE_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C0_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(2),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C1_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C2_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C3_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C4_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C5_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C7: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C6_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C8: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C7_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C8_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C10: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C9_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C11: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C10_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C12: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010100000")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COMBOUT,
cout => LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C11_COUT);
LADDER_FPGA_NBR_RCLK_ECHELLE_C13: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLE_C13_COMBOUT,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
cin => LADDER_FPGA_NBR_RCLK_ECHELLE_C12_COUT);
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_31_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0000000010001000")
port map (
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(31),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(2));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_30_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110011010001000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(30),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(30),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(2));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_29_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(29),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(29),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(31));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_28_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(28),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(28),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(30));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_27_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(27),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(27),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(29));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_26_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(26),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(26),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(6),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(28));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_25_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(25),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(25),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(27));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_24_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(24),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(24),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(26));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_23_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(23),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(23),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(25));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_22_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(22),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(22),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(24));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_21_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101010000000")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(21),
cout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(21),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(23));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_20_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0110110001101100")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(20),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(22));
\UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "cin",
    lut_mask => "0101101001011010")
port map (
combout => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(19),
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
datab => GND,
cin => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COUT(21));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNIHEGV_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101110111")
port map (
combout => N_1384_I_0_G0,
dataa => LEVEL_SHIFTER_DAC_LOAD,
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNIPD3T_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNIOD3T_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_DATA_PACKER_TEMP_RNIFUJS_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_4_1,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(13),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNIND3T_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_3_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNILD3T_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_DATA_PACKER_TEMP_RNIEQJS_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_4_1,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(12),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNIPD3T_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_DATA_PACKER_TEMP_RNILCB51_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_M2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(8),
datab => LADDER_FPGA_DATA_PACKER_TEMP(12),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(0),
datab => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_1_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_1_I\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
datab => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_2_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_2_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(30));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_3_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_3_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(29));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_4_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_4_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(28));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_6_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_6_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(26));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_7_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_7_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(25));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_8_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_8_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(24));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_9_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_9_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(23));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_10_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_10_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(22));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_11_I: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_11_I\,
dataa => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
datab => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(21));
\N_CONVERT_4_I_O4_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => N_CONVERT_4_I_O4(0),
dataa => ACQUIRE_STATE(9),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(4));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0_RNO_0_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_0_0__G0_0_A3\,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_0(0),
datab => LADDER_FPGA_BUSY);
LADDER_FPGA_ABORT_RNI7UII: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => G_1879,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_0(0),
datab => LADDER_FPGA_ABORTGEN);
TST_TOKENIN_ECHELLE_MX_Z3188: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => TST_TOKENIN_ECHELLE_MX,
dataa => ACQUIRE_STATE(9),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
datac => TST_TOKENIN_ECHELLEGEN);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(4),
dataa => LADDER_FPGA_PACKER_DATAOUT(12),
datab => ACQUIRE_STATE(4),
datac => DATA_TO_SEND(4));
\ACQUIRE_ADCS_N_PREAMBLE_RNIBP4F_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_A3_1\,
dataa => ACQUIRE_STATE(7),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(3));
UN1_LADDER_FPGA_SC_REG_DEBUG_1_SQMUXA_1_O3_Z3191: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101110111011101")
port map (
combout => UN1_LADDER_FPGA_SC_REG_DEBUG_1_SQMUXA_1_O3,
dataa => ACQUIRE_STATE(3),
datab => \ACQUIRE_STATE_NS_0_15__G1\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNIH6KS_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_4_1,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(15),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_M2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(1),
datab => LADDER_FPGA_DATA_PACKER_TEMP(5),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_M8,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(5),
datab => LADDER_FPGA_DATA_PACKER_TEMP(9),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_M8,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(13),
datab => LADDER_FPGA_DATA_PACKER_TEMP(9),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
PROC_LADDER_FPGA_ADC_CS_SHIFTREG_CLR2_2_0_A2_0_A4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_2_0_A2_0_A4\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
LADDER_FPGA_FIFO21_WR_0_SQMUXA_I_O4_Z3197: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => LADDER_FPGA_FIFO21_WR_0_SQMUXA_I_O4,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNILD3T_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => N_90_I_I_O3,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNIND3T_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
SHIFTREG_CLR_I_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101110111")
port map (
combout => \PROC_LADDER_FPGA_DATA_PACKER.SHIFTREG_CLR3_I_I_O2_I_O4\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_DATA_PACKER_TEMP_RNIG2KS_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_4_1,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(14),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_DATA_PACKER_TEMP_RNINGB51_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_M2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(9),
datab => LADDER_FPGA_DATA_PACKER_TEMP(13),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_DATA_PACKER_TEMP_RNI0ULA1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912_M2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(10),
datab => LADDER_FPGA_DATA_PACKER_TEMP(14),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764_M2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(3),
datab => LADDER_FPGA_DATA_PACKER_TEMP(7),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_DATA_PACKER_TEMP_RNI26MA1_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964_M2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(11),
datab => LADDER_FPGA_DATA_PACKER_TEMP(15),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764_M8,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(15),
datab => LADDER_FPGA_DATA_PACKER_TEMP(11),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635_M2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(0),
datab => LADDER_FPGA_DATA_PACKER_TEMP(4),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635_M8,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(12),
datab => LADDER_FPGA_DATA_PACKER_TEMP(8),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
N_ADC_C1_Z3209: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => N_ADC_C1,
dataa => N_ADC(1),
datab => N_ADC(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_M2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(2),
datab => LADDER_FPGA_DATA_PACKER_TEMP(6),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\ACQUIRE_STATE_RNO_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \ACQUIRE_STATE_NS_A3_0_A3_0_2__G0\,
dataa => LADDER_FPGA_FIFO8_FROM_USB_EMPTY,
datab => ACQUIRE_STATE(14));
\ACQUIRE_STATE_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001000100")
port map (
combout => \ACQUIRE_STATE_NS_A3_0_A3_0_4__G0\,
dataa => LADDER_FPGA_FIFO8_FROM_USB_EMPTY,
datab => ACQUIRE_STATE(12));
\LADDER_FPGA_MUX_STATUSIN_3_4_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(11),
dataa => LADDER_FPGA_NBR_TEST(11),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(11),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(11),
dataa => LADDER_FPGA_NBR_ABORT(11),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(11),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(10),
dataa => LADDER_FPGA_NBR_ABORT(10),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(10),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(9),
dataa => LADDER_FPGA_NBR_ABORT(9),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(9),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(8),
dataa => LADDER_FPGA_NBR_ABORT(8),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(8),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(7),
dataa => LADDER_FPGA_NBR_ABORT(7),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(7),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(6),
dataa => LADDER_FPGA_NBR_ABORT(6),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(6),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(5),
dataa => LADDER_FPGA_NBR_ABORT(5),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(5),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(4),
dataa => LADDER_FPGA_NBR_ABORT(4),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(4),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(3),
dataa => LADDER_FPGA_NBR_ABORT(3),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(3),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(2),
dataa => LADDER_FPGA_NBR_ABORT(2),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(2),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(1),
dataa => LADDER_FPGA_NBR_ABORT(1),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(0),
dataa => LADDER_FPGA_NBR_ABORT(0),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(0),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(10),
dataa => LADDER_FPGA_NBR_TEST(10),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(10),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(9),
dataa => LADDER_FPGA_NBR_TEST(9),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(9),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(8),
dataa => LADDER_FPGA_NBR_TEST(8),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(8),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(7),
dataa => LADDER_FPGA_NBR_TEST(7),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(7),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(6),
dataa => LADDER_FPGA_NBR_TEST(6),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(6),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(5),
dataa => LADDER_FPGA_NBR_TEST(5),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(5),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(4),
dataa => LADDER_FPGA_NBR_TEST(4),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(4),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(3),
dataa => LADDER_FPGA_NBR_TEST(3),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(3),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(2),
dataa => LADDER_FPGA_NBR_TEST(2),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(2),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(1),
dataa => LADDER_FPGA_NBR_TEST(1),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(0),
dataa => LADDER_FPGA_NBR_TEST(0),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(0),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(7),
dataa => LADDER_FPGA_PACKER_DATAOUT(15),
datab => ACQUIRE_STATE(4),
datac => DATA_TO_SEND(7));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(6),
dataa => LADDER_FPGA_PACKER_DATAOUT(14),
datab => ACQUIRE_STATE(4),
datac => DATA_TO_SEND(6));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(5),
dataa => LADDER_FPGA_PACKER_DATAOUT(13),
datab => ACQUIRE_STATE(4),
datac => DATA_TO_SEND(5));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(3),
dataa => LADDER_FPGA_PACKER_DATAOUT(11),
datab => ACQUIRE_STATE(4),
datac => DATA_TO_SEND(3));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(2),
dataa => LADDER_FPGA_PACKER_DATAOUT(10),
datab => ACQUIRE_STATE(4),
datac => DATA_TO_SEND(2));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(1),
dataa => LADDER_FPGA_PACKER_DATAOUT(9),
datab => ACQUIRE_STATE(4),
datac => DATA_TO_SEND(1));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(0),
dataa => LADDER_FPGA_PACKER_DATAOUT(8),
datab => ACQUIRE_STATE(4),
datac => DATA_TO_SEND(0));
\LADDER_FPGA_MUX_STATUSIN_3_5_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5(17),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4(17),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_I_M2_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5_I_M2(16),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_I_M2_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4_I_M2(16),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
TOKENIN_PULSE_DURATION_N1_I_O4_Z3248: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101110111")
port map (
combout => TOKENIN_PULSE_DURATION_N1_I_O4,
dataa => TOKENIN_PULSE_DURATION(2),
datab => TOKENIN_PULSE_DURATION(3));
TOKENIN_PULSE_DURATION_N2_I_O4_Z3249: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101110111")
port map (
combout => TOKENIN_PULSE_DURATION_N2_I_O4,
dataa => TOKENIN_PULSE_DURATION(1),
datab => TOKENIN_PULSE_DURATION(0));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_O4_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_O4(3),
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(3));
LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N1_Z3251: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N1,
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0),
datab => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_1_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(10),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
LADDER_FPGA_FIFO8_TO_USB_WR_RNO_2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111011101110")
port map (
combout => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I_O4_0,
dataa => ACQUIRE_STATE(6),
datab => ACQUIRE_STATE(5));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0_1\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(3),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5));
\LADDER_FPGA_FIFO21_INPUT_RNO_3_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_5_0,
dataa => LADDER_FPGA_FIFO21_INPUT(2),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_3_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_5_0,
dataa => LADDER_FPGA_FIFO21_INPUT(19),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_3_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(10),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_A8_4_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(12),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_4_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(15),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_4_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(13),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_4_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(14),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
UN83_ROBOCLOCK_ADC_PHASE_IN_Z3262: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => UN83_ROBOCLOCK_ADC_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.1.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.DATA_OUT\);
UN72_ROBOCLOCK_ADC_PHASE_IN_Z3263: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => UN72_ROBOCLOCK_ADC_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.3.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.2.D.E.DATA_OUT\);
UN61_ROBOCLOCK_ADC_PHASE_IN_Z3264: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => UN61_ROBOCLOCK_ADC_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.5.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.4.D.E.DATA_OUT\);
UN50_ROBOCLOCK_ADC_PHASE_IN_Z3265: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => UN50_ROBOCLOCK_ADC_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.7.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.6.D.E.DATA_OUT\);
UN39_ROBOCLOCK_ADC_PHASE_IN_Z3266: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011010010110100")
port map (
combout => UN39_ROBOCLOCK_ADC_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.9.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.8.D.E.DATA_OUT\);
UN28_ROBOCLOCK_ADC_PHASE_IN_Z3267: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => UN28_ROBOCLOCK_ADC_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.10.D.E.DATA_OUT\);
UN17_ROBOCLOCK_ADC_PHASE_IN_Z3268: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => UN17_ROBOCLOCK_ADC_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.13.D.E.DATA_OUT\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.12.D.E.DATA_OUT\);
UN6_ROBOCLOCK_ADC_PHASE_IN_Z3269: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => UN6_ROBOCLOCK_ADC_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.15.D.E.DATA_OUT\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.14.D.E.DATA_OUT\);
UN41_ROBOCLOCK_HORLOGE40_PHASE_IN_Z3270: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => UN41_ROBOCLOCK_HORLOGE40_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.17.D.E.DATA_OUT\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.16.D.E.DATA_OUT\);
UN30_ROBOCLOCK_HORLOGE40_PHASE_IN_Z3271: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => UN30_ROBOCLOCK_HORLOGE40_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.19.D.E.DATA_OUT\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.18.D.E.DATA_OUT\);
UN19_ROBOCLOCK_HORLOGE40_PHASE_IN_Z3272: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => UN19_ROBOCLOCK_HORLOGE40_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.21.D.E.DATA_OUT\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.20.D.E.DATA_OUT\);
UN8_ROBOCLOCK_HORLOGE40_PHASE_IN_Z3273: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101001011010010")
port map (
combout => UN8_ROBOCLOCK_HORLOGE40_PHASE_IN,
dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\,
datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.DATA_OUT\,
datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.22.D.E.DATA_OUT\);
LEVEL_SHIFTER_DAC_LOAD_INDICE_C0_Z3274: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011111110111111")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_C0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0(6),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011000101")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_2\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(3),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(2),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_5_A: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101000001111")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_5_A\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(5),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(4),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111110000000101")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_5\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(6),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(7),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_5_A\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_9_A: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101000001111")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_9_A\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(9),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(8),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111110000000101")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_9\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(10),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(11),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_9_A\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_5_A: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101000001111")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5_A\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(5),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(4),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_5: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001111111010")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(6),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(7),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5_A\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_9_A: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101000001111")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9_A\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(9),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(8),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_2_9: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001111111010")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B\(10),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_B_I\(11),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9_A\);
LEVEL_SHIFTER_DAC_LD_CS_N_I_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000001")
port map (
combout => N_1415_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => N_1394_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1),
datac => LEVEL_SHIFTER_DAC_LOAD);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_I_A2_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_I_A2(1),
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(3));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000001100110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_M2_0,
dataa => DATA_SERIAL_C(1),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_DATA_PACKER_TEMP(13),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000001100110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_M2_0,
dataa => DATA_SERIAL_C(0),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_DATA_PACKER_TEMP(12),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
PROC_LADDER_FPGA_ADC_CS_SHIFTREG_CLR10_0_A2_0_A3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101111111111")
port map (
combout => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR10_0_A2_0_A3_I\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010010111000011")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_M2_0,
dataa => DATA_SERIAL_C(0),
datab => DATA_SERIAL_C(4),
datac => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNIER6Q1_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_A3_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000010101")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_A3(3),
dataa => SPARE_SWITCH_C,
datab => LADDER_FPGA_BUSY,
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datad => TOKENIN_PULSE_OK);
UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_Z3293: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\);
LADDER_FPGA_FIFO21_RD_IV_I_M4_Z3294: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100110100000001")
port map (
combout => LADDER_FPGA_FIFO21_RD_IV_I_M4,
dataa => LADDER_FPGA_CLOCK40MHZ,
datab => SPARE_SWITCH_C,
datac => LADDER_FPGA_FIFO21_EMPTY,
datad => LADDER_FPGA_FIFO21_RD_DEBUG);
\LADDER_FPGA_MUX_STATUSIN_3_3_A_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001111111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(12),
dataa => LADDER_FPGA_ACTIVECLOCK,
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000010101111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(12),
dataa => CARD_SER_NUM_C(0),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(12));
\LADDER_FPGA_MUX_STATUSIN_3_3_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100011")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(13),
dataa => HOLDIN_ECHELLE_C,
datab => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2),
datad => LADDER_FPGA_MUX_STATUSIN_3_2_X(13));
\LADDER_FPGA_MUX_STATUSIN_3_6_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(13),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5_X(13),
datac => LADDER_FPGA_MUX_STATUSIN_3_4_X(13));
TST_TOKENIN_ECHELLE_RNITIVL: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000001000")
port map (
combout => G_1882,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
datab => ACQUIRE_STATE(9),
datac => TST_TOKENIN_ECHELLEGEN);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101100001011")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_0\(1),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.9.D.E.DATA_OUT\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101100001011")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(4),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.14.D.E.DATA_OUT\);
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(9),
dataa => ADC_RESULTS_2(9),
datab => ADC_RESULTS_3(9),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(9),
dataa => ADC_RESULTS_1(9),
datab => ADC_RESULTS_0(9),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(9));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(9),
dataa => ADC_RESULTS_6(9),
datab => ADC_RESULTS_7(9),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(9),
dataa => ADC_RESULTS_5(9),
datab => ADC_RESULTS_4(9),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(9));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(9),
dataa => ADC_RESULTS_10(9),
datab => ADC_RESULTS_11(9),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(9),
dataa => ADC_RESULTS_9(9),
datab => ADC_RESULTS_8(9),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(9));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(9),
dataa => ADC_RESULTS_14(9),
datab => ADC_RESULTS_15(9),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(9),
dataa => ADC_RESULTS_13(9),
datab => ADC_RESULTS_12(9),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(9));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNIJ4LB1_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010000000100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000001100110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_M2_0,
dataa => DATA_SERIAL_C(3),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_DATA_PACKER_TEMP(15),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010010111000011")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_M2_0,
dataa => DATA_SERIAL_C(3),
datab => DATA_SERIAL_C(7),
datac => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100011001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0\(5),
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(27));
\PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100011001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0\(12),
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(20));
\PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100100011001000")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_F0_I_0\(13),
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => UN26_LADDER_FPGA_NBR_RCLK_ECHELLE_COMBOUT(19));
LADDER_FPGA_FIFO21_WR_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111011111")
port map (
combout => LADDER_FPGA_FIFO21_WR_0_0_G0_I_O4,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_RNO_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000001110")
port map (
combout => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G2\,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_M4_X(2));
LADDER_FPGA_FIFO21_WR_ENABLE_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000100")
port map (
combout => LADDER_FPGA_FIFO21_WR_ENABLE_0_0_G2_I,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010010111000011")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674_M2_0,
dataa => DATA_SERIAL_C(2),
datab => DATA_SERIAL_C(6),
datac => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000001100110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_M2_0,
dataa => DATA_SERIAL_C(2),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_DATA_PACKER_TEMP(14),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1001100100001111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_M2,
dataa => DATA_SERIAL_C(10),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => DATA_SERIAL_M_X(6),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010010111000011")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599_M2_0,
dataa => DATA_SERIAL_C(1),
datab => DATA_SERIAL_C(5),
datac => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1001100100001111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_M2_0,
dataa => DATA_SERIAL_C(4),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => DATA_SERIAL_M_X(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100010111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_M8,
dataa => LADDER_FPGA_FIFO21_INPUT(8),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_10_1016_M2);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100010111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193_M8,
dataa => LADDER_FPGA_FIFO21_INPUT(11),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_11_964_M2);
ACQUIRE_ADCS_N_FIFO_C0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => \ACQUIRE_ADCS.N_FIFO_C0\,
dataa => \ACQUIRE_ADCS.N_FIFO\(3),
datab => ACQUIRE_STATE(2),
datac => \ACQUIRE_ADCS.N_FIFO\(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(0),
dataa => ADC_RESULTS_10(0),
datab => ADC_RESULTS_11(0),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(0),
dataa => ADC_RESULTS_9(0),
datab => ADC_RESULTS_8(0),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(0),
dataa => ADC_RESULTS_14(0),
datab => ADC_RESULTS_15(0),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(0),
dataa => ADC_RESULTS_13(0),
datab => ADC_RESULTS_12(0),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(0));
\N_ADC_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000101000")
port map (
combout => N_ADC_E1_0_G3,
dataa => ACQUIRE_STATE(3),
datab => N_ADC(1),
datac => N_ADC(0),
datad => \ACQUIRE_STATE_NS_0_15__G1\);
\ACQUIRE_STATE_RNO_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000101010001010")
port map (
combout => N_1093_I_0_G0,
dataa => LADDER_FPGA_FIFO8_FROM_USB_EMPTY,
datab => ACQUIRE_STATE(14),
datac => ACQUIRE_STATE_I_0(15));
\ACQUIRE_STATE_NS_A3_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111000001110000")
port map (
combout => ACQUIRE_STATE_NS_A3(14),
dataa => N_BYTES(0),
datab => N_BYTES(1),
datac => ACQUIRE_STATE(1));
UN1_N_BYTES_1_SQMUXA_I_O3_Z3334: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111111101111111")
port map (
combout => UN1_N_BYTES_1_SQMUXA_I_O3,
dataa => N_BYTES(0),
datab => N_BYTES(1),
datac => ACQUIRE_STATE(1));
LADDER_FPGA_FIFO21_RD_DEBUG_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100111101000100")
port map (
combout => LADDER_FPGA_FIFO21_RD_DEBUG_0_0_G0_0,
dataa => ACQUIRE_STATE(1),
datab => LADDER_FPGA_FIFO21_RD_DEBUG,
datac => \ACQUIRE_ADCS.N_FIFO\(3),
datad => ACQUIRE_STATE(2));
\N_BYTES_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000101100001011")
port map (
combout => \N_BYTES_0_0_0__G3\,
dataa => \ACQUIRE_ADCS.N_FIFO\(3),
datab => ACQUIRE_STATE(2),
datac => N_BYTES(0));
\ACQUIRE_STATE_RNIJS5P_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111010011110100")
port map (
combout => \N_BYTES_0_0_0__G0_E_I\,
dataa => \ACQUIRE_ADCS.N_FIFO\(3),
datab => ACQUIRE_STATE(2),
datac => ACQUIRE_STATE(1));
\N_BYTES_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000001100110")
port map (
combout => \N_BYTES_0_0_1__G3\,
dataa => N_BYTES(0),
datab => N_BYTES(1),
datac => \ACQUIRE_ADCS.N_FIFO\(3),
datad => ACQUIRE_STATE(2));
\LADDER_FPGA_MUX_STATUSIN_3_6_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(11),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(11),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(11));
\LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111100001111000")
port map (
combout => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER_N2_0_G0,
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(0),
datab => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\ACQUIRE_STATE_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001011110010")
port map (
combout => \ACQUIRE_STATE_NS_0_0_5__G0\,
dataa => ACQUIRE_STATE(10),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => ACQUIRE_STATE(11));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(8),
dataa => ADC_RESULTS_14(8),
datab => ADC_RESULTS_15(8),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(8),
dataa => ADC_RESULTS_13(8),
datab => ADC_RESULTS_12(8),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(8));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(7),
dataa => ADC_RESULTS_14(7),
datab => ADC_RESULTS_15(7),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(7),
dataa => ADC_RESULTS_13(7),
datab => ADC_RESULTS_12(7),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(7));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(6),
dataa => ADC_RESULTS_14(6),
datab => ADC_RESULTS_15(6),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(6),
dataa => ADC_RESULTS_13(6),
datab => ADC_RESULTS_12(6),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(6));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(5),
dataa => ADC_RESULTS_14(5),
datab => ADC_RESULTS_15(5),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(5),
dataa => ADC_RESULTS_13(5),
datab => ADC_RESULTS_12(5),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(5));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(4),
dataa => ADC_RESULTS_14(4),
datab => ADC_RESULTS_15(4),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(4),
dataa => ADC_RESULTS_13(4),
datab => ADC_RESULTS_12(4),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(4));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(3),
dataa => ADC_RESULTS_14(3),
datab => ADC_RESULTS_15(3),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(3),
dataa => ADC_RESULTS_13(3),
datab => ADC_RESULTS_12(3),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(3));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(2),
dataa => ADC_RESULTS_14(2),
datab => ADC_RESULTS_15(2),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(2),
dataa => ADC_RESULTS_13(2),
datab => ADC_RESULTS_12(2),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(2));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_A_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(1),
dataa => ADC_RESULTS_14(1),
datab => ADC_RESULTS_15(1),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_13_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(1),
dataa => ADC_RESULTS_13(1),
datab => ADC_RESULTS_12(1),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13_A\(1));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(8),
dataa => ADC_RESULTS_10(8),
datab => ADC_RESULTS_11(8),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(8),
dataa => ADC_RESULTS_9(8),
datab => ADC_RESULTS_8(8),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(8));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(7),
dataa => ADC_RESULTS_10(7),
datab => ADC_RESULTS_11(7),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(7),
dataa => ADC_RESULTS_9(7),
datab => ADC_RESULTS_8(7),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(7));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(6),
dataa => ADC_RESULTS_10(6),
datab => ADC_RESULTS_11(6),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(6),
dataa => ADC_RESULTS_9(6),
datab => ADC_RESULTS_8(6),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(6));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(5),
dataa => ADC_RESULTS_10(5),
datab => ADC_RESULTS_11(5),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(5),
dataa => ADC_RESULTS_9(5),
datab => ADC_RESULTS_8(5),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(5));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(4),
dataa => ADC_RESULTS_10(4),
datab => ADC_RESULTS_11(4),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(4),
dataa => ADC_RESULTS_9(4),
datab => ADC_RESULTS_8(4),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(4));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(3),
dataa => ADC_RESULTS_10(3),
datab => ADC_RESULTS_11(3),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(3),
dataa => ADC_RESULTS_9(3),
datab => ADC_RESULTS_8(3),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(3));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(2),
dataa => ADC_RESULTS_10(2),
datab => ADC_RESULTS_11(2),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(2),
dataa => ADC_RESULTS_9(2),
datab => ADC_RESULTS_8(2),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(2));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_A_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(1),
dataa => ADC_RESULTS_10(1),
datab => ADC_RESULTS_11(1),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_10_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(1),
dataa => ADC_RESULTS_9(1),
datab => ADC_RESULTS_8(1),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_10_A\(1));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(8),
dataa => ADC_RESULTS_6(8),
datab => ADC_RESULTS_7(8),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(8),
dataa => ADC_RESULTS_5(8),
datab => ADC_RESULTS_4(8),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(8));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(7),
dataa => ADC_RESULTS_6(7),
datab => ADC_RESULTS_7(7),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(7),
dataa => ADC_RESULTS_5(7),
datab => ADC_RESULTS_4(7),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(7));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(6),
dataa => ADC_RESULTS_6(6),
datab => ADC_RESULTS_7(6),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(6),
dataa => ADC_RESULTS_5(6),
datab => ADC_RESULTS_4(6),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(6));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(5),
dataa => ADC_RESULTS_6(5),
datab => ADC_RESULTS_7(5),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(5),
dataa => ADC_RESULTS_5(5),
datab => ADC_RESULTS_4(5),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(5));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(4),
dataa => ADC_RESULTS_6(4),
datab => ADC_RESULTS_7(4),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(4),
dataa => ADC_RESULTS_5(4),
datab => ADC_RESULTS_4(4),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(4));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(3),
dataa => ADC_RESULTS_6(3),
datab => ADC_RESULTS_7(3),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(3),
dataa => ADC_RESULTS_5(3),
datab => ADC_RESULTS_4(3),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(3));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(2),
dataa => ADC_RESULTS_6(2),
datab => ADC_RESULTS_7(2),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(2),
dataa => ADC_RESULTS_5(2),
datab => ADC_RESULTS_4(2),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(2));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(1),
dataa => ADC_RESULTS_6(1),
datab => ADC_RESULTS_7(1),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(1),
dataa => ADC_RESULTS_5(1),
datab => ADC_RESULTS_4(1),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(1));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_A_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(0),
dataa => ADC_RESULTS_6(0),
datab => ADC_RESULTS_7(0),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_6_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(0),
dataa => ADC_RESULTS_5(0),
datab => ADC_RESULTS_4(0),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_6_A\(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(8),
dataa => ADC_RESULTS_2(8),
datab => ADC_RESULTS_3(8),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(8),
dataa => ADC_RESULTS_1(8),
datab => ADC_RESULTS_0(8),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(8));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(7),
dataa => ADC_RESULTS_2(7),
datab => ADC_RESULTS_3(7),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(7),
dataa => ADC_RESULTS_1(7),
datab => ADC_RESULTS_0(7),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(7));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(6),
dataa => ADC_RESULTS_2(6),
datab => ADC_RESULTS_3(6),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(6),
dataa => ADC_RESULTS_1(6),
datab => ADC_RESULTS_0(6),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(6));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(5),
dataa => ADC_RESULTS_2(5),
datab => ADC_RESULTS_3(5),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(5),
dataa => ADC_RESULTS_1(5),
datab => ADC_RESULTS_0(5),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(5));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(4),
dataa => ADC_RESULTS_2(4),
datab => ADC_RESULTS_3(4),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(4),
dataa => ADC_RESULTS_1(4),
datab => ADC_RESULTS_0(4),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(4));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(3),
dataa => ADC_RESULTS_2(3),
datab => ADC_RESULTS_3(3),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(3),
dataa => ADC_RESULTS_1(3),
datab => ADC_RESULTS_0(3),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(3));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(2),
dataa => ADC_RESULTS_2(2),
datab => ADC_RESULTS_3(2),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(2),
dataa => ADC_RESULTS_1(2),
datab => ADC_RESULTS_0(2),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(2));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(1),
dataa => ADC_RESULTS_2(1),
datab => ADC_RESULTS_3(1),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(1),
dataa => ADC_RESULTS_1(1),
datab => ADC_RESULTS_0(1),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(1));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_A_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(0),
dataa => ADC_RESULTS_2(0),
datab => ADC_RESULTS_3(0),
datac => N_ADC(1),
datad => N_ADC(0));
\ACQUIRE_ADCS_DATA_TO_SEND_2_3_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(0),
dataa => ADC_RESULTS_1(0),
datab => ADC_RESULTS_0(0),
datac => N_ADC(1),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_3_A\(0));
\LADDER_FPGA_MUX_STATUSIN_3_6_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(14),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5_X(14),
datac => LADDER_FPGA_MUX_STATUSIN_3_4_X(14));
\LADDER_FPGA_MUX_STATUSIN_3_6_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(12),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5_X(12),
datac => LADDER_FPGA_MUX_STATUSIN_3_4_X(12));
\LADDER_FPGA_MUX_STATUSIN_3_6_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(10),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(10),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(10));
\LADDER_FPGA_MUX_STATUSIN_3_6_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(9),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(9),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(9));
\LADDER_FPGA_MUX_STATUSIN_3_6_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(8),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(8),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(8));
\LADDER_FPGA_MUX_STATUSIN_3_6_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(7),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(7),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(7));
\LADDER_FPGA_MUX_STATUSIN_3_6_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(6),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(6),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(6));
\LADDER_FPGA_MUX_STATUSIN_3_6_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(5),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(5),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(5));
\LADDER_FPGA_MUX_STATUSIN_3_6_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(4),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(4),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(4));
\LADDER_FPGA_MUX_STATUSIN_3_6_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(3),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(3),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(3));
\LADDER_FPGA_MUX_STATUSIN_3_6_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(2),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(2),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(2));
\LADDER_FPGA_MUX_STATUSIN_3_6_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(1),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(1),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(1));
\LADDER_FPGA_MUX_STATUSIN_3_6_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(0),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(0),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(0));
\LADDER_FPGA_MUX_STATUSIN_3_3_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111100100011")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(14),
dataa => TESTIN_ECHELLE_C,
datab => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2),
datad => LADDER_FPGA_MUX_STATUSIN_3_2_X(14));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(11),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(11),
datab => LADDER_FPGA_NBR_TOKEN(11),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(11),
dataa => LADDER_FPGA_NBR_HOLD(11),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(11),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(11));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(10),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(10),
datab => LADDER_FPGA_NBR_TOKEN(10),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(10),
dataa => LADDER_FPGA_NBR_HOLD(10),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(10),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(10));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(9),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(9),
datab => LADDER_FPGA_NBR_TOKEN(9),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(9),
dataa => LADDER_FPGA_NBR_HOLD(9),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(9),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(9));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(8),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(8),
datab => LADDER_FPGA_NBR_TOKEN(8),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(8),
dataa => LADDER_FPGA_NBR_HOLD(8),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(8),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(8));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(7),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(7),
datab => LADDER_FPGA_NBR_TOKEN(7),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(7),
dataa => LADDER_FPGA_NBR_HOLD(7),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(7),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(7));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(6),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(6),
datab => LADDER_FPGA_NBR_TOKEN(6),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(6),
dataa => LADDER_FPGA_NBR_HOLD(6),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(6),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(6));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(5),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(5),
datab => LADDER_FPGA_NBR_TOKEN(5),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(5),
dataa => LADDER_FPGA_NBR_HOLD(5),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(5),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(5));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(4),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(4),
datab => LADDER_FPGA_NBR_TOKEN(4),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(4),
dataa => LADDER_FPGA_NBR_HOLD(4),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(4),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(4));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(3),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(3),
datab => LADDER_FPGA_NBR_TOKEN(3),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(3),
dataa => LADDER_FPGA_NBR_HOLD(3),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(3),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(3));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(2),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(2),
datab => LADDER_FPGA_NBR_TOKEN(2),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(2),
dataa => LADDER_FPGA_NBR_HOLD(2),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(2),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(1),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(1),
datab => LADDER_FPGA_NBR_TOKEN(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(1),
dataa => LADDER_FPGA_NBR_HOLD(1),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(1),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(1));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(0),
dataa => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(0),
datab => LADDER_FPGA_NBR_TOKEN(0),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(0),
dataa => LADDER_FPGA_NBR_HOLD(0),
datab => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(0),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(0));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011111110110000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(7),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.7.D.E.DATA_OUT\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101100001011")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(6),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.16.D.E.DATA_OUT\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011111110110000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(5),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.5.D.E.DATA_OUT\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011111110110000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(3),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.3.D.E.DATA_OUT\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101100001011")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(2),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.12.D.E.DATA_OUT\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011111110110000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(1),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.1.D.E.DATA_OUT\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101100001011")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(0),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.10.D.E.DATA_OUT\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011111110110000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_0\(0),
dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT\,
datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\,
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.18.D.E.DATA_OUT\);
\LADDER_FPGA_MUX_STATUSIN_3_6_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6(17),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5(17),
datac => LADDER_FPGA_MUX_STATUSIN_3_4(17));
\LADDER_FPGA_MUX_STATUSIN_3_3_A_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_A(17),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3(17),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_A(17));
\LADDER_FPGA_MUX_STATUSIN_3_6_I_M2_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_6_I_M2(16),
dataa => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datab => LADDER_FPGA_MUX_STATUSIN_3_5_I_M2(16),
datac => LADDER_FPGA_MUX_STATUSIN_3_4_I_M2(16));
\LADDER_FPGA_MUX_STATUSIN_3_3_I_M2_A_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000001011111")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_I_M2_A(16),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_3_I_M2_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110011111010")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_3_I_M2(16),
dataa => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\,
datab => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(1),
datad => LADDER_FPGA_MUX_STATUSIN_3_3_I_M2_A(16));
\N_BYTES_RNI7ESL_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100011111000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\,
dataa => ACQUIRE_STATE(1),
datab => N_BYTES(0),
datac => ACQUIRE_STATE(4));
\LADDER_FPGA_FIFO21_INPUT_RNO_8_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_4_0,
dataa => DATA_SERIAL_C(7),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_3_0,
dataa => DATA_SERIAL_C(2),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011101010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_2_TZ,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(5),
datab => LADDER_FPGA_DATA_PACKER_TEMP(13),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011101010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_14_808_2_TZ,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(4),
datab => LADDER_FPGA_DATA_PACKER_TEMP(12),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011101010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964_2_TZ,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(7),
datab => LADDER_FPGA_DATA_PACKER_TEMP(15),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011101010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912_2_TZ,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(6),
datab => LADDER_FPGA_DATA_PACKER_TEMP(14),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
PROC_USB_READ_WRITE_UN6_RESET_N_I_A2_0_A3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000010000000")
port map (
combout => \PROC_USB_READ_WRITE.UN6_RESET_N_I_A2_0_A3\,
dataa => USB_PRESENT_C,
datab => USB_RESET_N_C,
datac => RESET_N_C,
datad => USB_READY_N_C);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_3,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(9),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_8_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(2),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\N_BYTES_RNIKHAS_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M5_0_A3\,
dataa => N_BYTES(1),
datab => N_BYTES(0),
datac => ACQUIRE_STATE(1));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(2),
dataa => LADDER_FPGA_PACKER_DATAOUT(18),
datab => ACQUIRE_STATE(6),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M7_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(3),
dataa => LADDER_FPGA_PACKER_DATAOUT(19),
datab => ACQUIRE_STATE(6),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M7_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010000000100000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(4),
dataa => LADDER_FPGA_PACKER_DATAOUT(20),
datab => ACQUIRE_STATE(6),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M7_I_O3\);
\ACQUIRE_STATE_RNO_0_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011111110111")
port map (
combout => N_1101_I_0_G0_I_A3_1,
dataa => N_CONVERT(0),
datab => N_CONVERT(1),
datac => ACQUIRE_STATE(9));
\ACQUIRE_STATE_NS_0_A3_3_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000100000")
port map (
combout => ACQUIRE_STATE_NS_0_A3_3(3),
dataa => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(0),
datab => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(3),
datac => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(6),
datad => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(7));
\ACQUIRE_STATE_NS_I_A3_1_3_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000010000")
port map (
combout => ACQUIRE_STATE_NS_I_A3_1_3(0),
dataa => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(3),
datab => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(4),
datac => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(6),
datad => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(7));
\ACQUIRE_ADCS_N_PREAMBLE_RNIB68U_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000010001")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I_A3_1\,
dataa => \ACQUIRE_ADCS.N_PREAMBLE\(0),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(1),
datac => ACQUIRE_STATE(7),
datad => ACQUIRE_STATE(1));
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0_4: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0_4\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(7),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(8),
datac => LADDER_FPGA_NBR_RCLK_ECHELLE(5),
datad => LADDER_FPGA_NBR_RCLK_ECHELLE(6));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011001010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_0_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(11),
datab => LADDER_FPGA_DATA_PACKER_TEMP(7),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011001010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_0_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(8),
datab => LADDER_FPGA_DATA_PACKER_TEMP(4),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011001010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_0_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(10),
datab => LADDER_FPGA_DATA_PACKER_TEMP(6),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
LADDER_FPGA_BUSY_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => N_2866_I_0_G1_4,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(0),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(1),
datac => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
datad => LADDER_FPGA_NBR_RCLK_ECHELLE(13));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110000001010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_0_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(10),
datab => LADDER_FPGA_DATA_PACKER_TEMP(14),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_9_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_5_1,
dataa => LADDER_FPGA_FIFO21_INPUT(14),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_3_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_5_1,
dataa => LADDER_FPGA_FIFO21_INPUT(12),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000011000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_2_0,
dataa => DATA_SERIAL_C(1),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_6: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111001101000000")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_6\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_1_X\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_5\);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_13: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100100001001")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_13\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_9\);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_319_Z3491: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111011")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_319,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(5),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0(6),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(4),
datad => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(3));
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_1__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(1),
datab => DATA_SERIAL_M_X(1),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_FIFO21_INPUT_RNO_4_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100010111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_M8,
dataa => LADDER_FPGA_FIFO21_INPUT(13),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_M2_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_20_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010100001000")
port map (
combout => UN1_SHIFTREG_CLR6_0_0_0_1818,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(0),
datab => DATA_SERIAL_M_X(0),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_4__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(4),
datab => DATA_SERIAL_M_X(4),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_8__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(8),
datab => DATA_SERIAL_M_X(8),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_14_808_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(4),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datac => LADDER_FPGA_FIFO21_INPUT_11_10_1016_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_3_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000101110001011")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_M8,
dataa => LADDER_FPGA_FIFO21_INPUT(16),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_2_1524_M2_0);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_I_M4_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011101110")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_I_M4(4),
dataa => SPARE_SWITCH_C,
datab => LADDER_FPGA_BUSY,
datac => LADDER_FPGA_FIFO21_WR_0_SQMUXA_I_O4,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1);
LADDER_FPGA_ADC_SELECT_N_I_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101010101000")
port map (
combout => LADDER_FPGA_ADC_SELECT_N_0_SQMUXA_I_S_0_0_G0,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\ACQUIRE_STATE_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110110011100000")
port map (
combout => N_1099_I_0_G0_I,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
datac => ACQUIRE_STATE(10),
datad => ACQUIRE_STATE(9));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011110100")
port map (
combout => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_0_0__G0_0\,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_M4_X(2),
datad => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_0_0__G0_0_A3\);
\ACQUIRE_ADCS_N_PREAMBLE_RNI2RI42_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I\,
dataa => \ACQUIRE_ADCS.N_PREAMBLE\(1),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(0),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_A3_1\,
datad => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M7_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(4),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(4),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(4),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_N_PREAMBLE_RNII3T71_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000111111111")
port map (
combout => \ACQUIRE_STATE_NS_0_8__G2\,
dataa => \ACQUIRE_ADCS.N_PREAMBLE\(0),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(1),
datac => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datad => \ACQUIRE_ADCS.N_PREAMBLE\(3));
\N_ADC_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000101000")
port map (
combout => N_ADC_E2_0_G3,
dataa => ACQUIRE_STATE(3),
datab => N_ADC(2),
datac => N_ADC_C1,
datad => \ACQUIRE_STATE_NS_0_15__G1\);
\N_ADC_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000010")
port map (
combout => N_ADC_E0_0_G0_I_X4,
dataa => ACQUIRE_STATE(3),
datab => N_ADC(0),
datac => \ACQUIRE_STATE_NS_0_15__G1\);
ACQUIRE_ADCS_N_PREAMBLE_C1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000000000000")
port map (
combout => \ACQUIRE_ADCS.N_PREAMBLE_C1\,
dataa => \ACQUIRE_ADCS.N_PREAMBLE\(3),
datab => ACQUIRE_STATE(7),
datac => \ACQUIRE_ADCS.N_PREAMBLE\(0),
datad => \ACQUIRE_ADCS.N_PREAMBLE\(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_1_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(1),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_17_678_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000101110001011")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_M8,
dataa => LADDER_FPGA_FIFO21_INPUT(19),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_1749_M2_0);
LADDER_FPGA_RCLK_ECHELLE_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000111100000")
port map (
combout => N_186_I_0_G0_I,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_1_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(7),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datac => LADDER_FPGA_FIFO21_INPUT_11_11_964_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_3_1);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_6__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(6),
datab => DATA_SERIAL_M_X(6),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_10__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(10),
datab => DATA_SERIAL_M_X(10),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_12__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(12),
datab => DATA_SERIAL_M_X(12),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(10),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_12_912_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(5),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datac => LADDER_FPGA_FIFO21_INPUT_11_13_860_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_3_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(9),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_13_860_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_3__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(3),
datab => DATA_SERIAL_M_X(3),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_9__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(9),
datab => DATA_SERIAL_M_X(9),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_13__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(13),
datab => DATA_SERIAL_M_X(13),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_18_635_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_15_764_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_14__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(14),
datab => DATA_SERIAL_M_X(14),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_11__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(11),
datab => DATA_SERIAL_M_X(11),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_15__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(15),
datab => DATA_SERIAL_M_X(15),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_2__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(2),
datab => DATA_SERIAL_M_X(2),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_7__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(7),
datab => DATA_SERIAL_M_X(7),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_DATA_PACKER_TEMP_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000110010101010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_5__M3\,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(5),
datab => DATA_SERIAL_M_X(5),
datac => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_I_I_A3\,
datad => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(6),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datac => LADDER_FPGA_FIFO21_INPUT_11_12_912_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_3_1);
\N_CONVERT_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100000000000")
port map (
combout => N_2868_I_0_G0,
dataa => ACQUIRE_STATE(8),
datab => N_CONVERT(0),
datac => N_CONVERT(1),
datad => N_CONVERT_4_I_O4(0));
\DATA_TO_SEND_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_0__G3\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(0),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(0));
\ACQUIRE_ADCS_N_FIFO_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000010110100")
port map (
combout => \ACQUIRE_ADCS.N_FIFO_N0_0_G0_I\,
dataa => \ACQUIRE_ADCS.N_FIFO\(3),
datab => ACQUIRE_STATE(2),
datac => \ACQUIRE_ADCS.N_FIFO\(0),
datad => \ACQUIRE_STATE_NS_0_15__G1\);
\LADDER_FPGA_FIFO21_INPUT_RNO_4_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(2),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_16_721_M2,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
LADDER_FPGA_FIFO8_FROM_USB_RD_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101010101000101")
port map (
combout => LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G3,
dataa => LADDER_FPGA_FIFO8_FROM_USB_EMPTY,
datab => ACQUIRE_STATE(14),
datac => ACQUIRE_STATE_I_0(15),
datad => ACQUIRE_STATE(12));
\N_BYTES_RNI0OF11_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110010000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M7_I_O3\,
dataa => N_BYTES(0),
datab => N_BYTES(1),
datac => ACQUIRE_STATE(1),
datad => ACQUIRE_STATE(6));
\ACQUIRE_STATE_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111010011110100")
port map (
combout => \ACQUIRE_STATE_NS_0_14__G0_0\,
dataa => \ACQUIRE_ADCS.N_FIFO\(3),
datab => ACQUIRE_STATE(2),
datac => ACQUIRE_STATE_NS_A3(14));
\DATA_TO_SEND_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_7__G3\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(7),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(7));
\DATA_TO_SEND_RNO_0_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_7__G2\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(7),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(7));
\DATA_TO_SEND_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_6__G3\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(6),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(6));
\DATA_TO_SEND_RNO_0_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_6__G2\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(6),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(6));
\DATA_TO_SEND_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_5__G3\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(5),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(5));
\DATA_TO_SEND_RNO_0_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_5__G2\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(5),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(5));
\DATA_TO_SEND_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_4__G3\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(4),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(4));
\DATA_TO_SEND_RNO_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_4__G2\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(4),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(4));
\DATA_TO_SEND_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_3__G3\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(3),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(3));
\DATA_TO_SEND_RNO_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_3__G2\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(3),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(3));
\DATA_TO_SEND_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_2__G3\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(2),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(2));
\DATA_TO_SEND_RNO_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_2__G2\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(2),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(2));
\DATA_TO_SEND_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_1__G3\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(1),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(1));
\DATA_TO_SEND_RNO_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_1__G2\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(1),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(1));
\DATA_TO_SEND_RNO_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \DATA_TO_SEND_1_0_0__G2\,
dataa => N_ADC(2),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(0),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(0));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(7),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(7),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(7),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(6),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(6),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(6),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(5),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(5),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(5),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(3),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(3),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(3),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(2),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(2),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(2),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(1),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(1),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(1),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(0),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_2\(0),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_3\(0),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(3),
dataa => LADDER_FPGA_PACKER_DATAOUT(3),
datab => SWITCH_VAL(3),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M5_0_A3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(2),
dataa => LADDER_FPGA_PACKER_DATAOUT(2),
datab => SWITCH_VAL(2),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M5_0_A3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(1),
dataa => LADDER_FPGA_PACKER_DATAOUT(1),
datab => SWITCH_VAL(1),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M5_0_A3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(0),
dataa => LADDER_FPGA_PACKER_DATAOUT(0),
datab => SWITCH_VAL(0),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M5_0_A3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(7),
dataa => LADDER_FPGA_PACKER_DATAOUT(7),
datab => N_BYTES(1),
datac => N_BYTES(0),
datad => ACQUIRE_STATE(1));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(6),
dataa => LADDER_FPGA_PACKER_DATAOUT(6),
datab => N_BYTES(1),
datac => N_BYTES(0),
datad => ACQUIRE_STATE(1));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100000000000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(5),
dataa => LADDER_FPGA_PACKER_DATAOUT(5),
datab => N_BYTES(1),
datac => N_BYTES(0),
datad => ACQUIRE_STATE(1));
LADDER_FPGA_EVENT_CONTROLLER_STATE_286_Z3568: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111011")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_286,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(4),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(2),
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(3));
ACQUIRE_STATE_11_Z3569: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111011")
port map (
combout => ACQUIRE_STATE_11,
dataa => ACQUIRE_STATE_IP(14),
datab => ACQUIRE_STATE_I_0(15),
datac => ACQUIRE_STATE_IP(13),
datad => ACQUIRE_STATE_IP(12));
\LADDER_FPGA_FIFO21_INPUT_RNO_8_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101011000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_2_TZ,
dataa => DATA_SERIAL_M_X(5),
datab => DATA_SERIAL_M_X(1),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101011000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599_2_TZ,
dataa => DATA_SERIAL_M_X(9),
datab => DATA_SERIAL_M_X(5),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101011000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_2_TZ,
dataa => DATA_SERIAL_M_X(4),
datab => DATA_SERIAL_M_X(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101011000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674_2_TZ,
dataa => DATA_SERIAL_M_X(10),
datab => DATA_SERIAL_M_X(6),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_8_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101011000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_2_TZ,
dataa => DATA_SERIAL_M_X(8),
datab => DATA_SERIAL_M_X(4),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010101011000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_2_TZ,
dataa => DATA_SERIAL_M_X(7),
datab => DATA_SERIAL_M_X(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(9),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_4_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2);
\LADDER_FPGA_FIFO21_INPUT_RNO_7_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764_2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(11),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datac => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_4_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2);
\LADDER_FPGA_FIFO21_INPUT_RNO_7_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635_2,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(8),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datac => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_4_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2);
PROC_USB_READ_WRITE_UN5_LADDER_FPGA_FIFO8_TO_USB_EMPTY: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000001")
port map (
combout => \PROC_USB_READ_WRITE.UN5_LADDER_FPGA_FIFO8_TO_USB_EMPTY\,
dataa => USB_TX_FULL_C,
datab => LADDER_FPGA_FIFO8_TO_USB_EMPTY,
datac => USB_WRITE_N_IN_I,
datad => USB_READ_N_IN_I);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datad => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_A3_0_2__G0_1\);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(13),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_4_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(12),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(8),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(4),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(9),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(10),
datac => LADDER_FPGA_NBR_RCLK_ECHELLE(11),
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0_4\);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_A3_1_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_A3_1(3),
dataa => SPARE_SWITCH_C,
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datac => LADDER_FPGA_FIFO21_WR_0_SQMUXA_I_O4,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1);
LADDER_FPGA_FIFO8_TO_USB_WR_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I_O4,
dataa => ACQUIRE_STATE(4),
datab => ACQUIRE_STATE(7),
datac => ACQUIRE_STATE(1),
datad => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I_O4_0);
N_ADC_C1_RNIUIAT: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000000000000")
port map (
combout => \ACQUIRE_STATE_NS_0_15__G1\,
dataa => ACQUIRE_STATE(3),
datab => N_ADC(3),
datac => N_ADC(2),
datad => N_ADC_C1);
\LADDER_FPGA_FIFO21_INPUT_RNO_4_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(15),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_FIFO21_INPUT_11_17_678_M8);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(1),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_4_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(15),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(7),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_7_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(10),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_13_860_M8);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(1),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(5),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000010000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_4,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_4_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(10),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_1_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(9),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_FIFO21_INPUT_11_15_764_M8);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_FIFO21_INPUT_11_18_635_M8);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(13),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(2),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(6),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(8),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_7_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_5,
dataa => LADDER_FPGA_FIFO21_INPUT(11),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\N_CONVERT_RNIJRHN_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000010000000")
port map (
combout => \ACQUIRE_STATE_NS_0_8__G0_0_A3\,
dataa => ACQUIRE_STATE(8),
datab => N_CONVERT(0),
datac => N_CONVERT(1),
datad => LADDER_FPGA_ADC_SELECT_N_I);
TOKENIN_PULSE_OK_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000010000000")
port map (
combout => \PROC_LADDER_FPGA_TOKENIN_PULSE_DURATION.UN5_TOKENIN_PULSE_DURATION_0_A3_0_G0\,
dataa => TOKENIN_PULSE_DURATION(0),
datab => TOKENIN_PULSE_DURATION(1),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => TOKENIN_PULSE_DURATION_N1_I_O4);
UN1_ACQUIRE_STATE_17_0_Z3614: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => UN1_ACQUIRE_STATE_17_0,
dataa => ACQUIRE_STATE(4),
datab => ACQUIRE_STATE(7),
datac => ACQUIRE_STATE(6),
datad => ACQUIRE_STATE_NS_A3(14));
\ACQUIRE_STATE_NS_0_A3_4_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100000000")
port map (
combout => ACQUIRE_STATE_NS_0_A3_4(3),
dataa => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(2),
datab => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(4),
datac => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(1),
datad => ACQUIRE_STATE_NS_0_A3_3(3));
\ACQUIRE_STATE_NS_I_A3_1_4_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000000000")
port map (
combout => ACQUIRE_STATE_NS_I_A3_1_4(0),
dataa => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(1),
datab => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(2),
datac => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(0),
datad => ACQUIRE_STATE_NS_I_A3_1_3(0));
LADDER_FPGA_BUSY_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => N_2866_I_0_G1_5,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(2),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(4),
datac => LADDER_FPGA_NBR_RCLK_ECHELLE(3),
datad => N_2866_I_0_G1_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(12),
datac => DATA_SERIAL_M_X(8),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(7),
datac => DATA_SERIAL_M_X(3),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_5_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(6),
datac => DATA_SERIAL_M_X(2),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(11),
datac => DATA_SERIAL_M_X(7),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(13),
datac => DATA_SERIAL_M_X(9),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_3_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(14),
datac => DATA_SERIAL_M_X(10),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_4_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(8),
datac => DATA_SERIAL_M_X(4),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(9),
datac => DATA_SERIAL_M_X(5),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_7_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(5),
datac => DATA_SERIAL_M_X(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_0_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010001010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => DATA_SERIAL_M_X(15),
datac => DATA_SERIAL_M_X(11),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
LADDER_FPGA_USB_WR_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000100000")
port map (
combout => N_2819_I_0_G0_2,
dataa => SPARE_SWITCH_C,
datab => USB_READY_N_C,
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datad => \PROC_LADDER_FPGA_ADC_CS.SHIFTREG_CLR2_2_0_A2_0_A4\);
\ACQUIRE_STATE_RNI2FBU_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100111111001010")
port map (
combout => N_ADC_E1_0_G0_E_0,
dataa => ACQUIRE_STATE(3),
datab => \ACQUIRE_ADCS.N_FIFO\(3),
datac => ACQUIRE_STATE(2),
datad => ACQUIRE_STATE(7));
LEVEL_SHIFTER_DAC_LOAD_INDICE_447_1_Z3630: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111011111110111")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_447_1,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_C0);
UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0_Z3631: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100010000000100")
port map (
combout => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0(6),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\,
datad => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_I_A2(1));
LEVEL_SHIFTER_DAC_SDI_RNO_2: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010110011101")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4_A\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(3),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_5\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_2\);
LEVEL_SHIFTER_DAC_SDI_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000111111010")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(3),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_2_9\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4_A\);
LEVEL_SHIFTER_DAC_SDI_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4_0\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(3),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_6\,
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_13\);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101100111011")
port map (
combout => N_1386_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0(6),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_I_A2(1));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_0_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111111111111111")
port map (
combout => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0_A\,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
datad => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(3));
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100011111000")
port map (
combout => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0\,
dataa => LEVEL_SHIFTER_DAC_LOAD,
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
datad => \LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_0_5__G0_0_A\);
\LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100111011001110")
port map (
combout => N_1391_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(3),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_NS_I_A2(1));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(12),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_6_1252_M2_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011101100000000")
port map (
combout => N_2209_I_0_G0,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_0_M4_X(1),
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_M4_X(2));
\ACQUIRE_ADCS_N_PREAMBLE_RNIDE382_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111101100000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\,
dataa => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(3),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I_A3_1\,
datad => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M9_I_O3\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000010001000")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(4),
dataa => LADDER_FPGA_PACKER_DATAOUT(4),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M5_0_A3\,
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(4),
datad => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\);
\ACQUIRE_ADCS_DATA_TO_SEND_2_15_A_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001001110011011")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_15_A\(9),
dataa => N_ADC(3),
datab => N_ADC(2),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(9),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(9));
\ACQUIRE_ADCS_DATA_TO_SEND_2_15_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000011101110")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_15\(9),
dataa => N_ADC(3),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(9),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(9),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_15_A\(9));
\N_ADC_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001101010")
port map (
combout => N_ADC_E3_0_G3,
dataa => N_ADC(3),
datab => N_ADC(2),
datac => N_ADC_C1,
datad => UN1_LADDER_FPGA_SC_REG_DEBUG_1_SQMUXA_1_O3);
\ACQUIRE_ADCS_N_PREAMBLE_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001101100")
port map (
combout => \ACQUIRE_ADCS.N_PREAMBLE_N1_0_G0_I\,
dataa => \ACQUIRE_ADCS.N_PREAMBLE\(0),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(1),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_A3_1\,
datad => \ACQUIRE_STATE_NS_0_8__G0_0_A3\);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(15),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_3_1456_M2_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101010101010100")
port map (
combout => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N0_I_0_0_G0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_O4(3),
datad => LADDER_FPGA_FIFO21_WR_0_SQMUXA_I_O4);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011001011001100")
port map (
combout => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N2_0_0_0_G0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_O4(3),
datad => N_90_I_I_O3);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000101100000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(18),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_0_1674_M2_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011100000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(14),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_4_1388_M2_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000101100000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8,
dataa => LADDER_FPGA_FIFO21_INPUT(17),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_1_1599_M2_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0);
\ACQUIRE_STATE_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010100011111100")
port map (
combout => N_1101_I_0_G0_I,
dataa => ACQUIRE_STATE(8),
datab => LADDER_FPGA_ADC_SELECT_N_I,
datac => N_1101_I_0_G0_I_A3_1,
datad => N_CONVERT_4_I_O4(0));
\ACQUIRE_ADCS_N_FIFO_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000011000000110")
port map (
combout => \ACQUIRE_ADCS.N_FIFO_N1_0_G0_I\,
dataa => \ACQUIRE_ADCS.N_FIFO\(1),
datab => \ACQUIRE_ADCS.N_FIFO_C0\,
datac => \ACQUIRE_STATE_NS_0_15__G1\);
\TOKENIN_PULSE_DURATION_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011100000")
port map (
combout => N_2873_I_0_G0,
dataa => TOKENIN_PULSE_DURATION(2),
datab => TOKENIN_PULSE_DURATION(3),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => TOKENIN_PULSE_DURATION_N2_I_O4);
\TOKENIN_PULSE_DURATION_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011000010110000")
port map (
combout => N_2870_I_0_G0,
dataa => TOKENIN_PULSE_DURATION(1),
datab => TOKENIN_PULSE_DURATION(0),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => TOKENIN_PULSE_DURATION_N1_I_O4);
\ACQUIRE_ADCS_DATA_TO_SEND_2_15_A_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001001110011011")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_15_A\(8),
dataa => N_ADC(3),
datab => N_ADC(2),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_10\(8),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_13\(8));
\ACQUIRE_ADCS_DATA_TO_SEND_2_15_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000011101110")
port map (
combout => \ACQUIRE_ADCS.DATA_TO_SEND_2_15\(8),
dataa => N_ADC(3),
datab => \ACQUIRE_ADCS.DATA_TO_SEND_2_6\(8),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_3\(8),
datad => \ACQUIRE_ADCS.DATA_TO_SEND_2_15_A\(8));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100101011001010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(3),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(3),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(3),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100101011001010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(2),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(2),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(2),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100101011001010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(1),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(1),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(1),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100101011001010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7\(0),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(0),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(0),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_2,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_2_TZ);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599_2,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_FIFO21_INPUT_11_1_1599_2_TZ);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_2,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_FIFO21_INPUT_11_2_1524_2_TZ);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000010000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_2,
dataa => DATA_SERIAL_M_X(11),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datac => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
datad => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_4_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_2,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_FIFO21_INPUT_11_3_1456_2_TZ);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193_2,
dataa => DATA_SERIAL_M_X(7),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_2_2_X,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_2,
dataa => DATA_SERIAL_M_X(5),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_2_1_X,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2);
\LADDER_FPGA_FIFO21_INPUT_RNO_8_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_2,
dataa => DATA_SERIAL_M_X(6),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_2_1_X,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111001000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_2,
dataa => DATA_SERIAL_M_X(4),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_2_2_X,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2);
USB_READ_N_IN_I_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000010")
port map (
combout => \PROC_USB_READ_WRITE.UN8_LADDER_FPGA_FIFO8_FROM_USB_FULL_I_0_G0\,
dataa => \PROC_USB_READ_WRITE.UN8_LADDER_FPGA_FIFO8_FROM_USB_FULL_I_0_G0_0_X\,
datab => USB_WRITE_N_IN_I,
datac => USB_READ_N_IN_I,
datad => \PROC_USB_READ_WRITE.UN5_LADDER_FPGA_FIFO8_TO_USB_EMPTY\);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_0_0);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G0_0\,
dataa => LADDER_FPGA_BUSY,
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_0(0),
datac => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G0_0_A4_0_X\,
datad => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G2\);
LADDER_FPGA_USB_WR_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111000000000")
port map (
combout => N_2819_I_0_G0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => N_2819_I_0_G0_2);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1001100110011000")
port map (
combout => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N1_0_0_0_G0_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_O4(3),
datad => LADDER_FPGA_FIFO21_WR_0_SQMUXA_I_O4);
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNIER6Q1_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101010101111010")
port map (
combout => \LADDER_FPGA_DATA_PACKER_TEMP_1_0_0__G0_0_O3\,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111000000001110")
port map (
combout => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_N3_0_0_0_G2,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_FIFO21_INPUT_RNO_1_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_0_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000010000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_FIFO21_INPUT_11_4_1388_M2);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_0_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100000001000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_0_0);
\N_CONVERT_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110011000000000")
port map (
combout => N_2867_I_0_G0,
dataa => ACQUIRE_STATE(8),
datab => N_CONVERT(0),
datac => N_CONVERT(1),
datad => N_CONVERT_4_I_O4(0));
\TOKENIN_PULSE_DURATION_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000011100000")
port map (
combout => N_2871_I_0_G0,
dataa => TOKENIN_PULSE_DURATION(0),
datab => TOKENIN_PULSE_DURATION(1),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => TOKENIN_PULSE_DURATION_N1_I_O4);
\ACQUIRE_ADCS_N_DELAY_RNI7HF4_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000000000111")
port map (
combout => \ACQUIRE_STATE_NS_0_15__G3_0_A\,
dataa => \ACQUIRE_ADCS.N_DELAY\(0),
datab => \ACQUIRE_ADCS.N_DELAY\(1),
datac => \ACQUIRE_ADCS.N_DELAY\(2),
datad => \ACQUIRE_ADCS.N_DELAY\(4));
\ACQUIRE_ADCS_N_DELAY_RNID6R7_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111111101110111")
port map (
combout => \ACQUIRE_STATE_NS_0_15__G3_0\,
dataa => \ACQUIRE_ADCS.N_DELAY\(6),
datab => \ACQUIRE_ADCS.N_DELAY\(5),
datac => \ACQUIRE_ADCS.N_DELAY\(3),
datad => \ACQUIRE_STATE_NS_0_15__G3_0_A\);
LADDER_FPGA_FIFO8_TO_USB_WR_RNO_3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001010100000000")
port map (
combout => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G2_1,
dataa => ACQUIRE_STATE(5),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(0),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_A3_1\,
datad => UN1_N_BYTES_1_SQMUXA_I_O3);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_14_808_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_0_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_0_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_0_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_1);
LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_1_Z3691: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101110110010")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_1,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(4),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_I_0(5),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(2),
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(3));
\LADDER_FPGA_FIFO21_INPUT_RNO_1_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110101011000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_1,
dataa => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_4_1,
datab => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_5_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2,
datad => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_8_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110101011000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_1,
dataa => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_4_1,
datab => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_5_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2,
datad => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111010000000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_1,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datab => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_5_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_2_2_X,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(8),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_10_1016_A8_5);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_1,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(1),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_17_678_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111101000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_0,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datab => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_5_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_1,
dataa => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_4_1,
datab => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_1_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
datad => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635_1,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(0),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_18_635_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193_0,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(11),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_5);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764_1,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_15_764_2);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_1_Z3702: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101110110010")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_1,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(5),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0(6),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(4),
datad => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(3));
ACQUIRE_STATE_ILLEGAL_1_Z3703: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111101110110010")
port map (
combout => ACQUIRE_STATE_ILLEGAL_1,
dataa => ACQUIRE_STATE_IP(14),
datab => ACQUIRE_STATE_I_0(15),
datac => ACQUIRE_STATE_IP(13),
datad => ACQUIRE_STATE_IP(12));
\LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100100001001")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_N1_I_I_0_G0,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_C0,
datac => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011000110")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_N2_I_I_0_G0,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(1),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(2),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_C0,
datad => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000010110100")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_N0_I_I_0_G0,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_I_0(6),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0),
datad => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000111100001111")
port map (
combout => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.LADDER_FPGA_NBR_RCLK_ECHELLE_5_0_I_O3\,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_0(0),
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0\);
LADDER_FPGA_BUSY_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011111110000")
port map (
combout => N_2866_I_0_G0,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
datac => N_2866_I_0_G1_5,
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_1_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_1\(1),
dataa => LADDER_FPGA_PACKER_DATAOUT(17),
datab => ACQUIRE_STATE(6),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_15\(9));
\ACQUIRE_STATE_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110010101110")
port map (
combout => N_1104_I_0_G0_I,
dataa => ACQUIRE_STATE(3),
datab => ACQUIRE_STATE(7),
datac => \ACQUIRE_STATE_NS_0_8__G2\,
datad => \ACQUIRE_STATE_NS_0_15__G1\);
N_DELAY_0_SQMUXA_Z3711: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => N_DELAY_0_SQMUXA,
dataa => ACQUIRE_STATE(0),
datab => \ACQUIRE_STATE_NS_0_15__G3_0\);
\ACQUIRE_ADCS_N_PREAMBLE_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000011000000110")
port map (
combout => \ACQUIRE_ADCS.N_PREAMBLE_N2_0_G0_I\,
dataa => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datab => \ACQUIRE_ADCS.N_PREAMBLE_C1\,
datac => \ACQUIRE_STATE_NS_0_8__G0_0_A3\);
\ACQUIRE_STATE_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100011111000")
port map (
combout => \ACQUIRE_STATE_NS_0_8__G0_0\,
dataa => ACQUIRE_STATE(7),
datab => \ACQUIRE_STATE_NS_0_8__G2\,
datac => \ACQUIRE_STATE_NS_0_8__G0_0_A3\);
\ACQUIRE_ADCS_N_FIFO_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001101100")
port map (
combout => \ACQUIRE_ADCS.N_FIFO_N2_0_G0_I\,
dataa => \ACQUIRE_ADCS.N_FIFO\(1),
datab => \ACQUIRE_ADCS.N_FIFO\(2),
datac => \ACQUIRE_ADCS.N_FIFO_C0\,
datad => \ACQUIRE_STATE_NS_0_15__G1\);
\ACQUIRE_ADCS_N_FIFO_RNO_0_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111100011110000")
port map (
combout => \ACQUIRE_ADCS.N_FIFO_N3_0_G0_I_X2\,
dataa => \ACQUIRE_ADCS.N_FIFO\(1),
datab => \ACQUIRE_ADCS.N_FIFO\(2),
datac => \ACQUIRE_ADCS.N_FIFO\(3),
datad => \ACQUIRE_ADCS.N_FIFO_C0\);
\ACQUIRE_STATE_RNO_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110110010100000")
port map (
combout => \ACQUIRE_STATE_NS_0_0_3__G0_0\,
dataa => LADDER_FPGA_FIFO8_FROM_USB_EMPTY,
datab => ACQUIRE_STATE_NS_0_A3_4(3),
datac => ACQUIRE_STATE(12),
datad => ACQUIRE_STATE(13));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_1\(0),
dataa => LADDER_FPGA_PACKER_DATAOUT(16),
datab => ACQUIRE_STATE(6),
datac => \ACQUIRE_ADCS.DATA_TO_SEND_2_15\(8));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011001010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14\(7),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(7),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(7),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\,
datad => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011001010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14\(6),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(6),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(6),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\,
datad => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011001010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14\(5),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_4\(5),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_6\(5),
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M16_I\,
datad => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I\);
ACQUIRE_STATE_17_Z3721: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => ACQUIRE_STATE_17,
dataa => ACQUIRE_STATE_IP(11),
datab => ACQUIRE_STATE_IP(10),
datac => ACQUIRE_STATE_11);
PROC_LADDER_FPGA_NBR_RCLK_ECHELLE_UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0_RNIUH0P: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000111100001111")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_TZ,
dataa => LADDER_FPGA_NBR_RCLK_ECHELLE(12),
datab => LADDER_FPGA_NBR_RCLK_ECHELLE(13),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_O4(3),
datad => \PROC_LADDER_FPGA_NBR_RCLK_ECHELLE.UN41_LADDER_FPGA_NBR_RCLK_ECHELLE_I_O4_0\);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000011010000")
port map (
combout => N_2211_I_0_G0,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_0_M4_X(1),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_M4_X(2),
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_O4_X(2));
LADDER_FPGA_FIFO8_TO_USB_WR_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101000011010000")
port map (
combout => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G2,
dataa => ACQUIRE_STATE(7),
datab => \ACQUIRE_STATE_NS_0_8__G2\,
datac => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G2_1);
\ACQUIRE_STATE_RNI1TDB2_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0100110001001100")
port map (
combout => N_ADC_E1_0_G0_E,
dataa => ACQUIRE_STATE(7),
datab => N_ADC_E1_0_G0_E_0,
datac => \ACQUIRE_STATE_NS_0_8__G2\);
\TOKENIN_PULSE_DURATION_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010000011010000")
port map (
combout => N_2872_I_0_G0,
dataa => TOKENIN_PULSE_DURATION(2),
datab => TOKENIN_PULSE_DURATION(3),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datad => TOKENIN_PULSE_DURATION_N2_I_O4);
LADDER_FPGA_FIFO8_FROM_USB_RD_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100011111111")
port map (
combout => LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G0_I_O4_2,
dataa => ACQUIRE_STATE_NS_0_A3_4(3),
datab => ACQUIRE_STATE(13),
datac => ACQUIRE_STATE(14),
datad => ACQUIRE_STATE_I_0(15));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_RNO_0_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011101100")
port map (
combout => N_2820_I_0_G0_1,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_M4_X(3),
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_A3_1(3));
\LADDER_FPGA_FIFO21_INPUT_RNO_3_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860_4,
dataa => LADDER_FPGA_FIFO21_INPUT_11_13_860_2_TZ,
datab => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_2_0,
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_5);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110110010100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_0,
dataa => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_1_0_X,
datab => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_M8);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_4,
dataa => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_4_1,
datab => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_0,
dataa => DATA_SERIAL_M_X(11),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
datad => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456_4,
dataa => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_4_1,
datab => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_5,
datad => LADDER_FPGA_FIFO21_INPUT_11_3_1456_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_7_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011111101")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599_3_A,
dataa => LADDER_FPGA_FIFO21_INPUT(17),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_2_1_X);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010111000001100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599_3,
dataa => LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8_0_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2,
datac => LADDER_FPGA_FIFO21_INPUT_11_1_1599_3_A,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111001000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_4,
dataa => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_2_0_X,
datab => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
datac => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_3_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_4_1388_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111100100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674_0,
dataa => DATA_SERIAL_M_X(14),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A8);
\LADDER_FPGA_FIFO21_INPUT_RNO_4_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011111101")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674_3_A,
dataa => LADDER_FPGA_FIFO21_INPUT(18),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_2_1_X);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010111000001100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674_3,
dataa => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A8_0_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2,
datac => LADDER_FPGA_FIFO21_INPUT_11_0_1674_3_A,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678_4,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(5),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_17_678_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_3,
dataa => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_3_0,
datab => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_5,
datad => LADDER_FPGA_FIFO21_INPUT_11_8_1134_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721_4,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(6),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_16_721_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635_4,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(4),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_18_635_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111110000000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764_4,
dataa => LADDER_FPGA_DATA_PACKER_TEMP(7),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datac => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_15_764_1);
LEVEL_SHIFTER_DAC_SDI_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100010010000000")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I\,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_SN_M1\,
datac => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4\,
datad => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_3_U_0_G0_I_M4_0\);
\LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000100100001001")
port map (
combout => LEVEL_SHIFTER_DAC_LOAD_INDICE_N3_I_I_0_G0,
dataa => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(3),
datab => LEVEL_SHIFTER_DAC_LOAD_INDICE_447_1,
datac => UN1_LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_4_0);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1100000011100000")
port map (
combout => N_129_I_0_G0,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(1),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_M4_X(2),
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_I_M4(4));
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(1),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_0\(1),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M7_I_O3\,
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_1\(1));
\ACQUIRE_STATE_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111100011111000")
port map (
combout => \ACQUIRE_STATE_NS_0_15__G0\,
dataa => ACQUIRE_STATE(0),
datab => \ACQUIRE_STATE_NS_0_15__G3_0\,
datac => \ACQUIRE_STATE_NS_0_15__G1\);
\ACQUIRE_STATE_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000110010101111")
port map (
combout => N_1110_I_0_G0_I,
dataa => ACQUIRE_STATE(0),
datab => ACQUIRE_STATE(1),
datac => UN1_N_BYTES_1_SQMUXA_I_O3,
datad => \ACQUIRE_STATE_NS_0_15__G3_0\);
\ACQUIRE_ADCS_N_PREAMBLE_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001101100")
port map (
combout => \ACQUIRE_ADCS.N_PREAMBLE_N3_0_G0_I\,
dataa => \ACQUIRE_ADCS.N_PREAMBLE\(2),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(3),
datac => \ACQUIRE_ADCS.N_PREAMBLE_C1\,
datad => \ACQUIRE_STATE_NS_0_8__G0_0_A3\);
\ACQUIRE_ADCS_N_PREAMBLE_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000001101100")
port map (
combout => \ACQUIRE_ADCS.N_PREAMBLE_N0_0_G0_I\,
dataa => ACQUIRE_STATE(7),
datab => \ACQUIRE_ADCS.N_PREAMBLE\(0),
datac => \ACQUIRE_STATE_NS_0_8__G2\,
datad => \ACQUIRE_STATE_NS_0_8__G0_0_A3\);
\ACQUIRE_ADCS_N_FIFO_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => \ACQUIRE_ADCS.N_FIFO_N3_0_G0_I\,
dataa => \ACQUIRE_ADCS.N_FIFO_N3_0_G0_I_X2\,
datab => \ACQUIRE_STATE_NS_0_15__G1\);
\ACQUIRE_ADCS_LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110001011100010")
port map (
combout => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_5\(0),
dataa => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_0\(0),
datab => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M7_I_O3\,
datac => \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_1\(0));
UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_RNICED71: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0111011101110111")
port map (
combout => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_I,
dataa => UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0,
datab => LADDER_FPGA_NBR_RCLK_ECHELLELDE_I_TZ);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001111100111111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_14_808_A,
dataa => DATA_SERIAL_M_X(0),
datab => LADDER_FPGA_FIFO21_INPUT_11_14_808_2_TZ,
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_14_808,
dataa => LADDER_FPGA_FIFO21_INPUT_11_14_808_A8_5,
datab => LADDER_FPGA_FIFO21_INPUT_11_14_808_A8,
datac => LADDER_FPGA_FIFO21_INPUT_11_14_808_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_14_808_A);
\LADDER_FPGA_FIFO21_INPUT_RNO_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_17_678,
dataa => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8,
datac => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_5,
datad => LADDER_FPGA_FIFO21_INPUT_11_17_678_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001111100111111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964_A,
dataa => DATA_SERIAL_M_X(3),
datab => LADDER_FPGA_FIFO21_INPUT_11_11_964_2_TZ,
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_11_964,
dataa => LADDER_FPGA_FIFO21_INPUT_11_11_964_A8_5,
datab => LADDER_FPGA_FIFO21_INPUT_11_11_964_A8,
datac => LADDER_FPGA_FIFO21_INPUT_11_11_964_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_11_964_A);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_13_860,
dataa => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_1,
datab => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_13_860_A8,
datad => LADDER_FPGA_FIFO21_INPUT_11_13_860_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_15_764,
dataa => LADDER_FPGA_FIFO21_INPUT_11_15_764_A8_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_15_764_A8,
datac => LADDER_FPGA_FIFO21_INPUT_11_15_764_A8_5,
datad => LADDER_FPGA_FIFO21_INPUT_11_15_764_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_18_635,
dataa => LADDER_FPGA_FIFO21_INPUT_11_18_635_A8_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_18_635_A8,
datac => LADDER_FPGA_FIFO21_INPUT_11_18_635_A8_5,
datad => LADDER_FPGA_FIFO21_INPUT_11_18_635_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001111100111111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912_A,
dataa => DATA_SERIAL_M_X(2),
datab => LADDER_FPGA_FIFO21_INPUT_11_12_912_2_TZ,
datac => UN1_SHIFTREG_CLR6_0_0_0_1818_A3_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_12_912,
dataa => LADDER_FPGA_FIFO21_INPUT_11_12_912_A8_5,
datab => LADDER_FPGA_FIFO21_INPUT_11_12_912_A8,
datac => LADDER_FPGA_FIFO21_INPUT_11_12_912_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_12_912_A);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_16_721,
dataa => LADDER_FPGA_FIFO21_INPUT_11_16_721_A8_0_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_16_721_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_16_721_4);
\ACQUIRE_STATE_I_0_RNO_0_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011111100001010")
port map (
combout => N_1091_I_0_G0_A,
dataa => LADDER_FPGA_FIFO8_FROM_USB_EMPTY,
datab => \ACQUIRE_ADCS.N_FIFO\(3),
datac => ACQUIRE_STATE(2),
datad => ACQUIRE_STATE_I_0(15));
\ACQUIRE_STATE_I_0_RNO_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000111110000000")
port map (
combout => N_1091_I_0_G0,
dataa => ACQUIRE_STATE_NS_I_A3_1_4(0),
datab => ACQUIRE_STATE_I_0(15),
datac => ACQUIRE_STATE(13),
datad => N_1091_I_0_G0_A);
LADDER_FPGA_FIFO8_FROM_USB_RD_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G0_I_O4,
dataa => ACQUIRE_STATE(10),
datab => ACQUIRE_STATE(12),
datac => ACQUIRE_STATE(11),
datad => LADDER_FPGA_FIFO8_FROM_USB_RD_0_0_G0_I_O4_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101100")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252_3,
dataa => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_0_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_4,
dataa => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_1,
datab => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_2_1524_M8,
datad => LADDER_FPGA_FIFO21_INPUT_11_2_1524_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_3,
dataa => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_1,
datab => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_1749_M8,
datad => LADDER_FPGA_FIFO21_INPUT_11_1749_2);
\LADDER_FPGA_FIFO21_INPUT_RNO_5_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001001101011111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_4_A,
dataa => LADDER_FPGA_FIFO21_INPUT_11_10_1016_A8_4_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_10_1016_M8);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000011111111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016_4,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_FIFO21_INPUT_11_10_1016_M2_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_10_1016_4_A);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_4,
dataa => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_4_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2,
datac => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8);
ACQUIRE_STATE_ILLEGAL_3_Z3776: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111000")
port map (
combout => ACQUIRE_STATE_ILLEGAL_3,
dataa => ACQUIRE_STATE_IP(11),
datab => ACQUIRE_STATE_IP(10),
datac => ACQUIRE_STATE_ILLEGAL_1,
datad => ACQUIRE_STATE_11);
LADDER_FPGA_FIFO8_TO_USB_WR_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0011001000000010")
port map (
combout => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I,
dataa => LADDER_FPGA_FIFO8_TO_USB_WR,
datab => ACQUIRE_STATE(3),
datac => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G0_I_O4,
datad => LADDER_FPGA_FIFO8_TO_USB_WR_0_0_G2);
ACQUIRE_STATE_23_Z3778: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => ACQUIRE_STATE_23,
dataa => ACQUIRE_STATE_IP(9),
datab => ACQUIRE_STATE_IP(8),
datac => ACQUIRE_STATE_17);
\LADDER_FPGA_FIFO21_INPUT_RNO_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320,
dataa => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_5_1320_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_5_1320_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_0_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000011111101")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A,
dataa => LADDER_FPGA_FIFO21_INPUT(16),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2),
datad => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_2_2_X);
\LADDER_FPGA_FIFO21_INPUT_RNO_16_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111110010")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524,
dataa => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_5_2,
datab => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A,
datac => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_2_1524_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_6_1252,
dataa => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
datab => LADDER_FPGA_FIFO21_INPUT_11_6_1252_2_TZ,
datac => LADDER_FPGA_FIFO21_INPUT_11_6_1252_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_6_1252_3);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_RNO_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000111000000000")
port map (
combout => N_2820_I_0_G0,
dataa => HOLDIN_ECHELLE_C,
datab => SPARE_SWITCH_C,
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_A3(3),
datad => N_2820_I_0_G0_1);
\LADDER_FPGA_FIFO21_INPUT_RNO_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_3_1456,
dataa => LADDER_FPGA_FIFO21_INPUT_11_3_1456_A8_0_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_3_1456_0,
datad => LADDER_FPGA_FIFO21_INPUT_11_3_1456_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_19_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749,
dataa => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_0_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_0_1,
datac => LADDER_FPGA_FIFO21_INPUT_11_1749_1,
datad => LADDER_FPGA_FIFO21_INPUT_11_1749_3);
\LADDER_FPGA_FIFO21_INPUT_RNO_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134,
dataa => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_4,
datab => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8,
datad => LADDER_FPGA_FIFO21_INPUT_11_8_1134_3);
\LADDER_FPGA_FIFO21_INPUT_RNO_18_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_0_1674,
dataa => LADDER_FPGA_FIFO21_INPUT_11_0_1674_A2,
datab => LADDER_FPGA_FIFO21_INPUT_11_0_1674_2_TZ,
datac => LADDER_FPGA_FIFO21_INPUT_11_0_1674_3,
datad => LADDER_FPGA_FIFO21_INPUT_11_0_1674_0);
\LADDER_FPGA_FIFO21_INPUT_RNO_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388,
dataa => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_1,
datab => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8,
datad => LADDER_FPGA_FIFO21_INPUT_11_4_1388_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075,
dataa => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_3,
datab => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_5,
datac => LADDER_FPGA_FIFO21_INPUT_11_9_1075_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_9_1075_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_17_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1_1599,
dataa => LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8_1,
datab => LADDER_FPGA_FIFO21_INPUT_11_1_1599_A8,
datac => LADDER_FPGA_FIFO21_INPUT_11_1_1599_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_1_1599_3);
\LADDER_FPGA_FIFO21_INPUT_RNO_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_10_1016,
dataa => LADDER_FPGA_FIFO21_INPUT_11_10_1016_2,
datab => LADDER_FPGA_FIFO21_INPUT_11_10_1016_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_10_1016_4);
\LADDER_FPGA_FIFO21_INPUT_RNO_2_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001001101011111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A,
dataa => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_4_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_6_1252_A8_1_0,
datac => LADDER_FPGA_FIFO21_INPUT_11_17_678_A8_4_2,
datad => LADDER_FPGA_FIFO21_INPUT_11_7_1193_M8);
\LADDER_FPGA_FIFO21_INPUT_RNO_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101111")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_7_1193,
dataa => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A8_0,
datab => LADDER_FPGA_FIFO21_INPUT_11_7_1193_2,
datac => LADDER_FPGA_FIFO21_INPUT_11_7_1193_A,
datad => LADDER_FPGA_FIFO21_INPUT_11_7_1193_0);
LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_Z3794: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111001")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(0),
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL_1,
datad => LADDER_FPGA_EVENT_CONTROLLER_STATE_286);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_A_Z3795: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000000100010110")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_A,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(2),
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(1),
datac => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(0),
datad => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_319);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_Z3796: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1011101110111011")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL,
dataa => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_1,
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL_A);
ACQUIRE_STATE_ILLEGAL_5_Z3797: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101000")
port map (
combout => ACQUIRE_STATE_ILLEGAL_5,
dataa => ACQUIRE_STATE_IP(9),
datab => ACQUIRE_STATE_IP(8),
datac => ACQUIRE_STATE_17,
datad => ACQUIRE_STATE_ILLEGAL_3);
ACQUIRE_STATE_29_Z3798: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => ACQUIRE_STATE_29,
dataa => ACQUIRE_STATE_IP(7),
datab => ACQUIRE_STATE_IP(6),
datac => ACQUIRE_STATE_23);
ACQUIRE_STATE_ILLEGAL_7_Z3799: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101000")
port map (
combout => ACQUIRE_STATE_ILLEGAL_7,
dataa => ACQUIRE_STATE_IP(7),
datab => ACQUIRE_STATE_IP(6),
datac => ACQUIRE_STATE_23,
datad => ACQUIRE_STATE_ILLEGAL_5);
ACQUIRE_STATE_35_Z3800: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => ACQUIRE_STATE_35,
dataa => ACQUIRE_STATE_IP(5),
datab => ACQUIRE_STATE_IP(4),
datac => ACQUIRE_STATE_29);
ACQUIRE_STATE_ILLEGAL_9_Z3801: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101000")
port map (
combout => ACQUIRE_STATE_ILLEGAL_9,
dataa => ACQUIRE_STATE_IP(5),
datab => ACQUIRE_STATE_IP(4),
datac => ACQUIRE_STATE_29,
datad => ACQUIRE_STATE_ILLEGAL_7);
ACQUIRE_STATE_41_Z3802: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111011111110")
port map (
combout => ACQUIRE_STATE_41,
dataa => ACQUIRE_STATE_IP(3),
datab => ACQUIRE_STATE_IP(2),
datac => ACQUIRE_STATE_35);
ACQUIRE_STATE_ILLEGAL_11_Z3803: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101000")
port map (
combout => ACQUIRE_STATE_ILLEGAL_11,
dataa => ACQUIRE_STATE_IP(3),
datab => ACQUIRE_STATE_IP(2),
datac => ACQUIRE_STATE_35,
datad => ACQUIRE_STATE_ILLEGAL_9);
ACQUIRE_STATE_ILLEGAL_Z3804: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1111111111101001")
port map (
combout => ACQUIRE_STATE_ILLEGAL,
dataa => ACQUIRE_STATE_IP(1),
datab => ACQUIRE_STATE_IP(0),
datac => ACQUIRE_STATE_41,
datad => ACQUIRE_STATE_ILLEGAL_11);
\LADDER_FPGA_FIFO21_INPUT_RNO_3_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0000011000000110")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_5_1320_A8_1_0_X,
dataa => DATA_SERIAL_C(9),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_RNO_0_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000000010000")
port map (
combout => \LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_0_0_5__G0_0_A4_0_X\,
dataa => SPARE_SWITCH_C,
datab => HOLDIN_ECHELLE_C,
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3));
\LADDER_FPGA_FIFO21_INPUT_RNO_6_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000001100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_4_1388_A8_2_0_X,
dataa => DATA_SERIAL_C(6),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\DATA_SERIAL_IN_RNI3R2B1_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000001100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_9_1075_A8_2_1_X,
dataa => DATA_SERIAL_C(1),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\DATA_SERIAL_IN_RNI4R2B1_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000001100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_8_1134_A8_2_1_X,
dataa => DATA_SERIAL_C(2),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\DATA_SERIAL_IN_RNI5R2B1_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000001100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_1749_A8_2_2_X,
dataa => DATA_SERIAL_C(3),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_O4_X_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110111111101111")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_O4_X(2),
dataa => SPARE_SWITCH_C,
datab => TOKENIN_PULSE_OK,
datac => LADDER_FPGA_EVENT_CONTROLLER_STATE(3));
\DATA_SERIAL_IN_RNI2R2B1_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110000001100000")
port map (
combout => LADDER_FPGA_FIFO21_INPUT_11_2_1524_A8_2_2_X,
dataa => DATA_SERIAL_C(0),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
USB_READ_N_IN_I_RNO_0: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0001000100010001")
port map (
combout => \PROC_USB_READ_WRITE.UN8_LADDER_FPGA_FIFO8_FROM_USB_FULL_I_0_G0_0_X\,
dataa => USB_RX_EMPTY_C,
datab => LADDER_FPGA_FIFO8_FROM_USB_FULL);
\LADDER_FPGA_MUX_STATUSIN_3_2_X_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_2_X(14),
dataa => CARD_SER_NUM_C(2),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_X_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4_X(12),
dataa => CARD_SER_NUM_C(3),
datab => crc_error,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_X_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4_X(14),
dataa => CARD_SER_NUM_C(5),
datab => DES_LOCK_C,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_X_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010001110100011")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5_X(12),
dataa => LADDER_ADDR_C(0),
datab => DEBUG_PRESENT_N_C,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_5_X_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5_X(14),
dataa => LADDER_ADDR_C(2),
datab => USB_PRESENT_C,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
TEST_16HYBRIDES_X_Z3819: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => TEST_16HYBRIDES_X,
dataa => TESTIN_ECHELLE_C,
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_0_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(0),
dataa => DATA_SERIAL_C(0),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(1),
dataa => DATA_SERIAL_C(1),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(2),
dataa => DATA_SERIAL_C(2),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(3),
dataa => DATA_SERIAL_C(3),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_4_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(4),
dataa => DATA_SERIAL_C(4),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_5_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(5),
dataa => DATA_SERIAL_C(5),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_6_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(6),
dataa => DATA_SERIAL_C(6),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_7_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(7),
dataa => DATA_SERIAL_C(7),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_8_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(8),
dataa => DATA_SERIAL_C(8),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_9_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(9),
dataa => DATA_SERIAL_C(9),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_10_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(10),
dataa => DATA_SERIAL_C(10),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_11_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(11),
dataa => DATA_SERIAL_C(11),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_12_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(12),
dataa => DATA_SERIAL_C(12),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(13),
dataa => DATA_SERIAL_C(13),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_14_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(14),
dataa => DATA_SERIAL_C(14),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\DATA_SERIAL_M_X_15_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0110011001100110")
port map (
combout => DATA_SERIAL_M_X(15),
dataa => DATA_SERIAL_C(15),
datab => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\);
\LADDER_FPGA_MUX_STATUSIN_3_5_X_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_5_X(13),
dataa => LADDER_ADDR_C(1),
datab => USB_READY_N_C,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_4_X_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_4_X(13),
dataa => CARD_SER_NUM_C(4),
datab => DES_BIST_PASS_C,
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_MUX_STATUSIN_3_2_X_13_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1010110010101100")
port map (
combout => LADDER_FPGA_MUX_STATUSIN_3_2_X(13),
dataa => CARD_SER_NUM_C(1),
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE(4),
datac => LADDER_FPGA_MUX_STATUS_COUNT_INTEGER(2));
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_M4_X_2_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011100100")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_M4_X(2),
dataa => SPARE_SWITCH_C,
datab => HOLDIN_ECHELLE_C,
datac => TST_HOLDIN_ECHELLE);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_0_M4_X_1_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1110010011100100")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_I_0_0_M4_X(1),
dataa => SPARE_SWITCH_C,
datab => TOKENIN_ECHELLE_C,
datac => TST_TOKENIN_ECHELLEGEN);
\LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_M4_X_3_\: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1101100011011000")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_NS_0_I_0_M4_X(3),
dataa => SPARE_SWITCH_C,
datab => TST_HOLDIN_ECHELLE,
datac => LADDER_FPGA_BUSY);
PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI_LEVEL_SHIFTER_DAC_SDI_1_1_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101110001011100")
port map (
combout => \PROC_LADDER_FPGA_LEVEL_SHIFTER_SDI.LEVEL_SHIFTER_DAC_SDI_1_1_X\,
dataa => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A_I\(2),
datab => \PROC_LADDER_FPGA_LEVEL_SHIFTER_DAC_VAL.LEVEL_SHIFTER_DAC_A\(3),
datac => LEVEL_SHIFTER_DAC_LOAD_INDICE_I_0(0));
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_329_I_A2_I_X_I,
dataa => RESET_N_C,
datab => LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGALPIPE2);
LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => LADDER_FPGA_EVENT_CONTROLLER_STATE_294_I_A2_I_X_I,
dataa => RESET_N_C,
datab => LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGALPIPE2);
ACQUIRE_STATE_48_I_A2_I_X: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0010001000100010")
port map (
combout => ACQUIRE_STATE_48_I_A2_I_X_I,
dataa => RESET_N_C,
datab => ACQUIRE_STATE_ILLEGALPIPE2);
LEVEL_SHIFTER_DAC_SCK_X_Z3846: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000100010001000")
port map (
combout => LEVEL_SHIFTER_DAC_SCK_X,
dataa => LEVEL_SHIFTER_DAC_SCK_EN,
datab => LADDER_FPGA_CLOCK4MHZ);
LADDER_FPGA_FIFO21_WR_RNO_1: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "0101000101011110")
port map (
combout => LADDER_FPGA_FIFO21_WR_0_0_G2_0_615_I_S,
dataa => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3),
datab => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0),
datac => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1),
datad => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2));
LADDER_FPGA_FIFO21_WR_RNO: cycloneiii_lcell_comb generic map (
     sum_lutc_input => "datac",
    lut_mask => "1000000010000000")
port map (
combout => LADDER_FPGA_FIFO21_WR_0_0_G2_0_615_I_X,
dataa => LADDER_FPGA_EVENT_CONTROLLER_STATE(2),
datab => LADDER_FPGA_FIFO21_WR_ENABLE,
datac => LADDER_FPGA_FIFO21_WR_0_0_G2_0_615_I_S);
TST_TOKENIN_ECHELLE <= C0_DERIVED_CLOCK_RNI2IJE_0;
LADDER_FPGA_ABORT <= C1_DERIVED_CLOCK_RNIDAU2_0;
SPARE_SWITCH_IN: cycloneiii_io_ibuf port map (
o => SPARE_SWITCH_C,
i => N_277);
FPGA_SERDES_OU_CONNEC_IN: cycloneiii_io_ibuf port map (
o => FPGA_SERDES_OU_CONNEC_C,
i => N_276);
SC_SERDES_OU_CONNEC_IN: cycloneiii_io_ibuf port map (
o => SC_SERDES_OU_CONNEC_C,
i => N_275);
XTAL_EN_IN: cycloneiii_io_ibuf port map (
o => XTAL_EN_C,
i => N_274);
DEBUG_PRESENT_N_IN: cycloneiii_io_ibuf port map (
o => DEBUG_PRESENT_N_C,
i => N_273);
USB_TX_FULL_IN: cycloneiii_io_ibuf port map (
o => USB_TX_FULL_C,
i => N_271);
USB_RX_EMPTY_IN: cycloneiii_io_ibuf port map (
o => USB_RX_EMPTY_C,
i => N_270);
USB_READY_N_IN: cycloneiii_io_ibuf port map (
o => USB_READY_N_C,
i => N_268);
USB_PRESENT_IN: cycloneiii_io_ibuf port map (
o => USB_PRESENT_C,
i => N_267);
\SC_TDO_HYBRIDE_IN_15_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(15),
i => N_266);
\SC_TDO_HYBRIDE_IN_14_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(14),
i => N_265);
\SC_TDO_HYBRIDE_IN_13_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(13),
i => N_264);
\SC_TDO_HYBRIDE_IN_12_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(12),
i => N_263);
\SC_TDO_HYBRIDE_IN_11_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(11),
i => N_262);
\SC_TDO_HYBRIDE_IN_10_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(10),
i => N_261);
\SC_TDO_HYBRIDE_IN_9_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(9),
i => N_260);
\SC_TDO_HYBRIDE_IN_8_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(8),
i => N_259);
\SC_TDO_HYBRIDE_IN_7_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(7),
i => N_258);
\SC_TDO_HYBRIDE_IN_6_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(6),
i => N_257);
\SC_TDO_HYBRIDE_IN_5_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(5),
i => N_256);
\SC_TDO_HYBRIDE_IN_4_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(4),
i => N_255);
\SC_TDO_HYBRIDE_IN_3_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(3),
i => N_254);
\SC_TDO_HYBRIDE_IN_2_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(2),
i => N_253);
\SC_TDO_HYBRIDE_IN_1_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(1),
i => N_252);
\SC_TDO_HYBRIDE_IN_0_\: cycloneiii_io_ibuf port map (
o => SC_TDO_HYBRIDE_C(0),
i => N_251);
\LATCHUP_HYBRIDE_IN_15_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(15),
i => N_149);
\LATCHUP_HYBRIDE_IN_14_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(14),
i => N_148);
\LATCHUP_HYBRIDE_IN_13_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(13),
i => N_147);
\LATCHUP_HYBRIDE_IN_12_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(12),
i => N_146);
\LATCHUP_HYBRIDE_IN_11_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(11),
i => N_145);
\LATCHUP_HYBRIDE_IN_10_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(10),
i => N_144);
\LATCHUP_HYBRIDE_IN_9_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(9),
i => N_143);
\LATCHUP_HYBRIDE_IN_8_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(8),
i => N_142);
\LATCHUP_HYBRIDE_IN_7_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(7),
i => N_141);
\LATCHUP_HYBRIDE_IN_6_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(6),
i => N_140);
\LATCHUP_HYBRIDE_IN_5_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(5),
i => N_139);
\LATCHUP_HYBRIDE_IN_4_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(4),
i => N_138);
\LATCHUP_HYBRIDE_IN_3_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(3),
i => N_137);
\LATCHUP_HYBRIDE_IN_2_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(2),
i => N_136);
\LATCHUP_HYBRIDE_IN_1_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(1),
i => N_135);
\LATCHUP_HYBRIDE_IN_0_\: cycloneiii_io_ibuf port map (
o => LATCHUP_HYBRIDE_C(0),
i => N_134);
DES_BIST_PASS_IN: cycloneiii_io_ibuf port map (
o => DES_BIST_PASS_C,
i => N_104);
LADDER_FPGA_SC_TDI_IN: cycloneiii_io_ibuf port map (
o => LADDER_FPGA_SC_TDI_C,
i => N_103);
LADDER_FPGA_SC_TRSTB_IN: cycloneiii_io_ibuf port map (
o => SC_TRSTB_HYBRIDE_C(15),
i => N_102);
LADDER_FPGA_SC_TMS_IN: cycloneiii_io_ibuf port map (
o => LADDER_FPGA_SC_TMS_C,
i => N_101);
LADDER_FPGA_SC_TCK_IN: cycloneiii_io_ibuf port map (
o => LADDER_FPGA_SC_TCK_C,
i => N_100);
HOLDIN_ECHELLE_IN: cycloneiii_io_ibuf port map (
o => HOLDIN_ECHELLE_C,
i => N_99);
TESTIN_ECHELLE_IN: cycloneiii_io_ibuf port map (
o => TESTIN_ECHELLE_C,
i => N_98);
TOKENIN_ECHELLE_IN: cycloneiii_io_ibuf port map (
o => TOKENIN_ECHELLE_C,
i => N_97);
\LADDER_ADDR_IN_2_\: cycloneiii_io_ibuf port map (
o => LADDER_ADDR_C(2),
i => N_96);
\LADDER_ADDR_IN_1_\: cycloneiii_io_ibuf port map (
o => LADDER_ADDR_C(1),
i => N_95);
\LADDER_ADDR_IN_0_\: cycloneiii_io_ibuf port map (
o => LADDER_ADDR_C(0),
i => N_94);
DES_LOCK_IN: cycloneiii_io_ibuf port map (
o => DES_LOCK_C,
i => N_82);
\DATA_SERIAL_IN_15_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(15),
i => N_46);
\DATA_SERIAL_IN_14_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(14),
i => N_45);
\DATA_SERIAL_IN_13_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(13),
i => N_44);
\DATA_SERIAL_IN_12_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(12),
i => N_43);
\DATA_SERIAL_IN_11_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(11),
i => N_42);
\DATA_SERIAL_IN_10_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(10),
i => N_41);
\DATA_SERIAL_IN_9_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(9),
i => N_40);
\DATA_SERIAL_IN_8_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(8),
i => N_39);
\DATA_SERIAL_IN_7_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(7),
i => N_38);
\DATA_SERIAL_IN_6_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(6),
i => N_37);
\DATA_SERIAL_IN_5_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(5),
i => N_36);
\DATA_SERIAL_IN_4_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(4),
i => N_35);
\DATA_SERIAL_IN_3_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(3),
i => N_34);
\DATA_SERIAL_IN_2_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(2),
i => N_33);
\DATA_SERIAL_IN_1_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(1),
i => N_32);
\DATA_SERIAL_IN_0_\: cycloneiii_io_ibuf port map (
o => DATA_SERIAL_C(0),
i => N_31);
\CARD_SER_NUM_IN_5_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(5),
i => N_7);
\CARD_SER_NUM_IN_4_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(4),
i => N_6);
\CARD_SER_NUM_IN_3_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(3),
i => N_5);
\CARD_SER_NUM_IN_2_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(2),
i => N_4);
\CARD_SER_NUM_IN_1_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(1),
i => N_3);
\CARD_SER_NUM_IN_0_\: cycloneiii_io_ibuf port map (
o => CARD_SER_NUM_C(0),
i => N_2);
RESET_N_IN: cycloneiii_io_ibuf port map (
o => RESET_N_C,
i => N_1);
DBG_LADDER_FPGA_SC_BYPASS_OUT: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_SC_BYPASSZ,
i => GND,
oe => VCC);
\DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_OUT_3_\: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(3),
i => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I(3),
oe => VCC);
\DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_OUT_2_\: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(2),
i => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I(2),
oe => VCC);
\DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_OUT_1_\: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(1),
i => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I(1),
oe => VCC);
\DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_OUT_0_\: cycloneiii_io_obuf port map (
o => DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(0),
i => LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I(0),
oe => VCC);
USB_WRITE_OUT: cycloneiii_io_obuf port map (
o => USB_WRITEZ,
i => USB_WRITE_N_IN_I,
oe => VCC);
USB_READ_N_OUT: cycloneiii_io_obuf port map (
o => USB_READ_NZ,
i => USB_READ_N_IN_I_I,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(15),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(14),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(13),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(12),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(11),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(10),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(9),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(8),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(7),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(6),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(5),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(4),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(3),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(2),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(1),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TDI_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => SC_TDI_HYBRIDEZ(0),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TDI_HYB\,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(15),
i => G_1855,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(14),
i => G_1854,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(13),
i => G_1853,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(12),
i => G_1852,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(11),
i => G_1851,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(10),
i => G_1850,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(9),
i => G_1849,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(8),
i => G_1848,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(7),
i => G_1847,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(6),
i => G_1846,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(5),
i => G_1845,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(4),
i => G_1844,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(3),
i => G_1843,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(2),
i => G_1842,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(1),
i => G_1841,
oe => VCC);
\SC_TRSTB_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => SC_TRSTB_HYBRIDEZ(0),
i => G_1840,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(15),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(14),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(13),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TMS_HYB\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(12),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(11),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(10),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TMS_HYB\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(9),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TMS_HYB\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(8),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(7),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(6),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(5),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(4),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(3),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(2),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(1),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TMS_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => SC_TMS_HYBRIDEZ(0),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(15),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(14),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(13),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TCK_HYB\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(12),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(11),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(10),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TCK_HYB\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(9),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TCK_HYB\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(8),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(7),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(6),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(5),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(4),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(3),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(2),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(1),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\SC_TCK_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => SC_TCK_HYBRIDEZ(0),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(15),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(14),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(13),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(12),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(11),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(10),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(9),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(8),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(7),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(6),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(5),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(4),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(3),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(2),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(1),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
\TOKENIN_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => TOKENIN_HYBRIDEZ(0),
i => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.TOKENIN_HYB\,
oe => VCC);
LADDER_FPGA_RCLK_16HYBRIDES_OUT: cycloneiii_io_obuf port map (
o => LADDER_FPGA_RCLK_16HYBRIDESZ,
i => LADDER_FPGA_RCLK_ECHELLE_I,
oe => VCC);
HOLD_16HYBRIDES_OUT: cycloneiii_io_obuf port map (
o => HOLD_16HYBRIDESZ,
i => HOLDIN_ECHELLE_C_I,
oe => VCC);
TEST_16HYBRIDES_OUT: cycloneiii_io_obuf port map (
o => TEST_16HYBRIDESZ,
i => TEST_16HYBRIDES_X_I,
oe => VCC);
\MUX_REF_LATCHUP_OUT_1_\: cycloneiii_io_obuf port map (
o => MUX_REF_LATCHUPZ(1),
i => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.1.B.C.DATA_OUT\,
oe => VCC);
\MUX_REF_LATCHUP_OUT_0_\: cycloneiii_io_obuf port map (
o => MUX_REF_LATCHUPZ(0),
i => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.DATA_OUT\,
oe => VCC);
FIBRE_TX_DISABLE_OUT: cycloneiii_io_obuf port map (
o => FIBRE_TX_DISABLEZ,
i => GND,
oe => VCC);
LADDER_FPGA_SC_TDO_OUT: cycloneiii_io_obuf port map (
o => LADDER_FPGA_SC_TDOZ,
i => \COMP_GESTION_HYBRIDES_V4.TDO_ECHELLE_15\,
oe => VCC);
\LADDER_TO_RDO_OUT_21_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(21),
i => LADDER_FPGA_MUX_DATAOUT(21),
oe => VCC);
\LADDER_TO_RDO_OUT_20_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(20),
i => LADDER_FPGA_MUX_DATAOUT(20),
oe => VCC);
\LADDER_TO_RDO_OUT_19_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(19),
i => LADDER_FPGA_MUX_DATAOUT(19),
oe => VCC);
\LADDER_TO_RDO_OUT_18_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(18),
i => LADDER_FPGA_MUX_DATAOUT(18),
oe => VCC);
\LADDER_TO_RDO_OUT_17_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(17),
i => LADDER_FPGA_MUX_DATAOUT(17),
oe => VCC);
\LADDER_TO_RDO_OUT_16_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(16),
i => LADDER_FPGA_MUX_DATAOUT(16),
oe => VCC);
\LADDER_TO_RDO_OUT_15_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(15),
i => LADDER_FPGA_MUX_DATAOUT(15),
oe => VCC);
\LADDER_TO_RDO_OUT_14_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(14),
i => LADDER_FPGA_MUX_DATAOUT(14),
oe => VCC);
\LADDER_TO_RDO_OUT_13_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(13),
i => LADDER_FPGA_MUX_DATAOUT(13),
oe => VCC);
\LADDER_TO_RDO_OUT_12_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(12),
i => LADDER_FPGA_MUX_DATAOUT(12),
oe => VCC);
\LADDER_TO_RDO_OUT_11_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(11),
i => LADDER_FPGA_MUX_DATAOUT(11),
oe => VCC);
\LADDER_TO_RDO_OUT_10_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(10),
i => LADDER_FPGA_MUX_DATAOUT(10),
oe => VCC);
\LADDER_TO_RDO_OUT_9_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(9),
i => LADDER_FPGA_MUX_DATAOUT(9),
oe => VCC);
\LADDER_TO_RDO_OUT_8_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(8),
i => LADDER_FPGA_MUX_DATAOUT(8),
oe => VCC);
\LADDER_TO_RDO_OUT_7_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(7),
i => LADDER_FPGA_MUX_DATAOUT(7),
oe => VCC);
\LADDER_TO_RDO_OUT_6_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(6),
i => LADDER_FPGA_MUX_DATAOUT(6),
oe => VCC);
\LADDER_TO_RDO_OUT_5_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(5),
i => LADDER_FPGA_MUX_DATAOUT(5),
oe => VCC);
\LADDER_TO_RDO_OUT_4_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(4),
i => LADDER_FPGA_MUX_DATAOUT(4),
oe => VCC);
\LADDER_TO_RDO_OUT_3_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(3),
i => LADDER_FPGA_MUX_DATAOUT(3),
oe => VCC);
\LADDER_TO_RDO_OUT_2_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(2),
i => LADDER_FPGA_MUX_DATAOUT(2),
oe => VCC);
\LADDER_TO_RDO_OUT_1_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(1),
i => LADDER_FPGA_MUX_DATAOUT(1),
oe => VCC);
\LADDER_TO_RDO_OUT_0_\: cycloneiii_io_obuf port map (
o => LADDER_TO_RDOZ(0),
i => LADDER_FPGA_MUX_DATAOUT(0),
oe => VCC);
\PILOTAGE_MVDD_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(15),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(14),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(13),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(12),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(11),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(10),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(9),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(8),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(7),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(6),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(5),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(4),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(3),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(2),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(1),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MVDD_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MVDD_HYBRIDEZ(0),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_15_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(15),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_14_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(14),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_13_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(13),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_12_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(12),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_11_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(11),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_10_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(10),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_9_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(9),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_8_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(8),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_7_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(7),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_6_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(6),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_5_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(5),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_4_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(4),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_3_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(3),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_2_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(2),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_1_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(1),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\);
\PILOTAGE_MAGND_HYBRIDE_OUT_0_\: cycloneiii_io_obuf port map (
o => PILOTAGE_MAGND_HYBRIDEZ(0),
i => GND,
oe => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\);
LEVEL_SHIFTER_DAC_SCK_OUT: cycloneiii_io_obuf port map (
o => LEVEL_SHIFTER_DAC_SCKZ,
i => LEVEL_SHIFTER_DAC_SCK_X,
oe => VCC);
LEVEL_SHIFTER_DAC_SDI_OUT: cycloneiii_io_obuf port map (
o => LEVEL_SHIFTER_DAC_SDIZ_0,
i => LEVEL_SHIFTER_DAC_SDIZ,
oe => VCC);
LEVEL_SHIFTER_DAC_LD_CS_N_OUT: cycloneiii_io_obuf port map (
o => LEVEL_SHIFTER_DAC_LD_CS_NZ,
i => LEVEL_SHIFTER_DAC_LD_CS_N_I_I,
oe => VCC);
\ADC_CS_N_OUT_7_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(7),
i => LADDER_FPGA_ADC_SELECT_N_I_I,
oe => VCC);
\ADC_CS_N_OUT_6_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(6),
i => LADDER_FPGA_ADC_SELECT_N_I_I,
oe => VCC);
\ADC_CS_N_OUT_5_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(5),
i => LADDER_FPGA_ADC_SELECT_N_I_I,
oe => VCC);
\ADC_CS_N_OUT_4_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(4),
i => LADDER_FPGA_ADC_SELECT_N_I_I,
oe => VCC);
\ADC_CS_N_OUT_3_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(3),
i => LADDER_FPGA_ADC_SELECT_N_I_I,
oe => VCC);
\ADC_CS_N_OUT_2_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(2),
i => LADDER_FPGA_ADC_SELECT_N_I_I,
oe => VCC);
\ADC_CS_N_OUT_1_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(1),
i => LADDER_FPGA_ADC_SELECT_N_I_I,
oe => VCC);
\ADC_CS_N_OUT_0_\: cycloneiii_io_obuf port map (
o => ADC_CS_NZ(0),
i => LADDER_FPGA_ADC_SELECT_N_I_I,
oe => VCC);
\ROBOCLOCK_ADC_PHASE_OUT_7_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(7),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.14.D.E.DATA_OUT\,
oe => UN6_ROBOCLOCK_ADC_PHASE_IN);
\ROBOCLOCK_ADC_PHASE_OUT_6_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(6),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.12.D.E.DATA_OUT\,
oe => UN17_ROBOCLOCK_ADC_PHASE_IN);
\ROBOCLOCK_ADC_PHASE_OUT_5_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(5),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.10.D.E.DATA_OUT\,
oe => UN28_ROBOCLOCK_ADC_PHASE_IN);
\ROBOCLOCK_ADC_PHASE_OUT_4_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(4),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.8.D.E.DATA_OUT\,
oe => UN39_ROBOCLOCK_ADC_PHASE_IN);
\ROBOCLOCK_ADC_PHASE_OUT_3_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(3),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.6.D.E.DATA_OUT\,
oe => UN50_ROBOCLOCK_ADC_PHASE_IN);
\ROBOCLOCK_ADC_PHASE_OUT_2_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(2),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.4.D.E.DATA_OUT\,
oe => UN61_ROBOCLOCK_ADC_PHASE_IN);
\ROBOCLOCK_ADC_PHASE_OUT_1_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(1),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.2.D.E.DATA_OUT\,
oe => UN72_ROBOCLOCK_ADC_PHASE_IN);
\ROBOCLOCK_ADC_PHASE_OUT_0_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_ADC_PHASEZ(0),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.DATA_OUT\,
oe => UN83_ROBOCLOCK_ADC_PHASE_IN);
\ROBOCLOCK_HORLOGE40_PHASE_OUT_3_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_HORLOGE40_PHASEZ(3),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.22.D.E.DATA_OUT\,
oe => UN8_ROBOCLOCK_HORLOGE40_PHASE_IN);
\ROBOCLOCK_HORLOGE40_PHASE_OUT_2_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_HORLOGE40_PHASEZ(2),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.20.D.E.DATA_OUT\,
oe => UN19_ROBOCLOCK_HORLOGE40_PHASE_IN);
\ROBOCLOCK_HORLOGE40_PHASE_OUT_1_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_HORLOGE40_PHASEZ(1),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.18.D.E.DATA_OUT\,
oe => UN30_ROBOCLOCK_HORLOGE40_PHASE_IN);
\ROBOCLOCK_HORLOGE40_PHASE_OUT_0_\: cycloneiii_io_obuf port map (
o => ROBOCLOCK_HORLOGE40_PHASEZ(0),
i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.16.D.E.DATA_OUT\,
oe => UN41_ROBOCLOCK_HORLOGE40_PHASE_IN);
O_0: cycloneiii_io_obuf port map (
o => usb_reset_n,
i => GND,
oe => RESET_N_IN_RNIGR9);
I_0: cycloneiii_io_ibuf port map (
o => USB_RESET_N_C,
i => usb_reset_n,
ibar => GND);
G_1855 <= SC_TRSTB_HYBRIDE_C(15);
G_1854 <= SC_TRSTB_HYBRIDE_C(15);
G_1853 <= SC_TRSTB_HYBRIDE_C(15);
G_1852 <= SC_TRSTB_HYBRIDE_C(15);
G_1851 <= SC_TRSTB_HYBRIDE_C(15);
G_1850 <= SC_TRSTB_HYBRIDE_C(15);
G_1849 <= SC_TRSTB_HYBRIDE_C(15);
G_1848 <= SC_TRSTB_HYBRIDE_C(15);
G_1847 <= SC_TRSTB_HYBRIDE_C(15);
G_1846 <= SC_TRSTB_HYBRIDE_C(15);
G_1845 <= SC_TRSTB_HYBRIDE_C(15);
G_1844 <= SC_TRSTB_HYBRIDE_C(15);
G_1843 <= SC_TRSTB_HYBRIDE_C(15);
G_1842 <= SC_TRSTB_HYBRIDE_C(15);
G_1841 <= SC_TRSTB_HYBRIDE_C(15);
G_1840 <= SC_TRSTB_HYBRIDE_C(15);
O: cycloneiii_io_obuf port map (
o => temperature,
i => GND,
oe => \COMP_MESURE_TEMPERATURE.TEMPERATURE_OUT_E\);
I: cycloneiii_io_ibuf port map (
o => TEMPERATURE_C,
i => temperature,
ibar => GND);
N_1327_IP <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_ILLEGAL;
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(0) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(0);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(1) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(1);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(2) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(2);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(3) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(3);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(4) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(4);
LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE_IP(5) <= LADDER_FPGA_LEVEL_SHIFTER_DAC_STATE(5);
N_1238_IP <= LADDER_FPGA_EVENT_CONTROLLER_STATE_ILLEGAL;
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(0) <= LADDER_FPGA_EVENT_CONTROLLER_STATE_0(0);
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(1) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(1);
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(2) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(2);
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(3) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(3);
LADDER_FPGA_EVENT_CONTROLLER_STATE_IP(4) <= LADDER_FPGA_EVENT_CONTROLLER_STATE(4);
N_933_IP <= ACQUIRE_STATE_ILLEGAL;
ACQUIRE_STATE_IP(0) <= ACQUIRE_STATE(0);
ACQUIRE_STATE_IP(1) <= ACQUIRE_STATE(1);
ACQUIRE_STATE_IP(2) <= ACQUIRE_STATE(2);
ACQUIRE_STATE_IP(3) <= ACQUIRE_STATE(3);
ACQUIRE_STATE_IP(4) <= ACQUIRE_STATE(4);
ACQUIRE_STATE_IP(5) <= ACQUIRE_STATE(5);
ACQUIRE_STATE_IP(6) <= ACQUIRE_STATE(6);
ACQUIRE_STATE_IP(7) <= ACQUIRE_STATE(7);
ACQUIRE_STATE_IP(8) <= ACQUIRE_STATE(8);
ACQUIRE_STATE_IP(9) <= ACQUIRE_STATE(9);
ACQUIRE_STATE_IP(10) <= ACQUIRE_STATE(10);
ACQUIRE_STATE_IP(11) <= ACQUIRE_STATE(11);
ACQUIRE_STATE_IP(12) <= ACQUIRE_STATE(12);
ACQUIRE_STATE_IP(13) <= ACQUIRE_STATE(13);
ACQUIRE_STATE_IP(14) <= ACQUIRE_STATE(14);

COMP_CYCLONEIII_CRCBLOCK: CYCLONEIII_CRCBLOCK 
generic map(
  oscillator_divider => 1,
  lpm_type => "cycloneiii_crcblock"
)
port map (
clk => LADDER_FPGA_CLOCK40MHZ,
shiftnld => GND,
ldsrc => VCC,
crcerror => crc_error,
regout => CRC_ERROR_REGOUT);
COMP_MEGA_FUNC_PLL_40MHZ_SWITCHOVER_CYCLONEIII: mega_func_pll_40MHz_switchover_cycloneIII port map (
clock40mhz_xtal => N_9,
clock40mhz_fpga => N_8,
pll_40MHz_switchover_locked => PLL_40MHZ_SWITCHOVER_LOCKED,
data_out => \COMP_LADDER_FPGA_SC_CONFIG.A.5.D.E.DATA_OUT\,
reset_n_in_RNIGR9 => RESET_N_IN_RNIGR9,
ladder_fpga_activeclock => LADDER_FPGA_ACTIVECLOCK,
clock40mhz_fpga_bad => CLOCK40MHZ_FPGA_BAD,
clock40mhz_xtal_bad => CLOCK40MHZ_XTAL_BAD,
ladder_fpga_clock40MHz_i => LADDER_FPGA_CLOCK40MHZ_I,
clock80mhz_adc_i => CLOCK80MHZ_ADC_I,
ladder_fpga_clock1MHz => LADDER_FPGA_CLOCK1MHZ,
ladder_fpga_clock1MHz_i => LADDER_FPGA_CLOCK1MHZ_I,
ladder_fpga_clock4MHz => LADDER_FPGA_CLOCK4MHZ,
ladder_fpga_clock4MHz_i => LADDER_FPGA_CLOCK4MHZ_I,
ladder_fpga_clock40MHz => LADDER_FPGA_CLOCK40MHZ,
c0_derived_clock_RNI2IJE_0 => C0_DERIVED_CLOCK_RNI2IJE_0,
clock80mhz_adc => CLOCK80MHZ_ADCZ,
c1_derived_clock_RNIDAU2_0 => C1_DERIVED_CLOCK_RNIDAU2_0);
COMP_LADDER_FPGA_SC_TAP_CONTROL: tap_control port map (
sc_trstb_hybride_c_0 => SC_TRSTB_HYBRIDE_C(15),
ladder_fpga_sc_updateDR_configgen => LADDER_FPGA_SC_UPDATEDR_CONFIGGEN,
G_1857 => G_1857,
G_1864 => G_1864,
G_1876 => G_1876,
G_1907 => G_1907,
G_1873 => G_1873,
G_1870 => G_1870,
G_1867 => G_1867,
G_1861 => G_1861,
ladder_fpga_sc_tms_c => LADDER_FPGA_SC_TMS_C,
data_out_3 => \COM_LADDER_SC_INSTRUC_REG.A.1.D.E.DATA_OUT\,
data_out_1_0 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT_1\,
data_out_2 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT\,
data_out_1 => \COM_LADDER_SC_INSTRUC_REG.A.3.D.E.DATA_OUT\,
data_out_0 => \COM_LADDER_SC_INSTRUC_REG.A.2.D.E.DATA_OUT\,
data_out => \COM_LADDER_SC_INSTRUC_REG.A.4.B.C.DATA_OUT\,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
etat_present_ret => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET\,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
shiftIR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTIR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C);
COM_LADDER_SC_INSTRUC_REG: ir_5_bits port map (
data_out_3 => \COM_LADDER_SC_INSTRUC_REG.A.2.D.E.DATA_OUT\,
data_out_2 => \COM_LADDER_SC_INSTRUC_REG.A.3.D.E.DATA_OUT\,
data_out_1_0 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT_1\,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
data_out_1 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT\,
scan_out_2 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.SCAN_OUT\,
data_out_0 => \COM_LADDER_SC_INSTRUC_REG.A.1.D.E.DATA_OUT\,
data_out => \COM_LADDER_SC_INSTRUC_REG.A.4.B.C.DATA_OUT\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I,
G_1857 => G_1857,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
shiftIR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTIR\);
COMP_LADDER_FPGA_SC_BYPASS_REG: dr_cell_4 port map (
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I,
scan_out => \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C);
COMP_LADDER_FPGA_SC_IDENT_REG: dr_x_bits_8 port map (
ladder_addr_c_0 => LADDER_ADDR_C(0),
ladder_addr_c_2 => LADDER_ADDR_C(2),
ladder_addr_c_1 => LADDER_ADDR_C(1),
scan_out_6 => \COMP_LADDER_FPGA_SC_IDENT_REG.A.0.D.E.SCAN_OUT\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_VERSION_REG: dr_x_bits_32 port map (
scan_out_28 => \COMP_LADDER_FPGA_SC_DEBUG_REG.A.19.D.E.SCAN_OUT\,
scan_out_21 => \COMP_LADDER_FPGA_SC_VERSION_REG.A.0.D.E.SCAN_OUT\,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_ETAT_REG: dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG port map (
card_ser_num_c_3 => CARD_SER_NUM_C(3),
card_ser_num_c_1 => CARD_SER_NUM_C(1),
card_ser_num_c_0 => CARD_SER_NUM_C(0),
card_ser_num_c_5 => CARD_SER_NUM_C(5),
card_ser_num_c_2 => CARD_SER_NUM_C(2),
card_ser_num_c_4 => CARD_SER_NUM_C(4),
latchup_hybride_c_7 => LATCHUP_HYBRIDE_C(7),
latchup_hybride_c_6 => LATCHUP_HYBRIDE_C(6),
latchup_hybride_c_5 => LATCHUP_HYBRIDE_C(5),
latchup_hybride_c_4 => LATCHUP_HYBRIDE_C(4),
latchup_hybride_c_3 => LATCHUP_HYBRIDE_C(3),
latchup_hybride_c_2 => LATCHUP_HYBRIDE_C(2),
latchup_hybride_c_1 => LATCHUP_HYBRIDE_C(1),
latchup_hybride_c_0 => LATCHUP_HYBRIDE_C(0),
latchup_hybride_c_15 => LATCHUP_HYBRIDE_C(15),
latchup_hybride_c_14 => LATCHUP_HYBRIDE_C(14),
latchup_hybride_c_13 => LATCHUP_HYBRIDE_C(13),
latchup_hybride_c_12 => LATCHUP_HYBRIDE_C(12),
latchup_hybride_c_11 => LATCHUP_HYBRIDE_C(11),
latchup_hybride_c_10 => LATCHUP_HYBRIDE_C(10),
latchup_hybride_c_9 => LATCHUP_HYBRIDE_C(9),
latchup_hybride_c_8 => LATCHUP_HYBRIDE_C(8),
enable_latchup_n_7 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(7),
enable_latchup_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(6),
enable_latchup_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(5),
enable_latchup_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(4),
enable_latchup_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(3),
enable_latchup_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(2),
enable_latchup_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(1),
enable_latchup_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(0),
enable_latchup_n_15 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(15),
enable_latchup_n_14 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(14),
enable_latchup_n_13 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(13),
enable_latchup_n_12 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(12),
enable_latchup_n_11 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(11),
enable_latchup_n_10 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(10),
enable_latchup_n_9 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(9),
enable_latchup_n_8 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(8),
testin_echelle_c => TESTIN_ECHELLE_C,
data_out_0 => \COMP_LADDER_FPGA_SC_CONFIG.A.5.D.E.DATA_OUT\,
scan_out_17 => \COMP_LADDER_FPGA_SC_ETAT_REG.A.0.D.E.SCAN_OUT\,
sc_serdes_ou_connec_c => SC_SERDES_OU_CONNEC_C,
clock40mhz_fpga_bad => CLOCK40MHZ_FPGA_BAD,
fpga_serdes_ou_connec_c => FPGA_SERDES_OU_CONNEC_C,
clock40mhz_xtal_bad => CLOCK40MHZ_XTAL_BAD,
ladder_fpga_activeclock => LADDER_FPGA_ACTIVECLOCK,
data_out => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
pll_40MHz_switchover_locked => PLL_40MHZ_SWITCHOVER_LOCKED,
debug_present_n_c => DEBUG_PRESENT_N_C,
crc_error => crc_error,
xtal_en_c => XTAL_EN_C,
holdin_echelle_c => HOLDIN_ECHELLE_C,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
spare_switch_c => SPARE_SWITCH_C,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_DEBUG_REG: dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG port map (
scan_out_19 => \COMP_LADDER_FPGA_SC_DEBUG_REG.A.0.D.E.SCAN_OUT\,
scan_out_17 => \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\,
scan_out_2 => \COMP_LADDER_FPGA_SC_DEBUG_REG.A.19.D.E.SCAN_OUT\,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE: dr_x_bits_init_24 port map (
data_out_23 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.13.D.E.DATA_OUT\,
data_out_22 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.1.D.E.DATA_OUT\,
data_out_21 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.10.D.E.DATA_OUT\,
data_out_20 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.14.D.E.DATA_OUT\,
data_out_19 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.18.D.E.DATA_OUT\,
data_out_18 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.15.D.E.DATA_OUT\,
data_out_17 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.2.D.E.DATA_OUT\,
data_out_16 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.22.D.E.DATA_OUT\,
data_out_15 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.12.D.E.DATA_OUT\,
data_out_14 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.9.D.E.DATA_OUT\,
data_out_13 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.DATA_OUT\,
scan_out_16 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.SCAN_OUT\,
data_out_12 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.3.D.E.DATA_OUT\,
data_out_11 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.4.D.E.DATA_OUT\,
data_out_10 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.16.D.E.DATA_OUT\,
data_out_9 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.20.D.E.DATA_OUT\,
data_out_8 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.7.D.E.DATA_OUT\,
data_out_7 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.19.D.E.DATA_OUT\,
data_out_6 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.6.D.E.DATA_OUT\,
data_out_5 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.17.D.E.DATA_OUT\,
data_out_4 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.5.D.E.DATA_OUT\,
data_out_3 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT\,
data_out_2 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.21.D.E.DATA_OUT\,
data_out_0 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.8.D.E.DATA_OUT\,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
data_out => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.23.B.C.DATA_OUT\,
ladder_fpga_sc_updateDR_configgen => LADDER_FPGA_SC_UPDATEDR_CONFIGGEN,
G_1861 => G_1861,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I,
data_out_1 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.11.D.E.DATA_OUT_1\);
COMP_LADDER_FPGA_SC_CONFIG: dr_x_bits_init_16 port map (
level_shifter_dac_load => LEVEL_SHIFTER_DAC_LOAD,
data_out_5 => \COMP_LADDER_FPGA_SC_CONFIG.A.3.D.E.DATA_OUT\,
data_out_4 => \COMP_LADDER_FPGA_SC_CONFIG.A.2.D.E.DATA_OUT\,
data_out_3 => \COMP_LADDER_FPGA_SC_CONFIG.A.4.D.E.DATA_OUT\,
data_out_2 => \COMP_LADDER_FPGA_SC_CONFIG.A.1.D.E.DATA_OUT\,
data_out_1 => \COMP_LADDER_FPGA_SC_CONFIG.A.5.D.E.DATA_OUT\,
data_out_0 => \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.DATA_OUT\,
scan_out_4 => \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.SCAN_OUT\,
data_out => \COMP_LADDER_FPGA_SC_CONFIG.A.7.D.E.DATA_OUT\,
ladder_fpga_sc_updateDR_configgen => LADDER_FPGA_SC_UPDATEDR_CONFIGGEN,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
G_1864 => G_1864,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC: dr_x_bits_init_20 port map (
data_out_20 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.16.D.E.DATA_OUT\,
data_out_19 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT\,
data_out_4_8 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.11.D.E.DATA_OUT_4\,
data_out_18 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT\,
data_out_4_7 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.2.D.E.DATA_OUT_4\,
data_out_17 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT\,
scan_out_18 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.SCAN_OUT\,
data_out_4_6 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_4\,
data_out_16 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.3.D.E.DATA_OUT\,
data_out_15 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.9.D.E.DATA_OUT\,
data_out_14 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.18.D.E.DATA_OUT\,
data_out_13 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT\,
data_out_4_5 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.6.D.E.DATA_OUT_4\,
data_out_12 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT\,
data_out_4_4 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.13.D.E.DATA_OUT_4\,
data_out_11 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT\,
data_out_4_3 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.4.D.E.DATA_OUT_4\,
data_out_10 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT\,
data_out_4_2 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.8.D.E.DATA_OUT_4\,
data_out_9 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.14.D.E.DATA_OUT\,
data_out_8 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.10.D.E.DATA_OUT\,
data_out_7 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT\,
data_out_4_1 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.15.D.E.DATA_OUT_4\,
data_out_6 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.1.D.E.DATA_OUT\,
data_out_5 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.5.D.E.DATA_OUT\,
data_out_3 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.7.D.E.DATA_OUT\,
data_out_2 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT\,
data_out_4_0 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.17.D.E.DATA_OUT_4\,
data_out_0 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.12.D.E.DATA_OUT\,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
data_out => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT\,
ladder_fpga_sc_updateDR_configgen => LADDER_FPGA_SC_UPDATEDR_CONFIGGEN,
G_1867 => G_1867,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I,
data_out_4 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.19.B.C.DATA_OUT_4\,
data_out_1 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.DATA_OUT_1\);
COMP_LADDER_FPGA_SC_MUX_TDO: mux_tdo port map (
scan_out_11 => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.A.0.D.E.SCAN_OUT\,
scan_out_10 => \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.SCAN_OUT\,
scan_out_9 => \COMP_LADDER_FPGA_SC_DEBUG_REG.A.0.D.E.SCAN_OUT\,
scan_out_8 => \COMP_LADDER_FPGA_SC_ETAT_ALIMS.A.0.D.E.SCAN_OUT\,
scan_out_7 => \COMP_LADDER_FPGA_SC_VERSION_REG.A.0.D.E.SCAN_OUT\,
scan_out_6 => \COMP_LADDER_FPGA_SC_TEMPERATURE.A.0.D.E.SCAN_OUT\,
data_out_3 => \COM_LADDER_SC_INSTRUC_REG.A.3.D.E.DATA_OUT\,
dr_scan_out_31 => \COMP_LADDER_FPGA_SC_MUX_TDO.DR_SCAN_OUT_31\,
data_out_2 => \COM_LADDER_SC_INSTRUC_REG.A.2.D.E.DATA_OUT\,
data_out_1_0 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT_1\,
data_out_1 => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.DATA_OUT\,
scan_out_5 => \ALLUMAGE_HYBRIDE.A.0.D.E.SCAN_OUT\,
scan_out_4 => \COMP_LADDER_FPGA_SC_IDENT_REG.A.0.D.E.SCAN_OUT\,
scan_out_3 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.SCAN_OUT\,
scan_out_2 => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.SCAN_OUT\,
scan_out_1 => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.A.0.D.E.SCAN_OUT\,
scan_out_0 => \COMP_LADDER_FPGA_SC_BYPASS_REG.SCAN_OUT\,
data_out_0 => \COM_LADDER_SC_INSTRUC_REG.A.4.B.C.DATA_OUT\,
data_out => \COM_LADDER_SC_INSTRUC_REG.A.1.D.E.DATA_OUT\,
scan_out => \COMP_LADDER_FPGA_SC_ETAT_REG.A.0.D.E.SCAN_OUT\);
COMP_LADDER_FPGA_SC_MUX_OUT: mux_2_1 port map (
dr_scan_out_31 => \COMP_LADDER_FPGA_SC_MUX_TDO.DR_SCAN_OUT_31\,
shiftIR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTIR\,
scan_out => \COM_LADDER_SC_INSTRUC_REG.A.0.D.E.SCAN_OUT\,
z_x => \COMP_LADDER_FPGA_SC_MUX_OUT.Z_X\);
ALLUMAGE_HYBRIDE: dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0 port map (
ff2_14 => \ALLUMAGE_HYBRIDE.A.13.D.E.FF2\,
ff2_13 => \ALLUMAGE_HYBRIDE.A.3.D.E.FF2\,
ff2_12 => \ALLUMAGE_HYBRIDE.A.6.D.E.FF2\,
ff2_11 => \ALLUMAGE_HYBRIDE.A.9.D.E.FF2\,
ff2_10 => \ALLUMAGE_HYBRIDE.A.12.D.E.FF2\,
ff2_9 => \ALLUMAGE_HYBRIDE.A.10.D.E.FF2\,
ff2_8 => \ALLUMAGE_HYBRIDE.A.0.D.E.FF2\,
scan_out_12 => \ALLUMAGE_HYBRIDE.A.0.D.E.SCAN_OUT\,
ff2_7 => \ALLUMAGE_HYBRIDE.A.5.D.E.FF2\,
ff2_6 => \ALLUMAGE_HYBRIDE.A.8.D.E.FF2\,
ff2_5 => \ALLUMAGE_HYBRIDE.A.11.D.E.FF2\,
ff2_4 => \ALLUMAGE_HYBRIDE.A.1.D.E.FF2\,
ff2_3 => \ALLUMAGE_HYBRIDE.A.4.D.E.FF2\,
ff2_2 => \ALLUMAGE_HYBRIDE.A.7.D.E.FF2\,
ff2_1 => \ALLUMAGE_HYBRIDE.A.2.D.E.FF2\,
ff2_0 => \ALLUMAGE_HYBRIDE.A.14.D.E.FF2\,
ff2 => \ALLUMAGE_HYBRIDE.A.15.B.C.FF2\,
ladder_fpga_sc_updateDR_configgen => LADDER_FPGA_SC_UPDATEDR_CONFIGGEN,
G_1870 => G_1870,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE: dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE port map (
data_out_14 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.6.D.E.DATA_OUT\,
data_out_13 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.8.D.E.DATA_OUT\,
data_out_12 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.14.D.E.DATA_OUT\,
data_out_11 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.3.D.E.DATA_OUT\,
data_out_10 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.2.D.E.DATA_OUT\,
data_out_9 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.4.D.E.DATA_OUT\,
data_out_8 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.9.D.E.DATA_OUT\,
data_out_7 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.13.D.E.DATA_OUT\,
data_out_6 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.11.D.E.DATA_OUT\,
data_out_5 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.10.D.E.DATA_OUT\,
data_out_4 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.1.D.E.DATA_OUT\,
data_out_3 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.5.D.E.DATA_OUT\,
data_out_2 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.DATA_OUT\,
scan_out_4 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.SCAN_OUT\,
data_out_1 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.12.D.E.DATA_OUT\,
data_out_0 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.7.D.E.DATA_OUT\,
data_out => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.15.B.C.DATA_OUT\,
ladder_fpga_sc_updateDR_configgen => LADDER_FPGA_SC_UPDATEDR_CONFIGGEN,
reset_bar => \COMP_LADDER_FPGA_SC_TAP_CONTROL.RESET_BAR\,
G_1873 => G_1873,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_ETAT_ALIMS: dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS port map (
pilotage_n_14 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\,
pilotage_n_13 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\,
pilotage_n_12 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\,
pilotage_n_11 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\,
pilotage_n_10 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\,
pilotage_n_9 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\,
pilotage_n_8 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\,
pilotage_n_7 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\,
pilotage_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\,
pilotage_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\,
pilotage_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\,
pilotage_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\,
pilotage_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\,
scan_out_4 => \COMP_LADDER_FPGA_SC_ETAT_ALIMS.A.0.D.E.SCAN_OUT\,
pilotage_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\,
pilotage_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
pilotage_n => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_REF_LATCHUP: dr_x_bits_2 port map (
data_out_0 => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.DATA_OUT\,
scan_out_0 => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.0.D.E.SCAN_OUT\,
data_out => \COMP_LADDER_FPGA_SC_REF_LATCHUP.A.1.B.C.DATA_OUT\,
ladder_fpga_sc_updateDR_configgen => LADDER_FPGA_SC_UPDATEDR_CONFIGGEN,
G_1876 => G_1876,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_LADDER_FPGA_SC_TEMPERATURE: dr_x_bits_48 port map (
temperature0_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(4),
temperature0_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(7),
temperature0_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(11),
temperature0_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(3),
temperature0_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(10),
temperature0_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(9),
temperature0_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(8),
temperature0_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(0),
temperature0_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(1),
temperature0_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(5),
temperature0_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(6),
temperature0_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(2),
temperature1_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(3),
temperature1_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(5),
temperature1_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(4),
temperature1_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(8),
temperature1_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(11),
temperature1_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(10),
temperature1_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(2),
temperature1_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(0),
temperature1_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(6),
temperature1_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(7),
temperature1_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(9),
temperature1_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(1),
temperature2_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(4),
temperature2_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(5),
temperature2_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(6),
temperature2_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(7),
temperature2_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(0),
temperature2_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(11),
temperature2_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(1),
temperature2_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(9),
temperature2_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(3),
temperature2_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(8),
temperature2_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(10),
temperature2_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(2),
temperature3_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(9),
temperature3_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(10),
temperature3_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(7),
temperature3_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(5),
temperature3_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(6),
temperature3_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(1),
temperature3_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(0),
temperature3_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(2),
temperature3_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(8),
temperature3_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(3),
temperature3_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(4),
temperature3_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(11),
scan_out_24 => \COMP_LADDER_FPGA_SC_TEMPERATURE.A.0.D.E.SCAN_OUT\,
ladder_fpga_sc_tdi_c => LADDER_FPGA_SC_TDI_C,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
etat_present_ret_0 => \COMP_LADDER_FPGA_SC_TAP_CONTROL.ETAT_PRESENT_RET_0\,
shiftDR => \COMP_LADDER_FPGA_SC_TAP_CONTROL.SHIFTDR\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I);
COMP_GESTION_HYBRIDES_V4: gestion_hybrides_v4 port map (
ladder_fpga_event_controller_state_0 => LADDER_FPGA_EVENT_CONTROLLER_STATE(3),
latchup_hybride_c_0 => LATCHUP_HYBRIDE_C(0),
latchup_hybride_c_1 => LATCHUP_HYBRIDE_C(1),
latchup_hybride_c_2 => LATCHUP_HYBRIDE_C(2),
latchup_hybride_c_3 => LATCHUP_HYBRIDE_C(3),
latchup_hybride_c_4 => LATCHUP_HYBRIDE_C(4),
latchup_hybride_c_5 => LATCHUP_HYBRIDE_C(5),
latchup_hybride_c_6 => LATCHUP_HYBRIDE_C(6),
latchup_hybride_c_7 => LATCHUP_HYBRIDE_C(7),
latchup_hybride_c_8 => LATCHUP_HYBRIDE_C(8),
latchup_hybride_c_9 => LATCHUP_HYBRIDE_C(9),
latchup_hybride_c_10 => LATCHUP_HYBRIDE_C(10),
latchup_hybride_c_11 => LATCHUP_HYBRIDE_C(11),
latchup_hybride_c_12 => LATCHUP_HYBRIDE_C(12),
latchup_hybride_c_13 => LATCHUP_HYBRIDE_C(13),
latchup_hybride_c_14 => LATCHUP_HYBRIDE_C(14),
latchup_hybride_c_15 => LATCHUP_HYBRIDE_C(15),
enable_latchup_n_15 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(15),
enable_latchup_n_14 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(14),
enable_latchup_n_13 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(13),
enable_latchup_n_12 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(12),
enable_latchup_n_11 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(11),
enable_latchup_n_10 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(10),
enable_latchup_n_9 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(9),
enable_latchup_n_8 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(8),
enable_latchup_n_7 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(7),
enable_latchup_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(6),
enable_latchup_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(5),
enable_latchup_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(4),
enable_latchup_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(3),
enable_latchup_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(2),
enable_latchup_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(1),
enable_latchup_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_LATCHUP.ENABLE_LATCHUP_N\(0),
sc_tdo_hybride_c_6 => SC_TDO_HYBRIDE_C(6),
sc_tdo_hybride_c_2 => SC_TDO_HYBRIDE_C(2),
sc_tdo_hybride_c_14 => SC_TDO_HYBRIDE_C(14),
sc_tdo_hybride_c_12 => SC_TDO_HYBRIDE_C(12),
sc_tdo_hybride_c_5 => SC_TDO_HYBRIDE_C(5),
sc_tdo_hybride_c_7 => SC_TDO_HYBRIDE_C(7),
sc_tdo_hybride_c_3 => SC_TDO_HYBRIDE_C(3),
sc_tdo_hybride_c_1 => SC_TDO_HYBRIDE_C(1),
sc_tdo_hybride_c_4 => SC_TDO_HYBRIDE_C(4),
sc_tdo_hybride_c_0 => SC_TDO_HYBRIDE_C(0),
sc_tdo_hybride_c_15 => SC_TDO_HYBRIDE_C(15),
sc_tdo_hybride_c_11 => SC_TDO_HYBRIDE_C(11),
sc_tdo_hybride_c_10 => SC_TDO_HYBRIDE_C(10),
sc_tdo_hybride_c_8 => SC_TDO_HYBRIDE_C(8),
sc_tdo_hybride_c_9 => SC_TDO_HYBRIDE_C(9),
sc_tdo_hybride_c_13 => SC_TDO_HYBRIDE_C(13),
tokenin_hyb_14 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.TOKENIN_HYB\,
sc_tdi_hyb_14 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TDI_HYB\,
data_out_19 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.6.D.E.DATA_OUT\,
sc_tms_hyb_x_11 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
sc_tck_hyb_x_11 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.6.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
tokenin_hyb_13 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_18 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.2.D.E.DATA_OUT\,
sc_tdi_hyb_13 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TDI_HYB\,
sc_tck_hyb_x_10 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
sc_tms_hyb_x_10 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.2.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
tokenin_hyb_12 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.TOKENIN_HYB\,
sc_tdi_hyb_12 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TDI_HYB\,
data_out_17 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.14.D.E.DATA_OUT\,
sc_tms_hyb_x_9 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
sc_tck_hyb_x_9 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.14.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
tokenin_hyb_11 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_16 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.12.D.E.DATA_OUT\,
sc_tdi_hyb_11 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TDI_HYB\,
sc_tck_hyb_x_8 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
sc_tms_hyb_x_8 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.12.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
tokenin_hyb_10 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.TOKENIN_HYB\,
sc_tms_hyb_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TMS_HYB\,
sc_tck_hyb_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TCK_HYB\,
data_out_15 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.9.D.E.DATA_OUT\,
sc_tdi_hyb_10 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.9.COMP_CHAINAGE_I.SC_TDI_HYB\,
tokenin_hyb_9 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_14 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.5.D.E.DATA_OUT\,
sc_tdi_hyb_9 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TDI_HYB\,
sc_tck_hyb_x_7 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
sc_tms_hyb_x_7 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.5.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
tokenin_hyb_8 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_13 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.7.D.E.DATA_OUT\,
sc_tdi_hyb_8 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TDI_HYB\,
sc_tms_hyb_x_6 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
sc_tck_hyb_x_6 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.7.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
tokenin_hyb_7 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.TOKENIN_HYB\,
sc_tdi_hyb_7 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TDI_HYB\,
data_out_12 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.3.D.E.DATA_OUT\,
sc_tms_hyb_x_5 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
sc_tck_hyb_x_5 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.3.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
tokenin_hyb_6 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_11 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.1.D.E.DATA_OUT\,
sc_tdi_hyb_6 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TDI_HYB\,
sc_tck_hyb_x_4 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
sc_tms_hyb_x_4 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.1.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
tokenin_hyb_5 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_10 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.13.D.E.DATA_OUT\,
sc_tms_hyb_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TMS_HYB\,
sc_tck_hyb_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TCK_HYB\,
sc_tdi_hyb_5 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.13.COMP_CHAINAGE_I.SC_TDI_HYB\,
tokenin_hyb_4 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.TOKENIN_HYB\,
sc_tdi_hyb_4 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TDI_HYB\,
data_out_9 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.4.D.E.DATA_OUT\,
sc_tms_hyb_x_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
sc_tck_hyb_x_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.4.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
tokenin_hyb_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.TOKENIN_HYB\,
sc_tdi_hyb_3 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TDI_HYB\,
data_out_8 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.0.D.E.DATA_OUT\,
sc_tck_hyb_x_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
sc_tms_hyb_x_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.0.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
tokenin_hyb_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.TOKENIN_HYB\,
sc_tdi_hyb_2 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TDI_HYB\,
data_out_7 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.15.B.C.DATA_OUT\,
sc_tms_hyb_x_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
sc_tck_hyb_x_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.15.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
tokenin_hyb_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_6 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.11.D.E.DATA_OUT\,
sc_tdi_hyb_1 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TDI_HYB\,
sc_tck_hyb_x_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
sc_tms_hyb_x_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.11.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
tokenin_hyb_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_5 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.10.D.E.DATA_OUT\,
sc_tms_hyb => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TMS_HYB\,
sc_tck_hyb => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TCK_HYB\,
sc_tdi_hyb_0 => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.10.COMP_CHAINAGE_I.SC_TDI_HYB\,
tokenin_hyb => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.TOKENIN_HYB\,
data_out_4 => \COMP_LADDER_FPGA_SC_CONFIG.A.4.D.E.DATA_OUT\,
sc_tdi_hyb => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TDI_HYB\,
data_out_3 => \COMP_LADDER_FPGA_SC_BYPASS_HYBRIDE.A.8.D.E.DATA_OUT\,
sc_tms_hyb_x => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TMS_HYB_X\,
ladder_fpga_sc_tms_c => LADDER_FPGA_SC_TMS_C,
sc_tck_hyb_x => \COMP_GESTION_HYBRIDES_V4.GEN_CHAINAGE.8.COMP_CHAINAGE_I.SC_TCK_HYB_X\,
G_1907 => G_1907,
ff2_14 => \ALLUMAGE_HYBRIDE.A.0.D.E.FF2\,
ladder_fpga_sc_tck_c_i => LADDER_FPGA_SC_TCK_C_I,
ff2_13 => \ALLUMAGE_HYBRIDE.A.1.D.E.FF2\,
ff2_12 => \ALLUMAGE_HYBRIDE.A.2.D.E.FF2\,
ff2_11 => \ALLUMAGE_HYBRIDE.A.3.D.E.FF2\,
ff2_10 => \ALLUMAGE_HYBRIDE.A.4.D.E.FF2\,
ff2_9 => \ALLUMAGE_HYBRIDE.A.5.D.E.FF2\,
ff2_8 => \ALLUMAGE_HYBRIDE.A.6.D.E.FF2\,
ff2_7 => \ALLUMAGE_HYBRIDE.A.7.D.E.FF2\,
ff2_6 => \ALLUMAGE_HYBRIDE.A.8.D.E.FF2\,
ff2_5 => \ALLUMAGE_HYBRIDE.A.9.D.E.FF2\,
ff2_4 => \ALLUMAGE_HYBRIDE.A.10.D.E.FF2\,
ff2_3 => \ALLUMAGE_HYBRIDE.A.11.D.E.FF2\,
ff2_2 => \ALLUMAGE_HYBRIDE.A.12.D.E.FF2\,
ff2_1 => \ALLUMAGE_HYBRIDE.A.13.D.E.FF2\,
ff2_0 => \ALLUMAGE_HYBRIDE.A.14.D.E.FF2\,
ff2 => \ALLUMAGE_HYBRIDE.A.15.B.C.FF2\,
pilotage_n_14 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.15.LATCH_N.PILOTAGE_N\,
ladder_fpga_sc_tck_c => LADDER_FPGA_SC_TCK_C,
pilotage_n_13 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.14.LATCH_N.PILOTAGE_N\,
pilotage_n_12 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.13.LATCH_N.PILOTAGE_N\,
pilotage_n_11 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.12.LATCH_N.PILOTAGE_N\,
pilotage_n_10 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.11.LATCH_N.PILOTAGE_N\,
pilotage_n_9 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.10.LATCH_N.PILOTAGE_N\,
pilotage_n_8 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.9.LATCH_N.PILOTAGE_N\,
pilotage_n_7 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.8.LATCH_N.PILOTAGE_N\,
pilotage_n_6 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.7.LATCH_N.PILOTAGE_N\,
pilotage_n_5 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.6.LATCH_N.PILOTAGE_N\,
pilotage_n_4 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.5.LATCH_N.PILOTAGE_N\,
pilotage_n_3 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.4.LATCH_N.PILOTAGE_N\,
pilotage_n_2 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.3.LATCH_N.PILOTAGE_N\,
pilotage_n_1 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.2.LATCH_N.PILOTAGE_N\,
pilotage_n_0 => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.1.LATCH_N.PILOTAGE_N\,
pilotage_n => \COMP_GESTION_HYBRIDES_V4.CONTROL_ALIM.GEN.0.LATCH_N.PILOTAGE_N\,
data_out_2 => \COMP_LADDER_FPGA_SC_CONFIG.A.1.D.E.DATA_OUT\,
tdo_echelle_15 => \COMP_GESTION_HYBRIDES_V4.TDO_ECHELLE_15\,
data_out_1 => \COMP_LADDER_FPGA_SC_CONFIG.A.0.D.E.DATA_OUT\,
data_out_0 => \COMP_LADDER_FPGA_SC_CONFIG.A.3.D.E.DATA_OUT\,
z_x => \COMP_LADDER_FPGA_SC_MUX_OUT.Z_X\,
data_out => \COMP_LADDER_FPGA_SC_CONFIG.A.2.D.E.DATA_OUT\);
GEN_ADC_RESULTS_9_SHIFT_ADC_I: shiftreg port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(9),
adc_results_9_9 => ADC_RESULTS_9(9),
adc_results_9_8 => ADC_RESULTS_9(8),
adc_results_9_7 => ADC_RESULTS_9(7),
adc_results_9_6 => ADC_RESULTS_9(6),
adc_results_9_5 => ADC_RESULTS_9(5),
adc_results_9_4 => ADC_RESULTS_9(4),
adc_results_9_3 => ADC_RESULTS_9(3),
adc_results_9_2 => ADC_RESULTS_9(2),
adc_results_9_1 => ADC_RESULTS_9(1),
adc_results_9_0 => ADC_RESULTS_9(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_2_SHIFT_ADC_I: shiftreg_1 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(2),
adc_results_2_9 => ADC_RESULTS_2(9),
adc_results_2_8 => ADC_RESULTS_2(8),
adc_results_2_7 => ADC_RESULTS_2(7),
adc_results_2_6 => ADC_RESULTS_2(6),
adc_results_2_5 => ADC_RESULTS_2(5),
adc_results_2_4 => ADC_RESULTS_2(4),
adc_results_2_3 => ADC_RESULTS_2(3),
adc_results_2_2 => ADC_RESULTS_2(2),
adc_results_2_1 => ADC_RESULTS_2(1),
adc_results_2_0 => ADC_RESULTS_2(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_10_SHIFT_ADC_I: shiftreg_2 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(10),
adc_results_10_9 => ADC_RESULTS_10(9),
adc_results_10_8 => ADC_RESULTS_10(8),
adc_results_10_7 => ADC_RESULTS_10(7),
adc_results_10_6 => ADC_RESULTS_10(6),
adc_results_10_5 => ADC_RESULTS_10(5),
adc_results_10_4 => ADC_RESULTS_10(4),
adc_results_10_3 => ADC_RESULTS_10(3),
adc_results_10_2 => ADC_RESULTS_10(2),
adc_results_10_1 => ADC_RESULTS_10(1),
adc_results_10_0 => ADC_RESULTS_10(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_3_SHIFT_ADC_I: shiftreg_3 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(3),
adc_results_3_9 => ADC_RESULTS_3(9),
adc_results_3_8 => ADC_RESULTS_3(8),
adc_results_3_7 => ADC_RESULTS_3(7),
adc_results_3_6 => ADC_RESULTS_3(6),
adc_results_3_5 => ADC_RESULTS_3(5),
adc_results_3_4 => ADC_RESULTS_3(4),
adc_results_3_3 => ADC_RESULTS_3(3),
adc_results_3_2 => ADC_RESULTS_3(2),
adc_results_3_1 => ADC_RESULTS_3(1),
adc_results_3_0 => ADC_RESULTS_3(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_7_SHIFT_ADC_I: shiftreg_4 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(7),
adc_results_7_9 => ADC_RESULTS_7(9),
adc_results_7_8 => ADC_RESULTS_7(8),
adc_results_7_7 => ADC_RESULTS_7(7),
adc_results_7_6 => ADC_RESULTS_7(6),
adc_results_7_5 => ADC_RESULTS_7(5),
adc_results_7_4 => ADC_RESULTS_7(4),
adc_results_7_3 => ADC_RESULTS_7(3),
adc_results_7_2 => ADC_RESULTS_7(2),
adc_results_7_1 => ADC_RESULTS_7(1),
adc_results_7_0 => ADC_RESULTS_7(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_0_SHIFT_ADC_I: shiftreg_5 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(0),
adc_results_0_9 => ADC_RESULTS_0(9),
adc_results_0_8 => ADC_RESULTS_0(8),
adc_results_0_7 => ADC_RESULTS_0(7),
adc_results_0_6 => ADC_RESULTS_0(6),
adc_results_0_5 => ADC_RESULTS_0(5),
adc_results_0_4 => ADC_RESULTS_0(4),
adc_results_0_3 => ADC_RESULTS_0(3),
adc_results_0_2 => ADC_RESULTS_0(2),
adc_results_0_1 => ADC_RESULTS_0(1),
adc_results_0_0 => ADC_RESULTS_0(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_8_SHIFT_ADC_I: shiftreg_6 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(8),
adc_results_8_9 => ADC_RESULTS_8(9),
adc_results_8_8 => ADC_RESULTS_8(8),
adc_results_8_7 => ADC_RESULTS_8(7),
adc_results_8_6 => ADC_RESULTS_8(6),
adc_results_8_5 => ADC_RESULTS_8(5),
adc_results_8_4 => ADC_RESULTS_8(4),
adc_results_8_3 => ADC_RESULTS_8(3),
adc_results_8_2 => ADC_RESULTS_8(2),
adc_results_8_1 => ADC_RESULTS_8(1),
adc_results_8_0 => ADC_RESULTS_8(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_1_SHIFT_ADC_I: shiftreg_7 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(1),
adc_results_1_9 => ADC_RESULTS_1(9),
adc_results_1_8 => ADC_RESULTS_1(8),
adc_results_1_7 => ADC_RESULTS_1(7),
adc_results_1_6 => ADC_RESULTS_1(6),
adc_results_1_5 => ADC_RESULTS_1(5),
adc_results_1_4 => ADC_RESULTS_1(4),
adc_results_1_3 => ADC_RESULTS_1(3),
adc_results_1_2 => ADC_RESULTS_1(2),
adc_results_1_1 => ADC_RESULTS_1(1),
adc_results_1_0 => ADC_RESULTS_1(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_12_SHIFT_ADC_I: shiftreg_8 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(12),
adc_results_12_9 => ADC_RESULTS_12(9),
adc_results_12_8 => ADC_RESULTS_12(8),
adc_results_12_7 => ADC_RESULTS_12(7),
adc_results_12_6 => ADC_RESULTS_12(6),
adc_results_12_5 => ADC_RESULTS_12(5),
adc_results_12_4 => ADC_RESULTS_12(4),
adc_results_12_3 => ADC_RESULTS_12(3),
adc_results_12_2 => ADC_RESULTS_12(2),
adc_results_12_1 => ADC_RESULTS_12(1),
adc_results_12_0 => ADC_RESULTS_12(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_5_SHIFT_ADC_I: shiftreg_9 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(5),
adc_results_5_9 => ADC_RESULTS_5(9),
adc_results_5_8 => ADC_RESULTS_5(8),
adc_results_5_7 => ADC_RESULTS_5(7),
adc_results_5_6 => ADC_RESULTS_5(6),
adc_results_5_5 => ADC_RESULTS_5(5),
adc_results_5_4 => ADC_RESULTS_5(4),
adc_results_5_3 => ADC_RESULTS_5(3),
adc_results_5_2 => ADC_RESULTS_5(2),
adc_results_5_1 => ADC_RESULTS_5(1),
adc_results_5_0 => ADC_RESULTS_5(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_11_SHIFT_ADC_I: shiftreg_10 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(11),
adc_results_11_9 => ADC_RESULTS_11(9),
adc_results_11_8 => ADC_RESULTS_11(8),
adc_results_11_7 => ADC_RESULTS_11(7),
adc_results_11_6 => ADC_RESULTS_11(6),
adc_results_11_5 => ADC_RESULTS_11(5),
adc_results_11_4 => ADC_RESULTS_11(4),
adc_results_11_3 => ADC_RESULTS_11(3),
adc_results_11_2 => ADC_RESULTS_11(2),
adc_results_11_1 => ADC_RESULTS_11(1),
adc_results_11_0 => ADC_RESULTS_11(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_4_SHIFT_ADC_I: shiftreg_11 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(4),
adc_results_4_9 => ADC_RESULTS_4(9),
adc_results_4_8 => ADC_RESULTS_4(8),
adc_results_4_7 => ADC_RESULTS_4(7),
adc_results_4_6 => ADC_RESULTS_4(6),
adc_results_4_5 => ADC_RESULTS_4(5),
adc_results_4_4 => ADC_RESULTS_4(4),
adc_results_4_3 => ADC_RESULTS_4(3),
adc_results_4_2 => ADC_RESULTS_4(2),
adc_results_4_1 => ADC_RESULTS_4(1),
adc_results_4_0 => ADC_RESULTS_4(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_13_SHIFT_ADC_I: shiftreg_12 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(13),
adc_results_13_9 => ADC_RESULTS_13(9),
adc_results_13_8 => ADC_RESULTS_13(8),
adc_results_13_7 => ADC_RESULTS_13(7),
adc_results_13_6 => ADC_RESULTS_13(6),
adc_results_13_5 => ADC_RESULTS_13(5),
adc_results_13_4 => ADC_RESULTS_13(4),
adc_results_13_3 => ADC_RESULTS_13(3),
adc_results_13_2 => ADC_RESULTS_13(2),
adc_results_13_1 => ADC_RESULTS_13(1),
adc_results_13_0 => ADC_RESULTS_13(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_6_SHIFT_ADC_I: shiftreg_13 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(6),
adc_results_6_9 => ADC_RESULTS_6(9),
adc_results_6_8 => ADC_RESULTS_6(8),
adc_results_6_7 => ADC_RESULTS_6(7),
adc_results_6_6 => ADC_RESULTS_6(6),
adc_results_6_5 => ADC_RESULTS_6(5),
adc_results_6_4 => ADC_RESULTS_6(4),
adc_results_6_3 => ADC_RESULTS_6(3),
adc_results_6_2 => ADC_RESULTS_6(2),
adc_results_6_1 => ADC_RESULTS_6(1),
adc_results_6_0 => ADC_RESULTS_6(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_15_SHIFT_ADC_I: shiftreg_14 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(15),
adc_results_15_9 => ADC_RESULTS_15(9),
adc_results_15_8 => ADC_RESULTS_15(8),
adc_results_15_7 => ADC_RESULTS_15(7),
adc_results_15_6 => ADC_RESULTS_15(6),
adc_results_15_5 => ADC_RESULTS_15(5),
adc_results_15_4 => ADC_RESULTS_15(4),
adc_results_15_3 => ADC_RESULTS_15(3),
adc_results_15_2 => ADC_RESULTS_15(2),
adc_results_15_1 => ADC_RESULTS_15(1),
adc_results_15_0 => ADC_RESULTS_15(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
GEN_ADC_RESULTS_14_SHIFT_ADC_I: shiftreg_15 port map (
data_serial_m_x_0 => DATA_SERIAL_M_X(14),
adc_results_14_9 => ADC_RESULTS_14(9),
adc_results_14_8 => ADC_RESULTS_14(8),
adc_results_14_7 => ADC_RESULTS_14(7),
adc_results_14_6 => ADC_RESULTS_14(6),
adc_results_14_5 => ADC_RESULTS_14(5),
adc_results_14_4 => ADC_RESULTS_14(4),
adc_results_14_3 => ADC_RESULTS_14(3),
adc_results_14_2 => ADC_RESULTS_14(2),
adc_results_14_1 => ADC_RESULTS_14(1),
adc_results_14_0 => ADC_RESULTS_14(0),
ladder_fpga_usb_wr => LADDER_FPGA_USB_WR,
shiftreg_clr_i_RNI0NH1 => SHIFTREG_CLR_I_RNI0NH1,
clock80mhz_adc => CLOCK80MHZ_ADCZ);
COMP_MEGA_FUNC_FIFO21X32_CYCLONEIII: mega_func_fifo21x32_cycloneIII port map (
ladder_fpga_fifo21_input_20 => LADDER_FPGA_FIFO21_INPUT(20),
ladder_fpga_fifo21_input_19 => LADDER_FPGA_FIFO21_INPUT(19),
ladder_fpga_fifo21_input_18 => LADDER_FPGA_FIFO21_INPUT(18),
ladder_fpga_fifo21_input_17 => LADDER_FPGA_FIFO21_INPUT(17),
ladder_fpga_fifo21_input_16 => LADDER_FPGA_FIFO21_INPUT(16),
ladder_fpga_fifo21_input_15 => LADDER_FPGA_FIFO21_INPUT(15),
ladder_fpga_fifo21_input_14 => LADDER_FPGA_FIFO21_INPUT(14),
ladder_fpga_fifo21_input_13 => LADDER_FPGA_FIFO21_INPUT(13),
ladder_fpga_fifo21_input_12 => LADDER_FPGA_FIFO21_INPUT(12),
ladder_fpga_fifo21_input_11 => LADDER_FPGA_FIFO21_INPUT(11),
ladder_fpga_fifo21_input_10 => LADDER_FPGA_FIFO21_INPUT(10),
ladder_fpga_fifo21_input_9 => LADDER_FPGA_FIFO21_INPUT(9),
ladder_fpga_fifo21_input_8 => LADDER_FPGA_FIFO21_INPUT(8),
ladder_fpga_fifo21_input_7 => LADDER_FPGA_FIFO21_INPUT(7),
ladder_fpga_fifo21_input_6 => LADDER_FPGA_FIFO21_INPUT(6),
ladder_fpga_fifo21_input_5 => LADDER_FPGA_FIFO21_INPUT(5),
ladder_fpga_fifo21_input_4 => LADDER_FPGA_FIFO21_INPUT(4),
ladder_fpga_fifo21_input_3 => LADDER_FPGA_FIFO21_INPUT(3),
ladder_fpga_fifo21_input_2 => LADDER_FPGA_FIFO21_INPUT(2),
ladder_fpga_fifo21_input_1 => LADDER_FPGA_FIFO21_INPUT(1),
ladder_fpga_fifo21_input_0 => LADDER_FPGA_FIFO21_INPUT(0),
ladder_fpga_packer_dataout_20 => LADDER_FPGA_PACKER_DATAOUT(20),
ladder_fpga_packer_dataout_19 => LADDER_FPGA_PACKER_DATAOUT(19),
ladder_fpga_packer_dataout_18 => LADDER_FPGA_PACKER_DATAOUT(18),
ladder_fpga_packer_dataout_17 => LADDER_FPGA_PACKER_DATAOUT(17),
ladder_fpga_packer_dataout_16 => LADDER_FPGA_PACKER_DATAOUT(16),
ladder_fpga_packer_dataout_15 => LADDER_FPGA_PACKER_DATAOUT(15),
ladder_fpga_packer_dataout_14 => LADDER_FPGA_PACKER_DATAOUT(14),
ladder_fpga_packer_dataout_13 => LADDER_FPGA_PACKER_DATAOUT(13),
ladder_fpga_packer_dataout_12 => LADDER_FPGA_PACKER_DATAOUT(12),
ladder_fpga_packer_dataout_11 => LADDER_FPGA_PACKER_DATAOUT(11),
ladder_fpga_packer_dataout_10 => LADDER_FPGA_PACKER_DATAOUT(10),
ladder_fpga_packer_dataout_9 => LADDER_FPGA_PACKER_DATAOUT(9),
ladder_fpga_packer_dataout_8 => LADDER_FPGA_PACKER_DATAOUT(8),
ladder_fpga_packer_dataout_7 => LADDER_FPGA_PACKER_DATAOUT(7),
ladder_fpga_packer_dataout_6 => LADDER_FPGA_PACKER_DATAOUT(6),
ladder_fpga_packer_dataout_5 => LADDER_FPGA_PACKER_DATAOUT(5),
ladder_fpga_packer_dataout_4 => LADDER_FPGA_PACKER_DATAOUT(4),
ladder_fpga_packer_dataout_3 => LADDER_FPGA_PACKER_DATAOUT(3),
ladder_fpga_packer_dataout_2 => LADDER_FPGA_PACKER_DATAOUT(2),
ladder_fpga_packer_dataout_1 => LADDER_FPGA_PACKER_DATAOUT(1),
ladder_fpga_packer_dataout_0 => LADDER_FPGA_PACKER_DATAOUT(0),
ladder_fpga_fifo21_wr => LADDER_FPGA_FIFO21_WR,
ladder_fpga_clock40MHz => LADDER_FPGA_CLOCK40MHZ,
reset_n_in_RNIGR9 => RESET_N_IN_RNIGR9,
ladder_fpga_fifo21_rd_iv_i_m4 => LADDER_FPGA_FIFO21_RD_IV_I_M4,
clock80mhz_adc => CLOCK80MHZ_ADCZ,
ladder_fpga_fifo21_empty => LADDER_FPGA_FIFO21_EMPTY,
dcfifo_component_RNI4RFA => DCFIFO_COMPONENT_RNI4RFA);
COMP_MEGA_FUNC_FIFO8_TO_USB: mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb port map (
ladder_fpga_fifo8_to_usb_input_7 => LADDER_FPGA_FIFO8_TO_USB_INPUT(7),
ladder_fpga_fifo8_to_usb_input_6 => LADDER_FPGA_FIFO8_TO_USB_INPUT(6),
ladder_fpga_fifo8_to_usb_input_5 => LADDER_FPGA_FIFO8_TO_USB_INPUT(5),
ladder_fpga_fifo8_to_usb_input_4 => LADDER_FPGA_FIFO8_TO_USB_INPUT(4),
ladder_fpga_fifo8_to_usb_input_3 => LADDER_FPGA_FIFO8_TO_USB_INPUT(3),
ladder_fpga_fifo8_to_usb_input_2 => LADDER_FPGA_FIFO8_TO_USB_INPUT(2),
ladder_fpga_fifo8_to_usb_input_1 => LADDER_FPGA_FIFO8_TO_USB_INPUT(1),
ladder_fpga_fifo8_to_usb_input_0 => LADDER_FPGA_FIFO8_TO_USB_INPUT(0),
usb_tx_data_7 => USB_TX_DATA(7),
usb_tx_data_6 => USB_TX_DATA(6),
usb_tx_data_5 => USB_TX_DATA(5),
usb_tx_data_4 => USB_TX_DATA(4),
usb_tx_data_3 => USB_TX_DATA(3),
usb_tx_data_2 => USB_TX_DATA(2),
usb_tx_data_1 => USB_TX_DATA(1),
usb_tx_data_0 => USB_TX_DATA(0),
ladder_fpga_fifo8_to_usb_wr => LADDER_FPGA_FIFO8_TO_USB_WR,
ladder_fpga_clock1MHz => LADDER_FPGA_CLOCK1MHZ,
reset_n_in_RNIGR9 => RESET_N_IN_RNIGR9,
usb_write_n_in_i => USB_WRITE_N_IN_I,
ladder_fpga_fifo8_to_usb_empty => LADDER_FPGA_FIFO8_TO_USB_EMPTY,
ladder_fpga_clock40MHz => LADDER_FPGA_CLOCK40MHZ);
COMP_MEGA_FUNC_FIFO8_FROM_USB: mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb port map (
usb_data_7 => usb_data(7),
usb_data_6 => usb_data(6),
usb_data_5 => usb_data(5),
usb_data_4 => usb_data(4),
usb_data_3 => usb_data(3),
usb_data_2 => usb_data(2),
usb_data_1 => usb_data(1),
usb_data_0 => usb_data(0),
ladder_fpga_fifo8_from_usb_output_7 => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(7),
ladder_fpga_fifo8_from_usb_output_6 => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(6),
ladder_fpga_fifo8_from_usb_output_4 => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(4),
ladder_fpga_fifo8_from_usb_output_3 => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(3),
ladder_fpga_fifo8_from_usb_output_2 => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(2),
ladder_fpga_fifo8_from_usb_output_1 => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(1),
ladder_fpga_fifo8_from_usb_output_0 => LADDER_FPGA_FIFO8_FROM_USB_OUTPUT(0),
usb_read_n_in_i => USB_READ_N_IN_I,
ladder_fpga_clock40MHz => LADDER_FPGA_CLOCK40MHZ,
ladder_fpga_fifo8_from_usb_full => LADDER_FPGA_FIFO8_FROM_USB_FULL,
reset_n_in_RNIGR9 => RESET_N_IN_RNIGR9,
ladder_fpga_fifo8_from_usb_rd => LADDER_FPGA_FIFO8_FROM_USB_RD,
ladder_fpga_fifo8_from_usb_empty => LADDER_FPGA_FIFO8_FROM_USB_EMPTY,
ladder_fpga_clock1MHz => LADDER_FPGA_CLOCK1MHZ);
COMP_MESURE_TEMPERATURE: mesure_temperature port map (
temperature0_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(0),
temperature0_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(1),
temperature0_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(2),
temperature0_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(3),
temperature0_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(4),
temperature0_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(5),
temperature0_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(6),
temperature0_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(7),
temperature0_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(8),
temperature0_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(9),
temperature0_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(10),
temperature0_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE0\(11),
temperature1_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(0),
temperature1_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(1),
temperature1_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(2),
temperature1_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(3),
temperature1_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(4),
temperature1_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(5),
temperature1_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(6),
temperature1_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(7),
temperature1_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(8),
temperature1_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(9),
temperature1_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(10),
temperature1_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE1\(11),
temperature2_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(0),
temperature2_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(1),
temperature2_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(2),
temperature2_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(3),
temperature2_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(4),
temperature2_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(5),
temperature2_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(6),
temperature2_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(7),
temperature2_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(8),
temperature2_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(9),
temperature2_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(10),
temperature2_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE2\(11),
temperature3_0 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(0),
temperature3_1 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(1),
temperature3_2 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(2),
temperature3_3 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(3),
temperature3_4 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(4),
temperature3_5 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(5),
temperature3_6 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(6),
temperature3_7 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(7),
temperature3_8 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(8),
temperature3_9 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(9),
temperature3_10 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(10),
temperature3_11 => \COMP_MESURE_TEMPERATURE.TEMPERATURE3\(11),
sc_trstb_hybride_c_0 => SC_TRSTB_HYBRIDE_C(15),
temperature_out_e => \COMP_MESURE_TEMPERATURE.TEMPERATURE_OUT_E\,
temperature_c => TEMPERATURE_C,
ladder_fpga_clock4MHz => LADDER_FPGA_CLOCK4MHZ);
N_1 <= RESET_N_INTERNAL;
N_2 <= CARD_SER_NUM_INTERNAL;
N_3 <= CARD_SER_NUM_INTERNAL_0;
N_4 <= CARD_SER_NUM_INTERNAL_1;
N_5 <= CARD_SER_NUM_INTERNAL_2;
N_6 <= CARD_SER_NUM_INTERNAL_3;
N_7 <= CARD_SER_NUM_INTERNAL_4;
N_8 <= CLOCK40MHZ_FPGA_INTERNAL;
N_9 <= CLOCK40MHZ_XTAL_INTERNAL;
N_158_0 <= CLOCK80MHZ_ADCZ;
N_159_0 <= ROBOCLOCK_HORLOGE40_PHASEZ(0);
N_160_0 <= ROBOCLOCK_HORLOGE40_PHASEZ(1);
N_161_0 <= ROBOCLOCK_HORLOGE40_PHASEZ(2);
N_162_0 <= ROBOCLOCK_HORLOGE40_PHASEZ(3);
N_163_0 <= ROBOCLOCK_ADC_PHASEZ(0);
N_164_0 <= ROBOCLOCK_ADC_PHASEZ(1);
N_165_0 <= ROBOCLOCK_ADC_PHASEZ(2);
N_166_0 <= ROBOCLOCK_ADC_PHASEZ(3);
N_167_0 <= ROBOCLOCK_ADC_PHASEZ(4);
N_168_0 <= ROBOCLOCK_ADC_PHASEZ(5);
N_169_0 <= ROBOCLOCK_ADC_PHASEZ(6);
N_170_0 <= ROBOCLOCK_ADC_PHASEZ(7);
N_171_0 <= ADC_CS_NZ(0);
N_172_0 <= ADC_CS_NZ(1);
N_173_0 <= ADC_CS_NZ(2);
N_174_0 <= ADC_CS_NZ(3);
N_175_0 <= ADC_CS_NZ(4);
N_176_0 <= ADC_CS_NZ(5);
N_177_0 <= ADC_CS_NZ(6);
N_178_0 <= ADC_CS_NZ(7);
N_31 <= DATA_SERIAL_INTERNAL;
N_32 <= DATA_SERIAL_INTERNAL_0;
N_33 <= DATA_SERIAL_INTERNAL_1;
N_34 <= DATA_SERIAL_INTERNAL_2;
N_35 <= DATA_SERIAL_INTERNAL_3;
N_36 <= DATA_SERIAL_INTERNAL_4;
N_37 <= DATA_SERIAL_INTERNAL_5;
N_38 <= DATA_SERIAL_INTERNAL_6;
N_39 <= DATA_SERIAL_INTERNAL_7;
N_40 <= DATA_SERIAL_INTERNAL_8;
N_41 <= DATA_SERIAL_INTERNAL_9;
N_42 <= DATA_SERIAL_INTERNAL_10;
N_43 <= DATA_SERIAL_INTERNAL_11;
N_44 <= DATA_SERIAL_INTERNAL_12;
N_45 <= DATA_SERIAL_INTERNAL_13;
N_46 <= DATA_SERIAL_INTERNAL_14;
N_179_0 <= LEVEL_SHIFTER_DAC_LD_CS_NZ;
N_180_0 <= LEVEL_SHIFTER_DAC_SDIZ_0;
N_181_0 <= LEVEL_SHIFTER_DAC_SCKZ;
N_182_0 <= PILOTAGE_MAGND_HYBRIDEZ(0);
N_183_0 <= PILOTAGE_MAGND_HYBRIDEZ(1);
N_184_0 <= PILOTAGE_MAGND_HYBRIDEZ(2);
N_185_0 <= PILOTAGE_MAGND_HYBRIDEZ(3);
N_186_0 <= PILOTAGE_MAGND_HYBRIDEZ(4);
N_187_0 <= PILOTAGE_MAGND_HYBRIDEZ(5);
N_188_0 <= PILOTAGE_MAGND_HYBRIDEZ(6);
N_189_0 <= PILOTAGE_MAGND_HYBRIDEZ(7);
N_190_0 <= PILOTAGE_MAGND_HYBRIDEZ(8);
N_191_0 <= PILOTAGE_MAGND_HYBRIDEZ(9);
N_192_0 <= PILOTAGE_MAGND_HYBRIDEZ(10);
N_193_0 <= PILOTAGE_MAGND_HYBRIDEZ(11);
N_194_0 <= PILOTAGE_MAGND_HYBRIDEZ(12);
N_195_0 <= PILOTAGE_MAGND_HYBRIDEZ(13);
N_196_0 <= PILOTAGE_MAGND_HYBRIDEZ(14);
N_197_0 <= PILOTAGE_MAGND_HYBRIDEZ(15);
N_198_0 <= PILOTAGE_MVDD_HYBRIDEZ(0);
N_199_0 <= PILOTAGE_MVDD_HYBRIDEZ(1);
N_200_0 <= PILOTAGE_MVDD_HYBRIDEZ(2);
N_201_0 <= PILOTAGE_MVDD_HYBRIDEZ(3);
N_202_0 <= PILOTAGE_MVDD_HYBRIDEZ(4);
N_203_0 <= PILOTAGE_MVDD_HYBRIDEZ(5);
N_204_0 <= PILOTAGE_MVDD_HYBRIDEZ(6);
N_205_0 <= PILOTAGE_MVDD_HYBRIDEZ(7);
N_206_0 <= PILOTAGE_MVDD_HYBRIDEZ(8);
N_207_0 <= PILOTAGE_MVDD_HYBRIDEZ(9);
N_208_0 <= PILOTAGE_MVDD_HYBRIDEZ(10);
N_209_0 <= PILOTAGE_MVDD_HYBRIDEZ(11);
N_210_0 <= PILOTAGE_MVDD_HYBRIDEZ(12);
N_211_0 <= PILOTAGE_MVDD_HYBRIDEZ(13);
N_212_0 <= PILOTAGE_MVDD_HYBRIDEZ(14);
N_213_0 <= PILOTAGE_MVDD_HYBRIDEZ(15);
N_82 <= DES_LOCK_INTERNAL;
N_83 <= RDO_TO_LADDER_INTERNAL;
N_84 <= RDO_TO_LADDER_INTERNAL_0;
N_85 <= RDO_TO_LADDER_INTERNAL_1;
N_86 <= RDO_TO_LADDER_INTERNAL_2;
N_87 <= RDO_TO_LADDER_INTERNAL_3;
N_88 <= RDO_TO_LADDER_INTERNAL_4;
N_89 <= RDO_TO_LADDER_INTERNAL_5;
N_90 <= RDO_TO_LADDER_INTERNAL_6;
N_91 <= RDO_TO_LADDER_INTERNAL_7;
N_92 <= RDO_TO_LADDER_INTERNAL_8;
N_93 <= RDO_TO_LADDER_INTERNAL_9;
N_94 <= LADDER_ADDR_INTERNAL;
N_95 <= LADDER_ADDR_INTERNAL_0;
N_96 <= LADDER_ADDR_INTERNAL_1;
N_97 <= TOKENIN_ECHELLE_INTERNAL;
N_98 <= TESTIN_ECHELLE_INTERNAL;
N_99 <= HOLDIN_ECHELLE_INTERNAL;
N_100 <= LADDER_FPGA_SC_TCK_INTERNAL;
N_101 <= LADDER_FPGA_SC_TMS_INTERNAL;
N_102 <= LADDER_FPGA_SC_TRSTB_INTERNAL;
N_103 <= LADDER_FPGA_SC_TDI_INTERNAL;
N_104 <= DES_BIST_PASS_INTERNAL;
N_214_0 <= LADDER_TO_RDOZ(0);
N_215_0 <= LADDER_TO_RDOZ(1);
N_216_0 <= LADDER_TO_RDOZ(2);
N_217_0 <= LADDER_TO_RDOZ(3);
N_218_0 <= LADDER_TO_RDOZ(4);
N_219_0 <= LADDER_TO_RDOZ(5);
N_220_0 <= LADDER_TO_RDOZ(6);
N_221_0 <= LADDER_TO_RDOZ(7);
N_222_0 <= LADDER_TO_RDOZ(8);
N_223_0 <= LADDER_TO_RDOZ(9);
N_224_0 <= LADDER_TO_RDOZ(10);
N_225_0 <= LADDER_TO_RDOZ(11);
N_226_0 <= LADDER_TO_RDOZ(12);
N_227_0 <= LADDER_TO_RDOZ(13);
N_228_0 <= LADDER_TO_RDOZ(14);
N_229_0 <= LADDER_TO_RDOZ(15);
N_230_0 <= LADDER_TO_RDOZ(16);
N_231_0 <= LADDER_TO_RDOZ(17);
N_232_0 <= LADDER_TO_RDOZ(18);
N_233_0 <= LADDER_TO_RDOZ(19);
N_234_0 <= LADDER_TO_RDOZ(20);
N_235_0 <= LADDER_TO_RDOZ(21);
N_236_0 <= LADDER_FPGA_SC_TDOZ;
N_128 <= FIBRE_MOD_ABSENT_INTERNAL;
N_129 <= fibre_mod_scl;
N_130 <= fibre_mod_sda;
N_131 <= FIBRE_RX_LOSS_INTERNAL;
N_237_0 <= FIBRE_TX_DISABLEZ;
N_133 <= FIBRE_TX_FAULT_INTERNAL;
N_134 <= LATCHUP_HYBRIDE_INTERNAL;
N_135 <= LATCHUP_HYBRIDE_INTERNAL_0;
N_136 <= LATCHUP_HYBRIDE_INTERNAL_1;
N_137 <= LATCHUP_HYBRIDE_INTERNAL_2;
N_138 <= LATCHUP_HYBRIDE_INTERNAL_3;
N_139 <= LATCHUP_HYBRIDE_INTERNAL_4;
N_140 <= LATCHUP_HYBRIDE_INTERNAL_5;
N_141 <= LATCHUP_HYBRIDE_INTERNAL_6;
N_142 <= LATCHUP_HYBRIDE_INTERNAL_7;
N_143 <= LATCHUP_HYBRIDE_INTERNAL_8;
N_144 <= LATCHUP_HYBRIDE_INTERNAL_9;
N_145 <= LATCHUP_HYBRIDE_INTERNAL_10;
N_146 <= LATCHUP_HYBRIDE_INTERNAL_11;
N_147 <= LATCHUP_HYBRIDE_INTERNAL_12;
N_148 <= LATCHUP_HYBRIDE_INTERNAL_13;
N_149 <= LATCHUP_HYBRIDE_INTERNAL_14;
N_238_0 <= MUX_REF_LATCHUPZ(0);
N_239_0 <= MUX_REF_LATCHUPZ(1);
N_240_0 <= TEST_16HYBRIDESZ;
N_241_0 <= HOLD_16HYBRIDESZ;
N_242_0 <= LADDER_FPGA_RCLK_16HYBRIDESZ;
N_243_0 <= TOKENIN_HYBRIDEZ(0);
N_244_0 <= TOKENIN_HYBRIDEZ(1);
N_245_0 <= TOKENIN_HYBRIDEZ(2);
N_246_0 <= TOKENIN_HYBRIDEZ(3);
N_247_0 <= TOKENIN_HYBRIDEZ(4);
N_248_0 <= TOKENIN_HYBRIDEZ(5);
N_249_0 <= TOKENIN_HYBRIDEZ(6);
N_250_0 <= TOKENIN_HYBRIDEZ(7);
N_251_0 <= TOKENIN_HYBRIDEZ(8);
N_252_0 <= TOKENIN_HYBRIDEZ(9);
N_253_0 <= TOKENIN_HYBRIDEZ(10);
N_254_0 <= TOKENIN_HYBRIDEZ(11);
N_255_0 <= TOKENIN_HYBRIDEZ(12);
N_256_0 <= TOKENIN_HYBRIDEZ(13);
N_257_0 <= TOKENIN_HYBRIDEZ(14);
N_258_0 <= TOKENIN_HYBRIDEZ(15);
N_171 <= TOKENOUT_HYBRIDE_INTERNAL;
N_172 <= TOKENOUT_HYBRIDE_INTERNAL_0;
N_173 <= TOKENOUT_HYBRIDE_INTERNAL_1;
N_174 <= TOKENOUT_HYBRIDE_INTERNAL_2;
N_175 <= TOKENOUT_HYBRIDE_INTERNAL_3;
N_176 <= TOKENOUT_HYBRIDE_INTERNAL_4;
N_177 <= TOKENOUT_HYBRIDE_INTERNAL_5;
N_178 <= TOKENOUT_HYBRIDE_INTERNAL_6;
N_179 <= TOKENOUT_HYBRIDE_INTERNAL_7;
N_180 <= TOKENOUT_HYBRIDE_INTERNAL_8;
N_181 <= TOKENOUT_HYBRIDE_INTERNAL_9;
N_182 <= TOKENOUT_HYBRIDE_INTERNAL_10;
N_183 <= TOKENOUT_HYBRIDE_INTERNAL_11;
N_184 <= TOKENOUT_HYBRIDE_INTERNAL_12;
N_185 <= TOKENOUT_HYBRIDE_INTERNAL_13;
N_186 <= TOKENOUT_HYBRIDE_INTERNAL_14;
N_259_0 <= SC_TCK_HYBRIDEZ(0);
N_260_0 <= SC_TCK_HYBRIDEZ(1);
N_261_0 <= SC_TCK_HYBRIDEZ(2);
N_262_0 <= SC_TCK_HYBRIDEZ(3);
N_263_0 <= SC_TCK_HYBRIDEZ(4);
N_264_0 <= SC_TCK_HYBRIDEZ(5);
N_265_0 <= SC_TCK_HYBRIDEZ(6);
N_266_0 <= SC_TCK_HYBRIDEZ(7);
N_267_0 <= SC_TCK_HYBRIDEZ(8);
N_268_0 <= SC_TCK_HYBRIDEZ(9);
N_269_0 <= SC_TCK_HYBRIDEZ(10);
N_270_0 <= SC_TCK_HYBRIDEZ(11);
N_271_0 <= SC_TCK_HYBRIDEZ(12);
N_272_0 <= SC_TCK_HYBRIDEZ(13);
N_273_0 <= SC_TCK_HYBRIDEZ(14);
N_274_0 <= SC_TCK_HYBRIDEZ(15);
N_275_0 <= SC_TMS_HYBRIDEZ(0);
N_276_0 <= SC_TMS_HYBRIDEZ(1);
N_277_0 <= SC_TMS_HYBRIDEZ(2);
N_278_0 <= SC_TMS_HYBRIDEZ(3);
N_279_0 <= SC_TMS_HYBRIDEZ(4);
N_280_0 <= SC_TMS_HYBRIDEZ(5);
N_281_0 <= SC_TMS_HYBRIDEZ(6);
N_282_0 <= SC_TMS_HYBRIDEZ(7);
N_283 <= SC_TMS_HYBRIDEZ(8);
N_284 <= SC_TMS_HYBRIDEZ(9);
N_285 <= SC_TMS_HYBRIDEZ(10);
N_286 <= SC_TMS_HYBRIDEZ(11);
N_287 <= SC_TMS_HYBRIDEZ(12);
N_288 <= SC_TMS_HYBRIDEZ(13);
N_289 <= SC_TMS_HYBRIDEZ(14);
N_290 <= SC_TMS_HYBRIDEZ(15);
N_291 <= SC_TRSTB_HYBRIDEZ(0);
N_292 <= SC_TRSTB_HYBRIDEZ(1);
N_293 <= SC_TRSTB_HYBRIDEZ(2);
N_294 <= SC_TRSTB_HYBRIDEZ(3);
N_295 <= SC_TRSTB_HYBRIDEZ(4);
N_296 <= SC_TRSTB_HYBRIDEZ(5);
N_297 <= SC_TRSTB_HYBRIDEZ(6);
N_298 <= SC_TRSTB_HYBRIDEZ(7);
N_299 <= SC_TRSTB_HYBRIDEZ(8);
N_300 <= SC_TRSTB_HYBRIDEZ(9);
N_301 <= SC_TRSTB_HYBRIDEZ(10);
N_302 <= SC_TRSTB_HYBRIDEZ(11);
N_303 <= SC_TRSTB_HYBRIDEZ(12);
N_304 <= SC_TRSTB_HYBRIDEZ(13);
N_305 <= SC_TRSTB_HYBRIDEZ(14);
N_306 <= SC_TRSTB_HYBRIDEZ(15);
N_307 <= SC_TDI_HYBRIDEZ(0);
N_308 <= SC_TDI_HYBRIDEZ(1);
N_309 <= SC_TDI_HYBRIDEZ(2);
N_310 <= SC_TDI_HYBRIDEZ(3);
N_311 <= SC_TDI_HYBRIDEZ(4);
N_312 <= SC_TDI_HYBRIDEZ(5);
N_313 <= SC_TDI_HYBRIDEZ(6);
N_314 <= SC_TDI_HYBRIDEZ(7);
N_315 <= SC_TDI_HYBRIDEZ(8);
N_316 <= SC_TDI_HYBRIDEZ(9);
N_317 <= SC_TDI_HYBRIDEZ(10);
N_318 <= SC_TDI_HYBRIDEZ(11);
N_319 <= SC_TDI_HYBRIDEZ(12);
N_320 <= SC_TDI_HYBRIDEZ(13);
N_321 <= SC_TDI_HYBRIDEZ(14);
N_322 <= SC_TDI_HYBRIDEZ(15);
N_251 <= SC_TDO_HYBRIDE_INTERNAL;
N_252 <= SC_TDO_HYBRIDE_INTERNAL_0;
N_253 <= SC_TDO_HYBRIDE_INTERNAL_1;
N_254 <= SC_TDO_HYBRIDE_INTERNAL_2;
N_255 <= SC_TDO_HYBRIDE_INTERNAL_3;
N_256 <= SC_TDO_HYBRIDE_INTERNAL_4;
N_257 <= SC_TDO_HYBRIDE_INTERNAL_5;
N_258 <= SC_TDO_HYBRIDE_INTERNAL_6;
N_259 <= SC_TDO_HYBRIDE_INTERNAL_7;
N_260 <= SC_TDO_HYBRIDE_INTERNAL_8;
N_261 <= SC_TDO_HYBRIDE_INTERNAL_9;
N_262 <= SC_TDO_HYBRIDE_INTERNAL_10;
N_263 <= SC_TDO_HYBRIDE_INTERNAL_11;
N_264 <= SC_TDO_HYBRIDE_INTERNAL_12;
N_265 <= SC_TDO_HYBRIDE_INTERNAL_13;
N_266 <= SC_TDO_HYBRIDE_INTERNAL_14;
N_267 <= USB_PRESENT_INTERNAL;
N_268 <= USB_READY_N_INTERNAL;
N_323 <= USB_READ_NZ;
N_270 <= USB_RX_EMPTY_INTERNAL;
N_271 <= USB_TX_FULL_INTERNAL;
N_324 <= USB_WRITEZ;
N_273 <= DEBUG_PRESENT_N_INTERNAL;
N_274 <= XTAL_EN_INTERNAL;
N_275 <= SC_SERDES_OU_CONNEC_INTERNAL;
N_276 <= FPGA_SERDES_OU_CONNEC_INTERNAL;
N_277 <= SPARE_SWITCH_INTERNAL;
N_325 <= DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(0);
N_326 <= DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(1);
N_327 <= DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(2);
N_328 <= DBG_LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGERZ(3);
N_329 <= DBG_LADDER_FPGA_SC_BYPASSZ;
LADDER_FPGA_ADC_SELECT_N_I_I <= not LADDER_FPGA_ADC_SELECT_N_I;
LEVEL_SHIFTER_DAC_LD_CS_N_I_I <= not LEVEL_SHIFTER_DAC_LD_CS_N_I;
TEST_16HYBRIDES_X_I <= not TEST_16HYBRIDES_X;
HOLDIN_ECHELLE_C_I <= not HOLDIN_ECHELLE_C;
LADDER_FPGA_RCLK_ECHELLE_I <= not LADDER_FPGA_RCLK_ECHELLE;
USB_READ_N_IN_I_I <= not USB_READ_N_IN_I;
LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I(0) <= not LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(0);
LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I(1) <= not LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(1);
LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I(2) <= not LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(2);
LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I_I(3) <= not LADDER_FPGA_ADC_BIT_COUNT_CS_INTEGER_I(3);
N_ADC_I(3) <= not N_ADC(3);
\ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I_I\ <= not \ACQUIRE_ADCS.LADDER_FPGA_FIFO8_TO_USB_INPUT_14_SN_M23_I\;
LADDER_FPGA_FIFO21_EMPTY_I <= not LADDER_FPGA_FIFO21_EMPTY;
UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0_I <= not UN1_LADDER_FPGA_EVENT_CONTROLLER_STATE_2_I_S_0;
clock80mhz_adc <= N_158_0;
roboclock_horloge40_phase(0) <= N_159_0;
roboclock_horloge40_phase(1) <= N_160_0;
roboclock_horloge40_phase(2) <= N_161_0;
roboclock_horloge40_phase(3) <= N_162_0;
roboclock_adc_phase(0) <= N_163_0;
roboclock_adc_phase(1) <= N_164_0;
roboclock_adc_phase(2) <= N_165_0;
roboclock_adc_phase(3) <= N_166_0;
roboclock_adc_phase(4) <= N_167_0;
roboclock_adc_phase(5) <= N_168_0;
roboclock_adc_phase(6) <= N_169_0;
roboclock_adc_phase(7) <= N_170_0;
adc_cs_n(0) <= N_171_0;
adc_cs_n(1) <= N_172_0;
adc_cs_n(2) <= N_173_0;
adc_cs_n(3) <= N_174_0;
adc_cs_n(4) <= N_175_0;
adc_cs_n(5) <= N_176_0;
adc_cs_n(6) <= N_177_0;
adc_cs_n(7) <= N_178_0;
level_shifter_dac_ld_cs_n <= N_179_0;
level_shifter_dac_sdi <= N_180_0;
level_shifter_dac_sck <= N_181_0;
pilotage_magnd_hybride(0) <= N_182_0;
pilotage_magnd_hybride(1) <= N_183_0;
pilotage_magnd_hybride(2) <= N_184_0;
pilotage_magnd_hybride(3) <= N_185_0;
pilotage_magnd_hybride(4) <= N_186_0;
pilotage_magnd_hybride(5) <= N_187_0;
pilotage_magnd_hybride(6) <= N_188_0;
pilotage_magnd_hybride(7) <= N_189_0;
pilotage_magnd_hybride(8) <= N_190_0;
pilotage_magnd_hybride(9) <= N_191_0;
pilotage_magnd_hybride(10) <= N_192_0;
pilotage_magnd_hybride(11) <= N_193_0;
pilotage_magnd_hybride(12) <= N_194_0;
pilotage_magnd_hybride(13) <= N_195_0;
pilotage_magnd_hybride(14) <= N_196_0;
pilotage_magnd_hybride(15) <= N_197_0;
pilotage_mvdd_hybride(0) <= N_198_0;
pilotage_mvdd_hybride(1) <= N_199_0;
pilotage_mvdd_hybride(2) <= N_200_0;
pilotage_mvdd_hybride(3) <= N_201_0;
pilotage_mvdd_hybride(4) <= N_202_0;
pilotage_mvdd_hybride(5) <= N_203_0;
pilotage_mvdd_hybride(6) <= N_204_0;
pilotage_mvdd_hybride(7) <= N_205_0;
pilotage_mvdd_hybride(8) <= N_206_0;
pilotage_mvdd_hybride(9) <= N_207_0;
pilotage_mvdd_hybride(10) <= N_208_0;
pilotage_mvdd_hybride(11) <= N_209_0;
pilotage_mvdd_hybride(12) <= N_210_0;
pilotage_mvdd_hybride(13) <= N_211_0;
pilotage_mvdd_hybride(14) <= N_212_0;
pilotage_mvdd_hybride(15) <= N_213_0;
ladder_to_rdo(0) <= N_214_0;
ladder_to_rdo(1) <= N_215_0;
ladder_to_rdo(2) <= N_216_0;
ladder_to_rdo(3) <= N_217_0;
ladder_to_rdo(4) <= N_218_0;
ladder_to_rdo(5) <= N_219_0;
ladder_to_rdo(6) <= N_220_0;
ladder_to_rdo(7) <= N_221_0;
ladder_to_rdo(8) <= N_222_0;
ladder_to_rdo(9) <= N_223_0;
ladder_to_rdo(10) <= N_224_0;
ladder_to_rdo(11) <= N_225_0;
ladder_to_rdo(12) <= N_226_0;
ladder_to_rdo(13) <= N_227_0;
ladder_to_rdo(14) <= N_228_0;
ladder_to_rdo(15) <= N_229_0;
ladder_to_rdo(16) <= N_230_0;
ladder_to_rdo(17) <= N_231_0;
ladder_to_rdo(18) <= N_232_0;
ladder_to_rdo(19) <= N_233_0;
ladder_to_rdo(20) <= N_234_0;
ladder_to_rdo(21) <= N_235_0;
ladder_fpga_sc_tdo <= N_236_0;
fibre_tx_disable <= N_237_0;
mux_ref_latchup(0) <= N_238_0;
mux_ref_latchup(1) <= N_239_0;
test_16hybrides <= N_240_0;
hold_16hybrides <= N_241_0;
ladder_fpga_rclk_16hybrides <= N_242_0;
tokenin_hybride(0) <= N_243_0;
tokenin_hybride(1) <= N_244_0;
tokenin_hybride(2) <= N_245_0;
tokenin_hybride(3) <= N_246_0;
tokenin_hybride(4) <= N_247_0;
tokenin_hybride(5) <= N_248_0;
tokenin_hybride(6) <= N_249_0;
tokenin_hybride(7) <= N_250_0;
tokenin_hybride(8) <= N_251_0;
tokenin_hybride(9) <= N_252_0;
tokenin_hybride(10) <= N_253_0;
tokenin_hybride(11) <= N_254_0;
tokenin_hybride(12) <= N_255_0;
tokenin_hybride(13) <= N_256_0;
tokenin_hybride(14) <= N_257_0;
tokenin_hybride(15) <= N_258_0;
sc_tck_hybride(0) <= N_259_0;
sc_tck_hybride(1) <= N_260_0;
sc_tck_hybride(2) <= N_261_0;
sc_tck_hybride(3) <= N_262_0;
sc_tck_hybride(4) <= N_263_0;
sc_tck_hybride(5) <= N_264_0;
sc_tck_hybride(6) <= N_265_0;
sc_tck_hybride(7) <= N_266_0;
sc_tck_hybride(8) <= N_267_0;
sc_tck_hybride(9) <= N_268_0;
sc_tck_hybride(10) <= N_269_0;
sc_tck_hybride(11) <= N_270_0;
sc_tck_hybride(12) <= N_271_0;
sc_tck_hybride(13) <= N_272_0;
sc_tck_hybride(14) <= N_273_0;
sc_tck_hybride(15) <= N_274_0;
sc_tms_hybride(0) <= N_275_0;
sc_tms_hybride(1) <= N_276_0;
sc_tms_hybride(2) <= N_277_0;
sc_tms_hybride(3) <= N_278_0;
sc_tms_hybride(4) <= N_279_0;
sc_tms_hybride(5) <= N_280_0;
sc_tms_hybride(6) <= N_281_0;
sc_tms_hybride(7) <= N_282_0;
sc_tms_hybride(8) <= N_283;
sc_tms_hybride(9) <= N_284;
sc_tms_hybride(10) <= N_285;
sc_tms_hybride(11) <= N_286;
sc_tms_hybride(12) <= N_287;
sc_tms_hybride(13) <= N_288;
sc_tms_hybride(14) <= N_289;
sc_tms_hybride(15) <= N_290;
sc_trstb_hybride(0) <= N_291;
sc_trstb_hybride(1) <= N_292;
sc_trstb_hybride(2) <= N_293;
sc_trstb_hybride(3) <= N_294;
sc_trstb_hybride(4) <= N_295;
sc_trstb_hybride(5) <= N_296;
sc_trstb_hybride(6) <= N_297;
sc_trstb_hybride(7) <= N_298;
sc_trstb_hybride(8) <= N_299;
sc_trstb_hybride(9) <= N_300;
sc_trstb_hybride(10) <= N_301;
sc_trstb_hybride(11) <= N_302;
sc_trstb_hybride(12) <= N_303;
sc_trstb_hybride(13) <= N_304;
sc_trstb_hybride(14) <= N_305;
sc_trstb_hybride(15) <= N_306;
sc_tdi_hybride(0) <= N_307;
sc_tdi_hybride(1) <= N_308;
sc_tdi_hybride(2) <= N_309;
sc_tdi_hybride(3) <= N_310;
sc_tdi_hybride(4) <= N_311;
sc_tdi_hybride(5) <= N_312;
sc_tdi_hybride(6) <= N_313;
sc_tdi_hybride(7) <= N_314;
sc_tdi_hybride(8) <= N_315;
sc_tdi_hybride(9) <= N_316;
sc_tdi_hybride(10) <= N_317;
sc_tdi_hybride(11) <= N_318;
sc_tdi_hybride(12) <= N_319;
sc_tdi_hybride(13) <= N_320;
sc_tdi_hybride(14) <= N_321;
sc_tdi_hybride(15) <= N_322;
usb_read_n <= N_323;
usb_write <= N_324;
dbg_ladder_fpga_adc_bit_count_cs_integer(0) <= N_325;
dbg_ladder_fpga_adc_bit_count_cs_integer(1) <= N_326;
dbg_ladder_fpga_adc_bit_count_cs_integer(2) <= N_327;
dbg_ladder_fpga_adc_bit_count_cs_integer(3) <= N_328;
dbg_ladder_fpga_sc_bypass <= N_329;
RESET_N_INTERNAL <= reset_n;
CARD_SER_NUM_INTERNAL <= card_ser_num(0);
CARD_SER_NUM_INTERNAL_0 <= card_ser_num(1);
CARD_SER_NUM_INTERNAL_1 <= card_ser_num(2);
CARD_SER_NUM_INTERNAL_2 <= card_ser_num(3);
CARD_SER_NUM_INTERNAL_3 <= card_ser_num(4);
CARD_SER_NUM_INTERNAL_4 <= card_ser_num(5);
CLOCK40MHZ_FPGA_INTERNAL <= clock40mhz_fpga;
CLOCK40MHZ_XTAL_INTERNAL <= clock40mhz_xtal;
DATA_SERIAL_INTERNAL <= data_serial(0);
DATA_SERIAL_INTERNAL_0 <= data_serial(1);
DATA_SERIAL_INTERNAL_1 <= data_serial(2);
DATA_SERIAL_INTERNAL_2 <= data_serial(3);
DATA_SERIAL_INTERNAL_3 <= data_serial(4);
DATA_SERIAL_INTERNAL_4 <= data_serial(5);
DATA_SERIAL_INTERNAL_5 <= data_serial(6);
DATA_SERIAL_INTERNAL_6 <= data_serial(7);
DATA_SERIAL_INTERNAL_7 <= data_serial(8);
DATA_SERIAL_INTERNAL_8 <= data_serial(9);
DATA_SERIAL_INTERNAL_9 <= data_serial(10);
DATA_SERIAL_INTERNAL_10 <= data_serial(11);
DATA_SERIAL_INTERNAL_11 <= data_serial(12);
DATA_SERIAL_INTERNAL_12 <= data_serial(13);
DATA_SERIAL_INTERNAL_13 <= data_serial(14);
DATA_SERIAL_INTERNAL_14 <= data_serial(15);
DES_LOCK_INTERNAL <= des_lock;
RDO_TO_LADDER_INTERNAL <= rdo_to_ladder(10);
RDO_TO_LADDER_INTERNAL_0 <= rdo_to_ladder(11);
RDO_TO_LADDER_INTERNAL_1 <= rdo_to_ladder(12);
RDO_TO_LADDER_INTERNAL_2 <= rdo_to_ladder(13);
RDO_TO_LADDER_INTERNAL_3 <= rdo_to_ladder(14);
RDO_TO_LADDER_INTERNAL_4 <= rdo_to_ladder(15);
RDO_TO_LADDER_INTERNAL_5 <= rdo_to_ladder(16);
RDO_TO_LADDER_INTERNAL_6 <= rdo_to_ladder(17);
RDO_TO_LADDER_INTERNAL_7 <= rdo_to_ladder(18);
RDO_TO_LADDER_INTERNAL_8 <= rdo_to_ladder(19);
RDO_TO_LADDER_INTERNAL_9 <= rdo_to_ladder(20);
LADDER_ADDR_INTERNAL <= ladder_addr(0);
LADDER_ADDR_INTERNAL_0 <= ladder_addr(1);
LADDER_ADDR_INTERNAL_1 <= ladder_addr(2);
TOKENIN_ECHELLE_INTERNAL <= tokenin_echelle;
TESTIN_ECHELLE_INTERNAL <= testin_echelle;
HOLDIN_ECHELLE_INTERNAL <= holdin_echelle;
LADDER_FPGA_SC_TCK_INTERNAL <= ladder_fpga_sc_tck;
LADDER_FPGA_SC_TMS_INTERNAL <= ladder_fpga_sc_tms;
LADDER_FPGA_SC_TRSTB_INTERNAL <= ladder_fpga_sc_trstb;
LADDER_FPGA_SC_TDI_INTERNAL <= ladder_fpga_sc_tdi;
DES_BIST_PASS_INTERNAL <= des_bist_pass;
FIBRE_MOD_ABSENT_INTERNAL <= fibre_mod_absent;
FIBRE_RX_LOSS_INTERNAL <= fibre_rx_loss;
FIBRE_TX_FAULT_INTERNAL <= fibre_tx_fault;
LATCHUP_HYBRIDE_INTERNAL <= latchup_hybride(0);
LATCHUP_HYBRIDE_INTERNAL_0 <= latchup_hybride(1);
LATCHUP_HYBRIDE_INTERNAL_1 <= latchup_hybride(2);
LATCHUP_HYBRIDE_INTERNAL_2 <= latchup_hybride(3);
LATCHUP_HYBRIDE_INTERNAL_3 <= latchup_hybride(4);
LATCHUP_HYBRIDE_INTERNAL_4 <= latchup_hybride(5);
LATCHUP_HYBRIDE_INTERNAL_5 <= latchup_hybride(6);
LATCHUP_HYBRIDE_INTERNAL_6 <= latchup_hybride(7);
LATCHUP_HYBRIDE_INTERNAL_7 <= latchup_hybride(8);
LATCHUP_HYBRIDE_INTERNAL_8 <= latchup_hybride(9);
LATCHUP_HYBRIDE_INTERNAL_9 <= latchup_hybride(10);
LATCHUP_HYBRIDE_INTERNAL_10 <= latchup_hybride(11);
LATCHUP_HYBRIDE_INTERNAL_11 <= latchup_hybride(12);
LATCHUP_HYBRIDE_INTERNAL_12 <= latchup_hybride(13);
LATCHUP_HYBRIDE_INTERNAL_13 <= latchup_hybride(14);
LATCHUP_HYBRIDE_INTERNAL_14 <= latchup_hybride(15);
TOKENOUT_HYBRIDE_INTERNAL <= tokenout_hybride(0);
TOKENOUT_HYBRIDE_INTERNAL_0 <= tokenout_hybride(1);
TOKENOUT_HYBRIDE_INTERNAL_1 <= tokenout_hybride(2);
TOKENOUT_HYBRIDE_INTERNAL_2 <= tokenout_hybride(3);
TOKENOUT_HYBRIDE_INTERNAL_3 <= tokenout_hybride(4);
TOKENOUT_HYBRIDE_INTERNAL_4 <= tokenout_hybride(5);
TOKENOUT_HYBRIDE_INTERNAL_5 <= tokenout_hybride(6);
TOKENOUT_HYBRIDE_INTERNAL_6 <= tokenout_hybride(7);
TOKENOUT_HYBRIDE_INTERNAL_7 <= tokenout_hybride(8);
TOKENOUT_HYBRIDE_INTERNAL_8 <= tokenout_hybride(9);
TOKENOUT_HYBRIDE_INTERNAL_9 <= tokenout_hybride(10);
TOKENOUT_HYBRIDE_INTERNAL_10 <= tokenout_hybride(11);
TOKENOUT_HYBRIDE_INTERNAL_11 <= tokenout_hybride(12);
TOKENOUT_HYBRIDE_INTERNAL_12 <= tokenout_hybride(13);
TOKENOUT_HYBRIDE_INTERNAL_13 <= tokenout_hybride(14);
TOKENOUT_HYBRIDE_INTERNAL_14 <= tokenout_hybride(15);
SC_TDO_HYBRIDE_INTERNAL <= sc_tdo_hybride(0);
SC_TDO_HYBRIDE_INTERNAL_0 <= sc_tdo_hybride(1);
SC_TDO_HYBRIDE_INTERNAL_1 <= sc_tdo_hybride(2);
SC_TDO_HYBRIDE_INTERNAL_2 <= sc_tdo_hybride(3);
SC_TDO_HYBRIDE_INTERNAL_3 <= sc_tdo_hybride(4);
SC_TDO_HYBRIDE_INTERNAL_4 <= sc_tdo_hybride(5);
SC_TDO_HYBRIDE_INTERNAL_5 <= sc_tdo_hybride(6);
SC_TDO_HYBRIDE_INTERNAL_6 <= sc_tdo_hybride(7);
SC_TDO_HYBRIDE_INTERNAL_7 <= sc_tdo_hybride(8);
SC_TDO_HYBRIDE_INTERNAL_8 <= sc_tdo_hybride(9);
SC_TDO_HYBRIDE_INTERNAL_9 <= sc_tdo_hybride(10);
SC_TDO_HYBRIDE_INTERNAL_10 <= sc_tdo_hybride(11);
SC_TDO_HYBRIDE_INTERNAL_11 <= sc_tdo_hybride(12);
SC_TDO_HYBRIDE_INTERNAL_12 <= sc_tdo_hybride(13);
SC_TDO_HYBRIDE_INTERNAL_13 <= sc_tdo_hybride(14);
SC_TDO_HYBRIDE_INTERNAL_14 <= sc_tdo_hybride(15);
USB_PRESENT_INTERNAL <= usb_present;
USB_READY_N_INTERNAL <= usb_ready_n;
USB_RX_EMPTY_INTERNAL <= usb_rx_empty;
USB_TX_FULL_INTERNAL <= usb_tx_full;
DEBUG_PRESENT_N_INTERNAL <= debug_present_n;
XTAL_EN_INTERNAL <= xtal_en;
SC_SERDES_OU_CONNEC_INTERNAL <= sc_serdes_ou_connec;
FPGA_SERDES_OU_CONNEC_INTERNAL <= fpga_serdes_ou_connec;
SPARE_SWITCH_INTERNAL <= spare_switch;
end beh;

