// Seed: 3756023765
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  assign id_0 = 1;
  logic id_2;
  logic id_3;
  type_6(
      id_1, id_0, 1, id_2, 1
  );
endmodule
