/**
 *  \file vpscore_captureapi.c
 *
 *  \brief This file implements core functions required by CAL. Primarily will
 *          be used by drivers.
 *
 *  TODO - The start / stop mechanism should be changed. Currently, we are
 *          relying on starting PPI for start / stop.
 *          In Start start PPI is not started already, start DMA write streams.
 *          In stop, stop just the DMA write. If the number of opens == 1
 *              then stop the PPI also. - Done
 *
 *          Handle error interrupt
 *
 *          When the last stream is stopped, ensure to turn OFF PPI
 *
 *          streamType - Supplied by apps, is not handled by APPs. This is
 *              required when meta data is to be received.
 */

/*
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 */
/*
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */

#include <stdint.h>
#include <stddef.h>
#include <common/stw_dataTypes.h>
#include <common/stw_types.h>
#include <common/bsp_types.h>
#include <common/trace.h>
#include <common/stw_config.h>
#include <common/bsp_utils.h>
#include <fvid2/fvid2_dataTypes.h>

#include <common/iem_evtmgr.h>
#include <common/irm_resrcMgr.h>
#include <common/vpscore.h>

#include <common/vps_common.h>

#include <isscore/vpscore_capture.h>
#include <isscore/src/vpscore_isppriv.h>
#include <isscore/src/vpscore_isscommon.h>

#include <hal/vpshal.h>
#include <hal/vpshal_iss.h>
#include <hal/vpshal_isscal.h>

/* ========================================================================== */
/*                           Constants                                        */
/* ========================================================================== */

/** \brief All sub modules of CAL */
#define CAL_ALL_SUB_MODULE  (VPS_ISS_CAPT_CAL_SUB_PPI_ID            | \
                             VPS_ISS_CAPT_CAL_SUB_PIX_EXTRACT_ID    | \
                             VPS_ISS_CAPT_CAL_SUB_DPCM_DEC_ID       | \
                             VPS_ISS_CAPT_CAL_SUB_DPCM_ENC_ID       | \
                             VPS_ISS_CAPT_CAL_SUB_PIX_PACK_ID       | \
                             VPS_ISS_CAPT_CAL_SUB_BYS_OUT_ID        | \
                             VPS_ISS_CAPT_CAL_SUB_BYS_IN_ID         | \
                             VPS_ISS_CAPT_CAL_SUB_VPORT_ID          | \
                             VPS_ISS_CAPT_CAL_SUB_DMA_RD_ID         | \
                             VPS_ISS_CAPT_CAL_SUB_DMA_WR_ID         | \
                             VPS_ISS_CAPT_CAL_SUB_CPORT_ID)

/* ========================================================================== */
/*                           Macros & Typedefs                                */
/* ========================================================================== */
/** \brief Its possible to get 2 interrupts,
                1 when when DMA writes first byte of a given frame
                other when DMA writes last byte of a given frame

            In cases where applications requires to be notified as soon as a
                frame is available, set this flag to TRUE.

            When disabled, after a given frame is captured, applications would
                not be notified until the start of next frame. Essentially the
                blanking interval.

            This is a per instance flag, either CAL operates with dual
                interrupt or single interrupt */
#define CAL_USE_DUAL_INTERRUPT      ((uint32_t)FALSE)

/** \brief When defined, application will have follow below steps to start
            1. Init, Create & set config
            2. Prime with 1 buffer for each stream
            3. Start
                - Driver will request new "empty" frame when required.
            When un defined
            1. Init, Create & set config
            2. Start
                - Driver will request new "empty" frame when required.
                - Note no priming is required.
            */
/* #define VPS_CAL_SEPERATE_API_FOR_PRIME */

/** \brief When this macro is defined,
            The core frames that is currently programmed and frame under
            reception, will be returned on stop.
            when undefined, the caller will have to explicitly keep track of
            frames in the core. Core will not return the same, when stopped.
            */
/* #define VPS_CAL_FLUSH_ON_STOP */

/** \brief Maximum virtual channel, used to log virtual channel errors */
#define CAL_MAX_VIRTUAL_CHAN        (0x4U)
/** \brief Poistion at which BYS_IN overflow error is logged */
#define CAL_BYS_IN_POSITION         (0x4U)
/* ========================================================================== */
/*                         Structure Declarations                             */
/* ========================================================================== */

/** \brief Possible streams mode with in CAL. A given stream could be
            1. written out by CAL
            2. processed but not written
            3. processed by ISP (an entity outside CAL)*/
typedef enum vpscoreissCaptStreamMode
{
    VCORE_CAL_STREAM_MODE_NONE = 0x0,
    /**< The stream is not destined to any. Invalid */
    VCORE_CAL_STREAM_MODE_CAL_WRITE = 0x1,
    /**< Is a valid stream within CAL, will be written by CAL to memory */
    VCORE_CAL_STREAM_MODE_CAL = 0x2,
    /**< Is a valid stream with CAL, but CAL will not write it to memory */
    VCORE_CAL_STREAM_MODE_ISP = 0x3,
    /**< Is a valid stream will be processed by ISP. No CAL operation required
            will be processed/written by ISP */
    VCORE_CAL_STREAM_MODE_MAX = 0x4,
    /**< Max stream, end marker */
    VCORE_CAL_STREAM_MODE_FORCE_INT = 0x7FFFFFFF
                                      /**< This will ensure enum is not packed,
                                          will always be contained in int */
} vpscoreissCaptStreamMode_t;

/* None */
/** \brief Capture Instance object */
typedef struct vpscoreissCaptInstObj
{
    uint32_t                 isInited;
    /**< Flag to specify if an instance is initialized */
    vpsissCaptInstId_t       instId;
    /**< Platform data */
    uint32_t                 useDmaEndIntr;
    /**< TRUE: Enables DMA Frame End Interrupt
     *   FALSE: No DMA Frame End Interrupt,
     *          all processing is done in DMA Frame Start interrupt */
    BspOsal_SemHandle        instLock;
    /**< Instance mutual exclusion */

    vcoreissCaptInitParams_t initPrms;
    /**< Init Parameters for post initialization references. */

    VpsHal_Handle            calHalHandle;
    /**< CAL hal handle */
    VpsHal_Handle            lvdsHalHandle;
    /**< CAL hal handle */
    isshalCalCfg_t           calCfg;
    /**< Current configuration, as supplied by driver / application. */
    isshalCalInstCfg_t       instCfg;
    /**< Current instance config */

    UInt32                   isStarted;
    /**< Flag to indicate if capture on this instance has started */
    UInt32                   numOpens;
    /**< Number of handles opened */
    VpsHal_Handle            otfRdCalHalHandle;
    /**< Used only in OTF capture mode.
        When GLBCE is used, we would require to do one-time initialization of
            GLBCE. We do so by reading a small dummy frame and routing it to
            GLBCE.
        For this we require operate CAL in read mode and hence this handle. */
    vpsissCalErrorCfg_t      errCfg;
    /**< Error configuration */
    void                    *emErrorHndl;
    /**< Event manager handle for CAL errors */
    uint32_t                 fifoOverFlow[CAL_MAX_VIRTUAL_CHAN + 1U];
    /**< The PPI FIFO overflowed, +1 for BYS_IN port */
    uint32_t                 eccCouldNotCorrect[CAL_MAX_VIRTUAL_CHAN + 1U];
    /**< There were more than 1 bit errors, could not be corrected */
    uint32_t                 crcMisMatch[CAL_MAX_VIRTUAL_CHAN + 1U];
    /**< CRC mismatch occurred, +1 for BYS_IN port  */
    uint32_t                 eccCorrected[CAL_MAX_VIRTUAL_CHAN + 1U];
    /**< 1 Bit ECC error was corrected, +1 for BYS_IN port  */
    uint32_t                 streamIdToVcMap[VPS_ISS_CAL_MAX_STREAMS];
    /**< Maps stream ID to virtual channel. Value 0x4 is used to indicate
            data is sourced from BYS_IN */
} vpscoreissCaptInstObj_t;

/** \brief Capture CAL handle object */
typedef struct vpscoreissCaptCalHndlObj
{
    UInt32                     isAllocated;
    /**< Flag to keep track if the handle object is allocated or not */
    vpscoreissCaptInstObj_t   *pInstObj;
    /**< Instance object */
    VpsCore_OpenPrms           openPrms;
    /**< Core Open Parameters containing callbacks
     *   for requesting a new frame and for submitting completed frame
     *   to the upper layer
     *   It also has callback to mark completion of the frame */
    UInt32                     numStreams;
    /**< Number of streams allocated */
    vpsissCaptureBlocks_t      allocatedRes[VPS_ISS_CAL_MAX_STREAMS];
    /**< Instances of resource allocated */

    void                      *emDmaStartHndl[VPS_ISS_CAL_MAX_STREAMS];
    /**< Event manager handle for DMA start */
    void                      *emDmaCmpltHndl[VPS_ISS_CAL_MAX_STREAMS];
    /**< Event manager handle for DMA completion */
    UInt32                     dmaStartEvent[VPS_ISS_CAL_MAX_STREAMS];
    /**< Events associated with this instance and streams that are active */
    UInt32                     eventToStreamIdMap[VPS_ISS_CAL_MAX_STREAMS];
    /**< Map between event to associated stream id */
    UInt32                     dmaCmpltEvent[VPS_ISS_CAL_MAX_STREAMS];
    /**< Events associated with this instance and streams that are active */

    UInt32                     bitsPerPix[VPS_ISS_CAL_MAX_STREAMS];
    /**< Actual bits per pixel required, computed from Fvid2_BitsPerPixel
     *      specified as part of setParams */

    UInt32                     fvid2DataType;
    /**< FVID2 dataType computed / owned by the core
     *   Unused currently - TBD: use in getParams */
    UInt32                     fvid2bpp;
    /**< FVID2 bpp computed / owned by the core
     *   Unused currently - TBD: use in getParams */
    isshalCalDmaVcCfg_t        calDmaVcCfg;
    /**< CAL configurations computed / owned by the core */

    isshalCalBufferAddr_t      bufCfg;
    /**< Buffer to be used to update HAL with new buffers */
    volatile VpsCore_Frame    *currBufs[VPS_ISS_CAL_MAX_STREAMS][2U];
    /**< Pointer to buffer that is currently owned by this core */
    volatile UInt32            curr[VPS_ISS_CAL_MAX_STREAMS];
    /**< Index indicating the buffer that's is currently being captured into */
    volatile UInt32            next[VPS_ISS_CAL_MAX_STREAMS];
    /**< Index indicating the next buffer that programmed to be received into */
    uint32_t                   firstDmaStartIntr[VPS_ISS_CAL_MAX_STREAMS];
    /**< Flag to indicate whether this is first DMA start Interrupt
     *   First DMA start interrupt should not mark frame as done as it is
     *   just started capturing. */
    vcoreissCaptOpenParams_t   coreOpenPrms;
    /**< Copy of the core open parameters, containing request frame
     *   and frame done callback. This will be used by the ISP layer */
    uint32_t                   bysOutCportId;
    /**< Cport id of the Bys output */
    uint32_t                   vportCportId;
    /**< Cport id of the Bys output */
    vcoreIspHandleObj_t       *ispPrms;
    /**< ISP parameters */
    isshallvdsrxConfig_t       lvdsPrms;
    /**< LVDS module Parameters */

    vpscoreissCaptStreamMode_t streamMode[VPS_ISS_CAL_MAX_STREAMS];
    /**< Each of stream could be processed by CAL or other entity. Each stream
            when created will be associated an entity that processes it. */
    vpsissCalOtfStreamMapCfg_t streamOtfMap;
    /**< Each of the ISP Stream ID is linked to capture stream ID via
            this variable.
            While starting / priming, capture would require to know the
            ISP Streams ID for a given capture stream ID.
            This variable, set up by application relates the same. */
} vpscoreissCaptCalHndlObj_t;

/* ========================================================================== */
/*                          Function Declarations                             */
/* ========================================================================== */

/**
 *  Below ifdef __cplusplus is added so that C++ build passes without
 *  typecasting. This is because the prototype is build as C type
 *  whereas this file is build as CPP file. Hence we get C++ build error.
 *  Also if typecasting is used, then we get MisraC error Rule 11.1.
 */
#ifdef __cplusplus
extern "C" {
#endif
/** \brief Function to get the core properties
 *
 *  \param instObj     Pointer to instance Object
 *  \param property    Pointer to property, out parameter
 *
 *  \return            return FVID2_SOK on success
 *                     error code on fail
 */
Int32 vcoreCaptGetProperty(VpsCore_Inst      instObj,
                           VpsCore_Property *property);

/** \brief Opens the Core, in turn, opens the required hals, sets the defaults
 *         parameters
 *
 *  \param inst        Pointer to instance id
 *  \param openPrms    Core open parameters containing get/put frame
 *                     function pointers
 *  \param coreOpenPrms Core Specific Open Parameter, contains list of
 *                     modules required for this instance
 *  \param coreRetPrms Returns Params
 *
 *  \return            Valid core handle on success
 *                     NULL on Failure
 */
VpsCore_Handle vcoreCaptOpen(VpsCore_Inst            inst,
                             const VpsCore_OpenPrms *openPrms,
                             const void             *coreOpenPrms,
                             void                   *coreReturnPrms);

/** \brief Closes the core
 *
 *  \param handle      core handle
 *
 *  \return            TRUE on success
 *                     FALSE on Failure
 */
int32_t vcoreCaptClose(VpsCore_Handle handle);

/** \brief Sets the parameters, used to enable specific streams,
 *         frame size, frame dataformat etc.
 *
 *  \param handle      core handle
 *  \param params      Pointer to the parameters
 *  \param argsNotUsed Return parameters
 *
 *  \return            TRUE on success
 *                     FALSE on Failure
 */
int32_t vcoreCaptSetParams(VpsCore_Handle handle,
                           const void    *params,
                           void          *argsNotUsed);

/** \brief Start the capture
 *
 *  \param handle      core handle
 *
 *  \return            TRUE on success
 *                     FALSE on Failure
 */
int32_t vcoreCaptStart(VpsCore_Handle handle);

/** \brief Stop the capture
 *
 *  \param handle      core handle
 *
 *  \return            TRUE on success
 *                     FALSE on Failure
 */
int32_t vcoreCaptStop(VpsCore_Handle handle);

/** \brief Configures the frame to be received. Should be called only once
 *          before CAL is started, should rely on requestFrame and frameComplete
 *          supplied during open.
 *
 *  \param handle                   Core handle
 *  \param frame                    Pointer to frame
 *  \param bypassLowLatencyCheck    Low latency check bypass/enable
 *
 *  \return            TRUE on success
 *                     FALSE on Failure
 */
Int32 vcoreCaptProgBuf(VpsCore_Handle handle,
                       VpsCore_Frame *frame,
                       UInt32         bypassLowLatencyCheck);

/** \brief Get the current parameters
 *
 *  \param handle      core handle
 *  \param params      Pointer to the parameters
 *
 *  \return            TRUE on success
 *                     FALSE on Failure
 */
int32_t vcoreCaptGetParams(VpsCore_Handle handle,
                           void          *params);

/**  \brief Function to process control commands
 *
 *  \param handle      core handle
 *  \param cmd         control command
 *  \param appArgs     Command specific arguments
 *  \param drvArgs     Extra arguments
 *
 *  \return            TRUE on success
 *                     FALSE on Failure
 */
int32_t vcoreCaptControl(VpsCore_Handle handle,
                         UInt32         cmd,
                         void          *appArgs,
                         void          *drvArgs);

/**  \brief Write DMA has started writing, called by event manager.
 *              This ISR would be called only in case CAL is writing to memory.
 *
 *  \param event       Arrays of events which occurred
 *  \param numEvents   number of valid entries in event
 *  \param arg         Not used
 *
 */
static void vcoreCaptDmaStartCb(const UInt32 *event,
                                UInt32        numEvents,
                                Ptr           arg);

/** \brief Write DMA has completed writing, called by event manager
 *              This ISR would be called only in case CAL is writing to memory.
 *
 *  \param event       Arrays of events which occurred
 *  \param numEvents   number of valid entries in event
 *  \param arg         Not used
 *
 */
static void vcoreCaptDmaCmpltCb(const UInt32 *event,
                                UInt32        numEvents,
                                Ptr           arg);

/** \brief Frame Done Processing - provide frame info and execute callback
 *  function
 */
static int32_t vcoreCaptFrameDoneProc(vpscoreissCaptCalHndlObj_t *pHndlObj,
                                      uint32_t                    streamId);

/** \brief Function to deallocate CAL sub modules
 *
 *  \param calId        CAL Id
 *  \param resDeAlloc   Pointers to array of size "cnt"
 *  \param cnt          Number of resources pointed by resDeAlloc
 *
 *  \return             FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptDeAllocCalRes(
    Irm_Modules_t         calId,
    vpsissCaptureBlocks_t resDeAlloc[
        VPS_ISS_CAL_MAX_STREAMS],
    UInt32                cnt);

/** \brief Function to allocate CAL handle and sub modules required. Also
 *          determines if a given stream is to be processed by CAL / Others
 *
 *  \param calId        CAL Id
 *  \param pInstObj     Pointer to instance
 *  \param pOpenParams  Application specified parameters
 *  \param pOpenRtnPrms Application specified return values
 *
 *  \return             FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptAllocCalRes(
    Irm_Modules_t                   calId,
    vpscoreissCaptCalHndlObj_t     *pHndlObj,
    const vcoreissCaptOpenParams_t *pOpenParams,
    vcoreissCaptOpenRetParams_t    *pOpenRtnPrms);

/** \brief Function to open all required HALs
 *
 *  \param calId        CAL Id
 *  \param pInstObj     Pointer to handle
 *
 *  \return            FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptOpenHals(Irm_Modules_t               calId,
                                 vpscoreissCaptCalHndlObj_t *pHndlObj);

/** \brief Function to close all required HALs
 *
 *  \param pInstObj     Pointer to instance object
 *
 *  \return            FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptCloseHals(vpscoreissCaptCalHndlObj_t *pHndlObj);

/** \brief Function to check if the config supplied is alright.
 *
 *  \param pHndl        Pointer to handle object
 *  \param pInstObj     Pointer to CAL configuration.
 *
 *  \return            FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptCheckCalCfg(const vpscoreissCaptCalHndlObj_t *pHndl,
                                    const isshalCalCfg_t             *pCalCfg);

/** \brief Function to prepare cal core config
 *
 *  \param pHndl        Pointer to handle object
 *  \param pInstObj     Pointer to CAL configuration.
 *
 *  \return            FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptMakeCalCoreCfg(vpscoreissCaptCalHndlObj_t *pHndl,
                                       isshalCalCfg_t             *pCalCfg);

/** \brief Function to associate allocated instances
 *
 *  \param pHndl        Pointer to handle object
 *  \param pInstObj     Pointer to CAL configuration.
 *
 *  \return            FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptDetermineInst(const vpscoreissCaptCalHndlObj_t *pHndl,
                                      isshalCalCfg_t                   *pCalCfg);

/** \brief Function to initialize the defaults
 *
 *  \param pCalCfg     Pointer to CAL config
 *  \param pCalCoreCfg Pointer to CAL core config / derived config
 *
 *  \return            FVID2_SOK on success, appropriate error code otherwise.
 */
static void vcoreCaptSetDefaultParams(isshalCalCfg_t      *pCalCfg,
                                      isshalCalDmaVcCfg_t *pCalCoreCfg);

/** \brief Function to VMUX for the LVDS input to CAL via BYS in
 *
 *  \param pInstObj Pointer to instance Object, used to identify CAL instance
 *
 *  \return         FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptLvdsSetVmux(const vpscoreissCaptInstObj_t *pInstObj);

/** \brief Allocates a handle object from pool of handle objects.
 *
 *  \param pInstObj Pointer to instance Object, used to identify CAL instance
 *
 *  \return         FVID2_SOK on success, appropriate error code otherwise.
 */
static vpscoreissCaptCalHndlObj_t *vcoreCaptAllocHndlObj(
    vpscoreissCaptInstObj_t *pInstObj);

/** \brief Registers interrupt handler for DMA writes and ISP writes
 *
 *  \param pInstObj Pointer to handle object, with valid IRQ no, and others
 *
 *  \return         FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptRegisterIsr(vpscoreissCaptCalHndlObj_t *pHndlObj);

/** \brief Sets up the Video Mux, ISP input is connected to VP port of CAL A,
  *         in case of OTF capture and CAL B VP port otherwise.
 *
 *  \param hObj     Pointer to handle object.
 *
 *  \return         FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptIspSetVmux(const vpscoreissCaptCalHndlObj_t *hObj,
                                   uint32_t                          flag);

/** \brief Validates open time configurations.
 *
 *  \param hObj     Pointer to handle object.
 *  \param openPrms Pointer to open parameters
 *
 *  \return         FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptCheckOpenParams(
    const vpscoreissCaptInstObj_t  *pInstObj,
    const vcoreissCaptOpenParams_t *pOpenParams);

/** \brief Function to check if given instance is LVDS instance or not
 *
 */
static inline Bool vcoreCaptIsOtfCapt(vpsissCaptInstId_t inst);

/** \brief Function to check if given instance is LVDS based capture or not
 *
 */
static inline Bool vcoreCaptIsLvdsCapt(vpsissCaptInstId_t      inst,
                                       vcoreissCaptInterface_t interf);

#ifdef VPS_CAL_INSERT_BLANKING_AT_VPORT_BYSOUT
/** \brief Function to check force blanking duration at VPORT and BYS Out.
 *
 */
static int32_t vcoreCaptConfigBlank(
    vpscoreissCaptInstObj_t    *pInstObj,
    vpscoreissCaptCalHndlObj_t *pHndlObj);
#endif /* VPS_CAL_INSERT_BLANKING_AT_VPORT_BYSOUT */

/** \brief For the very first time GLBCE requires to be initialized with a
 * dummy operation. This function is used to perform the same.
 *
 */
static Void vcoreCaptGlbceStartSequence(
    vpscoreissCaptInstObj_t    *pInstObj,
    vpscoreissCaptCalHndlObj_t *pHndlObj);

/** \brief Setup the video mux.
 *
 */
static int32_t vcoreIssSetVmuxGlbceOut(
    vpscoreissCaptInstObj_t    *pInstObj,
    vpscoreissCaptCalHndlObj_t *pHndlObj,
    uint32_t                    flag);

/**  \brief Checks if the specified CSI2 data formats is YUV420 variant
 *  This will be used to increase the line count in CAL configuration
 */
static inline int32_t vcoreCaptCsi2IsDataYuv420(UInt32 dataFmt);

/**
 *  \brief Checks if the specified CSI2 data formats is pixel data
 */
static inline int32_t vcoreCaptCsi2IsPixData(UInt32 dataFmt);

/**
 *  \brief Checks and applies the given config. Essentially converts the config
 *          specified via vpsissCalCfg_t to config based on isshalCalCfg_t
 */
static int32_t vcoreIssSetCalConfig(vpscoreissCaptCalHndlObj_t *pHndlObj,
                                    const vpsissCalCfg_t       *pCfg);

/**
 *  \brief Primes CAL module with 1 buffer and starts CAL based reception.
 */
static int32_t vcoreIssPrimeStartCal(vpscoreissCaptCalHndlObj_t *pHndlObj,
                                     void                       *argsNotUsed);
/**
 *  \brief Marks the streams that are not written by CAL.
 */
static int32_t vcoreIssSetStreamMap(vpscoreissCaptCalHndlObj_t       *pHndlObj,
                                    const vpsissCalOtfStreamMapCfg_t *pCfg);

/**  \brief Write DMA has started writing, called by event manager.
 *              This ISR would be called only in case CAL is writing to memory.
 *
 *  \param event       Arrays of events which occurred
 *  \param numEvents   number of valid entries in event
 *  \param arg         Not used
 *
 */
static void vcoreCaptErrCb(const UInt32 *event,
                           UInt32        numEvents,
                           Ptr           arg);
/** \brief Registers error interrupt handler
 *
 *  \param pInstObj Pointer to handle object
 *
 *  \return         FVID2_SOK on success, appropriate error code otherwise.
 */
static int32_t vcoreCaptRegisterErrorIsr(const vpscoreissCaptCalHndlObj_t
                                                                   *pHndlObj,
                                         const vpsissCalErrorCfg_t *pErrCfg);

#ifdef __cplusplus
}
#endif

/* ========================================================================== */
/*                            Global Variables                                */
/* ========================================================================== */

/** \brief Core handles */
static vpscoreissCaptCalHndlObj_t
    gCaptHndlObjs[VPS_ISS_CAPT_INST_MAX_ID][VCORE_ISS_CAPT_MAX_OPEN];

/** \brief Capture Instance object */
static vpscoreissCaptInstObj_t gCaptInstObjs[VPS_ISS_CAPT_INST_MAX_ID] =
{
    {(uint32_t) FALSE, /* We really require to set this to FALSE. */
     VPS_ISS_CAPT_INST_MAX_ID,
     (uint32_t) TRUE},
    {(uint32_t) FALSE, /* We really require to set this to FALSE. */
     VPS_ISS_CAPT_INST_MAX_ID,
     (uint32_t) TRUE},
    {(uint32_t) FALSE, /* We really require to set this to FALSE. */
     VPS_ISS_CAPT_INST_MAX_ID,
     (uint32_t) TRUE},
};

/* ========================================================================== */
/*                          Function Definitions                              */
/* ========================================================================== */

/** \brief Function to check if given instance is LVDS instance or not
 *
 */
static inline Bool vcoreCaptIsOtfCapt(vpsissCaptInstId_t inst)
{
    Bool otfCapt = FALSE;

    if((VPS_ISS_CAPT_CAL_A_CPI == inst) || (VPS_ISS_CAPT_CAL_A_OTF0_ID == inst))
    {
        otfCapt = TRUE;
    }
    return (otfCapt);
}

/** \brief Function to check if given instance is LVDS based capture or not
 *
 */
static inline Bool vcoreCaptIsLvdsCapt(vpsissCaptInstId_t      inst,
                                       vcoreissCaptInterface_t interf)
{
    Bool isLvdsCapt = FALSE;

    if(VPS_ISS_CAPT_CAL_A_CPI != inst)
    {
        if((VPSCORE_ISS_CAPT_IF_LVDS == interf) ||
           (VPSCORE_ISS_CAPT_IF_CPI == interf))
        {
            isLvdsCapt = TRUE;
        }
    }

    return (isLvdsCapt);
}

/** Initializes the data structures as per the init parameters,
 *  Also initializes the hal as per the driver instance
 */
int32_t VpsCore_issCaptInit(
    uint32_t                        numInst,
    const vcoreissCaptInitParams_t *initParams,
    Ptr                             arg)
{
    vpscoreissCaptInstObj_t          *pInstObj;
    const VpsLib_PlatformData        *platData;
    const vpshalissCalPlatformData_t *pCalPlatData;
    isshalCalInstParams_t            *pCalInstParams;
    int32_t          rtnVal = FVID2_SOK;
    UInt32           inst, i;
    Irm_InitParams_t irmInitParams;

    platData = NULL;

    /* Args check */
    if((NULL == initParams) || (VPS_ISS_CAPT_INST_MAX_ID < numInst))
    {
        rtnVal = FVID2_EBADARGS;
    }

    for(inst = 0x0U; inst < numInst; inst++)
    {
        pInstObj = NULL;

        /* Args check */
        if((FVID2_SOK == rtnVal) && (NULL == initParams->halPlatformData))
        {
            rtnVal = FVID2_EBADARGS;
        }

        if((FVID2_SOK == rtnVal) &&
           (initParams->instId >= VPS_ISS_CAPT_INST_MAX_ID))
        {
            rtnVal = FVID2_EBADARGS;
        }

        if(FVID2_SOK == rtnVal)
        {
            pInstObj = &gCaptInstObjs[initParams->instId];
            if(TRUE == pInstObj->isInited)
            {
                /* already initialized */
                pInstObj = NULL;
            }
            else
            {
                BspUtils_memset((Ptr)&gCaptInstObjs[initParams->instId], 0x0,
                                sizeof(vpscoreissCaptInstObj_t));
                /* Configure to use dual interrupt or single interrupt */
                gCaptInstObjs[initParams->instId].useDmaEndIntr =
                    CAL_USE_DUAL_INTERRUPT;
                gCaptInstObjs[initParams->instId].instId = initParams->instId;
            }
        }

        if((FVID2_SOK == rtnVal) && (NULL != pInstObj))
        {
            platData = initParams->halPlatformData;
            GT_assert(VpsIssCalCoreTrace, (NULL != platData));

/* MISRA.CAST.PTR_TO_INT
 * Rule 11.4: Cast between a pointer to object type and a different pointer to
 * object type
 * Name 'pCalPlatData'
 * KW State: Not A Problem -> Waiver -> Case by case
 * MISRAC_WAIVER:
 * Pointers to different layer's handles are stored as void*.
 */
            pCalPlatData = ((const vpshalissCalPlatformData_t *)
                            platData->calHal);
            GT_assert(VpsIssCalCoreTrace, (NULL != pCalPlatData));
            GT_assert(VpsIssCalCoreTrace, (NULL != pCalPlatData->calInstPrms));
            GT_assert(VpsIssCalCoreTrace,
                      (NULL != pCalPlatData->issCtrlInitPrms));

            pCalInstParams = pCalPlatData->calInstPrms;
            GT_assert(VpsIssCalCoreTrace, (NULL != pCalInstParams));
            pInstObj->instId = initParams->instId;

            /* For each instance,
             *  . initialize isscontrol
             *  . cal hal
             *  . copy the initparams
             *  . create instance lock */
            irmInitParams.numCalBlocks = pCalPlatData->numCalInst;
            irmInitParams.arg          = NULL;
            rtnVal = Irm_init(0x0, &irmInitParams);
            if(FVID2_SOK == rtnVal)
            {
                rtnVal = VpsHal_issctrlInit(pCalPlatData->issCtrlInitPrms,
                                            NULL);
            }

            if(FVID2_SOK == rtnVal)
            {
                rtnVal = VpsHal_isscalInit(pCalPlatData->numCalInst,
                                           pCalInstParams, NULL);
            }

            if(FVID2_SOK == rtnVal)
            {
                rtnVal = VpsHal_isslvdsrxInit(pCalPlatData->numLvdsInst,
                                              pCalPlatData->lvdsInstPrms,
                                              NULL);
            }

            if(FVID2_SOK == rtnVal)
            {
                if(TRUE == vcoreCaptIsOtfCapt(initParams->instId))
                {
                    rtnVal = vcoreIspInit(platData);
                }
            }

            if(FVID2_SOK == rtnVal)
            {
                rtnVal = FVID2_EALLOC;
                pInstObj->instLock = BspOsal_semCreate(1, TRUE);
                if(NULL != pInstObj->instLock)
                {
                    BspUtils_memcpy((Ptr) (&pInstObj->initPrms),
                                    (const void *) (initParams),
                                    sizeof(vcoreissCaptInitParams_t));
                    BspUtils_memset((Ptr)&gCaptHndlObjs[inst][0U], 0x0,
                                    (sizeof(vpscoreissCaptCalHndlObj_t) *
                                     VCORE_ISS_CAPT_MAX_OPEN));
                    for(i = 0U; i < VCORE_ISS_CAPT_MAX_OPEN; i++)
                    {
                        gCaptHndlObjs[inst][i].pInstObj = pInstObj;
                    }
                    pInstObj->isInited = (uint32_t)TRUE;
                    rtnVal = FVID2_SOK;
                }
            }
        }

/* MISRA.PTR.ARITH
 * Rule 17.1 17.4: Pointer is used in arithmetic or array index expression
 * Name 'initParams'
 * KW State: Ignore -> Waiver -> Case by case
 * MISRAC_WAIVER:
 * Pointer arithmetic is required for performance like auto increment in loop.
 * The harmful side effect of violating this rule (accessing outside valid
 *  memory) shall be checked by another code checker like klockwork
 */
        initParams++;
    }

    return (rtnVal);
}

/* Function to de-initialize all instances, it also de-initializes the hals */
int32_t VpsCore_issCaptDeInit(Ptr arg)
{
    int32_t rtnVal = FVID2_SOK;
    vpscoreissCaptInstObj_t     *pInstObj;
    UInt32  i;

    for(i = 0U; i < VPS_ISS_CAPT_INST_MAX_ID; i++)
    {
        pInstObj = &gCaptInstObjs[i];
        if(TRUE == pInstObj->isInited)
        {
            rtnVal = VpsHal_issctrlDeInit(NULL);
            GT_assert(VpsIssCalCoreTrace, (FVID2_SOK == rtnVal));

            rtnVal = VpsHal_isscalDeInit(NULL);
            GT_assert(VpsIssCalCoreTrace, (FVID2_SOK == rtnVal));

            rtnVal = VpsHal_isslvdsrxDeInit(NULL);
            GT_assert(VpsIssCalCoreTrace, (FVID2_SOK == rtnVal));

            BspOsal_semDelete(&pInstObj->instLock);

            if(TRUE == vcoreCaptIsOtfCapt(pInstObj->instId))
            {
                rtnVal = vcoreIspDeInit(NULL);
                GT_assert(VpsIssCalCoreTrace, (FVID2_SOK == rtnVal));
            }
        }
    }
    if(FVID2_SOK == rtnVal)
    {
        Irm_deInit();
    }

    return (rtnVal);
}

/* -------------------------------------------------------------------------- */
/*                 Internal Function Definitions                              */
/* -------------------------------------------------------------------------- */

/** API to return the property of the instance
 */
Int32 vcoreCaptGetProperty(VpsCore_Inst      instObj,
                           VpsCore_Property *property)
{
    Int32 retVal = BSP_EFAIL;
    if(NULL != property)
    {
        property->name = VPSCORE_CAPT_ISS;
        property->isDropDataSupport = FALSE;
        retVal = BSP_SOK;
    }
    return (retVal);
}

/** Returns the core operations
 */
const VpsCore_Ops *VpsCore_issCaptGetCoreOps(void)
{
    /** \brief Capture core function pointers. */
    static const VpsCore_Ops gCaptureCoreOps = {       \
        &vcoreCaptGetProperty,  /* Get property */     \
        &vcoreCaptOpen,         /* Open function */    \
        &vcoreCaptClose,        /* Close function */   \
        &vcoreCaptSetParams,    /* Set Params */       \
        NULL,                   /* Get Params */       \
        &vcoreCaptControl,      /* Control */          \
        &vcoreCaptStart,        /* Start Required */   \
        &vcoreCaptStop,         /* Stop Required */    \
        NULL,                   /* Process */          \
        &vcoreCaptProgBuf,      /* Core prog Buffer */ \
        NULL,                   /* putFrames */        \
        NULL,                   /* getFrames */        \
        NULL                    /* getErrorStat */     \
    };

    return (&gCaptureCoreOps);
}

/**
 *  A Valid pointer on success else a NULL pointer.
 */
VpsCore_Inst VpsCore_issCaptGetCoreInstObj(vpsissCaptInstId_t inst)
{
    VpsCore_Inst rtnVal = NULL;
    if(inst < VPS_ISS_CAPT_INST_FORCE_INT)
    {
        rtnVal = (VpsCore_Inst)&gCaptInstObjs[inst];
    }
    return (rtnVal);
}

/* MISRA.PPARAM.NEEDS.CONST
 * MISRAC_2004_Rule_16.7
 * Function parameter 'coreOpenPrms' is not declared as a pointer to const
 * KW State: Not A Problem -> Waiver -> Case by case
 * MISRAC_WAIVER:
 *  Klocwork is not able to analyse pointers which are declared as const and
 *  reporting this issue.This is a false positive.
 */

/** \brief Typedef for core open function pointer. */
VpsCore_Handle vcoreCaptOpen(VpsCore_Inst            inst,
                             const VpsCore_OpenPrms *openPrms,
                             const void             *coreOpenPrms,
                             void                   *coreReturnPrms)
{
    const vcoreissCaptOpenParams_t *pOpenParams;
    vpscoreissCaptInstObj_t        *pInstObj;
    vpscoreissCaptCalHndlObj_t     *pHndlObj;
    Int32         rtnVal;
    UInt32        i;
    uint32_t      stepStatus;
    Irm_Modules_t calId;

    /*  Steps
     *  . Args check
     *  . Config check
     *  . Acquire Instance lock
     *  . alloc Handle Object
     *  . alloc resource
     *  . open hals
     *  . Set Defaults
     *  . Register with event manager, for the frame start interrupt of
     *      DMA write.
     *  . set instance config, enable PPI & complex IO
     *  . Set Vmux settings for LVDS Rx Capture
     *  . Update status if all steps are successful.
     */

    /* Init */
    pHndlObj   = NULL;
    rtnVal     = FVID2_EBADARGS;
    stepStatus = 0x0U;

    /* .Args Check */
    if(NULL != inst)
    {
        rtnVal   = FVID2_SOK;
        pInstObj = (vpscoreissCaptInstObj_t *) inst;
        GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));

        if(((NULL == openPrms) || (NULL == coreOpenPrms)) ||
           ((NULL == coreReturnPrms) || (NULL == pInstObj)))
        {
            rtnVal = FVID2_EBADARGS;
        }

        /* .Config checks */
        if(FVID2_SOK == rtnVal)
        {
            if(FALSE == pInstObj->isInited)
            {
                rtnVal = FVID2_EUNSUPPORTED_OPS;
            }
            else if(TRUE == pInstObj->isStarted)
            {
                /* Should be the second check */
                rtnVal = FVID2_EDEVICE_INUSE;
            }
            else if(VCORE_ISS_CAPT_MAX_OPEN <= pInstObj->numOpens)
            {
                rtnVal = FVID2_EALLOC;
            }
            else
            {
/* MISRA.CAST.CONST
 * MISRAC_2004_Rule_11.8
 * Name 'pOpenParams'
 * Cast operation removes const or volatile modifier from a pointer or reference
 * KW State: Not A Problem -> Waiver -> Case by case
 * MISRAC_WAIVER:
 *  KW is reporting this issue for the above case which is not an issue.
 */
                pOpenParams = (const vcoreissCaptOpenParams_t *) coreOpenPrms;
                rtnVal      = vcoreCaptCheckOpenParams(pInstObj, pOpenParams);
            }
        }

        BspOsal_semWait(pInstObj->instLock, BSP_OSAL_WAIT_FOREVER);

        /* . Alloc handle Object */
        if((FVID2_SOK == rtnVal) &&
           (VPS_ISS_CAPT_INST_MAX_ID > pInstObj->instId))
        {
            pHndlObj = vcoreCaptAllocHndlObj(pInstObj);

            if(NULL != pHndlObj)
            {
                stepStatus |= 0x1U;
            }
            else
            {
                rtnVal = FVID2_EALLOC;
            }
        }
        else
        {
            if((FVID2_SOK == rtnVal) &&
               (VPS_ISS_CAPT_INST_MAX_ID <= pInstObj->instId))
            {
                rtnVal = FVID2_EBADARGS;
            }
        }

        /* . Alloc resources */
        if(FVID2_SOK == rtnVal)
        {
            /* Event group is DMA Write start CAL A */
            calId = IRM_MODULE_CAL_A;

            rtnVal = vcoreCaptAllocCalRes(
                calId,
                pHndlObj,
                pOpenParams,
                (vcoreissCaptOpenRetParams_t *) coreReturnPrms);

            if(FVID2_SOK == rtnVal)
            {
                stepStatus |= 0x2U;

                BspUtils_memcpy((Ptr) (&pHndlObj->openPrms),
                                (const void *) (openPrms),
                                sizeof(VpsCore_OpenPrms));
                BspUtils_memcpy((Ptr) (&pHndlObj->coreOpenPrms),
                                (const void *) (pOpenParams),
                                sizeof(vcoreissCaptOpenParams_t));
            }
            else
            {
                rtnVal = FVID2_EALLOC;
            }
        }

        /* . Open Required HALs */
        if((FVID2_SOK == rtnVal) && (0x0 == pInstObj->numOpens))
        {
            rtnVal = vcoreCaptOpenHals(calId, pHndlObj);
            if(FVID2_SOK == rtnVal)
            {
                stepStatus |= 0x4U;
            }
        }

        /* Set Defaults */
        if(FVID2_SOK == rtnVal)
        {
            if(0x0 == pInstObj->numOpens)
            {
                vcoreCaptSetDefaultParams(&pInstObj->calCfg,
                                          &pHndlObj->calDmaVcCfg);

                if(TRUE == vcoreCaptIsOtfCapt(pInstObj->instId))
                {
                    rtnVal = vcoreIspSetDefaultConfig(pHndlObj->ispPrms);
                }
            }
            else
            {
                vcoreCaptSetDefaultParams(NULL, &pHndlObj->calDmaVcCfg);
            }
        }

        /* . Register Event Handle */
        if(FVID2_SOK == rtnVal)
        {
            rtnVal = vcoreCaptRegisterIsr(pHndlObj);

            if(FVID2_SOK == rtnVal)
            {
                stepStatus |= 0x8U;
            }
        }

        /* . Configure Phy/Complex IO */
        if(FVID2_SOK == rtnVal)
        {
            /* Except for the LVDS parallel interface,
               Phy configuration is required for all instance */
            if(VPS_ISS_CAPT_CAL_A_CPI != pInstObj->instId)
            {
                /* Check if opening for the first time, if so set
                 * the instance cfg
                 * HAL TODO. Ensure to not update m2m instance config */
                if((FVID2_SOK == rtnVal) && (0x0 == pInstObj->numOpens))
                {
                    rtnVal = VpsHal_isscalControl(
                        pInstObj->calHalHandle,
                        VPS_HAL_ISS_IOCTL_CAL_GET_INSTANCECFG,
                        (Ptr) & pInstObj->instCfg, NULL);
                    if(FVID2_SOK == rtnVal)
                    {
                        pInstObj->instCfg.ppiCfg[0U].enable   = (uint32_t)TRUE;
                        pInstObj->instCfg.ppiCfg[0U].instance = 0x0;
                        if(TRUE == pOpenParams->isCmplxIoCfgValid)
                        {
                            /* Complex IO configuration is done in the HAL */
                            BspUtils_memcpy(
                                (Ptr) (&pInstObj->instCfg.cmplxIoCfg),
                                (const void *) (&pOpenParams->cmplxIoCfg),
                                (sizeof(vpsissCalCmplxIoCfg_t) *
                                 VPS_ISS_CAL_MAX_CMPLXIO_INST));
                        }
                        if(pInstObj->instCfg.csi2PhyClock !=
                           pOpenParams->csi2PhyClock)
                        {
                            pInstObj->instCfg.csi2PhyClock =
                                pOpenParams->csi2PhyClock;
                        }

                        rtnVal = VpsHal_isscalControl(
                            pInstObj->calHalHandle,
                            VPS_HAL_ISS_IOCTL_CAL_SET_INSTANCECFG,
                            (Ptr) & pInstObj->instCfg, NULL);
                    }
                }
            }
        }

        if(FVID2_SOK == rtnVal)
        {
            vcoreissCaptOpenRetParams_t *rtnPrms =
                (vcoreissCaptOpenRetParams_t *) coreReturnPrms;
            /* We have indeed opened for reception */
            pInstObj->numOpens++;

            /* Let the apps / driver know about allocated resources */
            rtnPrms->numStreamsAlloc = pOpenParams->numStreams;
            for(i = 0; i < pOpenParams->numStreams; i++)
            {
                pHndlObj->curr[i]          = 0U;
                pHndlObj->next[i]          = 1U;
                pHndlObj->currBufs[i][0x0] = NULL;
                pHndlObj->currBufs[i][0x1] = NULL;
                rtnPrms->cportIdAlloc[i]   = pHndlObj->allocatedRes[i].cport;
                if((VCORE_CAL_STREAM_MODE_CAL_WRITE ==
                    pHndlObj->streamMode[i]) ||
                   (VCORE_CAL_STREAM_MODE_ISP == pHndlObj->streamMode[i]))
                {
                    rtnPrms->isStreamOpt[i] = (uint32_t)FALSE;
                }
                else
                {
                    rtnPrms->isStreamOpt[i] = (uint32_t)TRUE;
                }
            }
            BspUtils_memset(
                (Ptr) &pHndlObj->streamOtfMap, (UInt8) 0xFF,
                (UInt32) sizeof(vpsissCalOtfStreamMapCfg_t));
            pHndlObj->streamOtfMap.numStream = 0U;
        }
        else
        {
            /* One of the Step is failed, so undo the changes and return
             * null handle */
            if(0x8U == (stepStatus & 0x8U))
            {
                for(i = 0; i < pOpenParams->numStreams; i++)
                {
                    if(0U != (pOpenParams->subModules[i] &
                              VPS_ISS_CAPT_CAL_SUB_DMA_WR_ID))
                    {
                        if(NULL != pHndlObj->emDmaStartHndl[i])
                        {
                            Vps_iemUnRegister(pHndlObj->emDmaStartHndl[i]);
                        }
                        if(NULL != pHndlObj->emDmaCmpltHndl[i])
                        {
                            Vps_iemUnRegister(pHndlObj->emDmaCmpltHndl[i]);
                        }
                    }
                }
            }

            if(0x4U == (stepStatus & 0x4U))
            {
                vcoreCaptCloseHals(pHndlObj);
            }

            if(0x2U == (stepStatus & 0x2U))
            {
                vcoreCaptDeAllocCalRes(
                    calId,
                    pHndlObj->allocatedRes,
                    pHndlObj->numStreams);
            }

            if(0x1U == (stepStatus & 0x1U))
            {
                pHndlObj->isAllocated = (uint32_t)FALSE;
                pHndlObj = NULL;
            }
        }

        BspOsal_semPost(pInstObj->instLock);
    }

    return ((VpsCore_Handle) pHndlObj);
}

int32_t vcoreCaptClose(VpsCore_Handle handle)
{
    vpscoreissCaptInstObj_t    *pInstObj;
    vpscoreissCaptCalHndlObj_t *pHndlObj;
    Irm_Modules_t calId;
    int32_t       rtnVal = FVID2_EBADARGS;
    uint32_t      strmId;
    /*  Steps
     *  . Args check
     *  . Acquire Instance lock
     *  . DeAlloc resources
     *      . Close HALs - relying on HAL to ensure stop has been called.
     *      . DeRegister with event manager
     *  . If its the last close, power down - done by closeHals
     */

    /* .Args Check */
    pHndlObj = (vpscoreissCaptCalHndlObj_t *) handle;
    if(NULL != pHndlObj)
    {
        rtnVal   = FVID2_SOK;
        pInstObj = pHndlObj->pInstObj;
        if(NULL != pInstObj)
        {
            if(TRUE == pInstObj->isStarted)
            {
                rtnVal = FVID2_EDEVICE_INUSE;
            }
            else if(0x0 != pInstObj->numOpens)
            {
                BspOsal_semWait(pInstObj->instLock, BSP_OSAL_WAIT_FOREVER);
            }
            else
            {
                /* Otherwise we can close it */
                rtnVal = FVID2_EBADARGS;
            }
        }
        else
        {
            rtnVal = FVID2_EBADARGS;
        }
    }

    if(FVID2_SOK == rtnVal)
    {
        if(FVID2_SOK == rtnVal)
        {
            /* Capture only through CAL A */
            calId  = IRM_MODULE_CAL_A;
            rtnVal = vcoreCaptDeAllocCalRes(
                calId,
                pHndlObj->allocatedRes,
                pHndlObj->numStreams);
        }

        if(FVID2_SOK == rtnVal)
        {
            for(strmId = 0; strmId < pHndlObj->numStreams; strmId++)
            {
                if(VCORE_CAL_STREAM_MODE_CAL_WRITE ==
                   pHndlObj->streamMode[strmId])
                {
                    if(NULL != pHndlObj->emDmaStartHndl[strmId])
                    {
                        rtnVal = Vps_iemUnRegister(
                            pHndlObj->emDmaStartHndl[strmId]);
                        GT_assert(VpsIssCalCoreTrace, (FVID2_SOK == rtnVal));
                    }

                    if(TRUE == pInstObj->useDmaEndIntr)
                    {
                        rtnVal = Vps_iemUnRegister(
                            pHndlObj->emDmaCmpltHndl[strmId]);
                        GT_assert(VpsIssCalCoreTrace, (FVID2_SOK == rtnVal));
                    }
                }
            }
        }

        if(((FVID2_SOK == rtnVal) && (1U == pInstObj->numOpens)) &&
           (NULL != pInstObj->emErrorHndl))
        {
            for(strmId = 0U; strmId <= CAL_MAX_VIRTUAL_CHAN; strmId++)
            {
                pInstObj->fifoOverFlow[strmId]       = 0U;
                pInstObj->eccCouldNotCorrect[strmId] = 0U;
                pInstObj->crcMisMatch[strmId]        = 0U;
                pInstObj->eccCorrected[strmId]       = 0U;
            }
            for(strmId = 0U; strmId < VPS_ISS_CAL_MAX_STREAMS; strmId++)
            {
                pInstObj->streamIdToVcMap[strmId] = 0U;
            }
            rtnVal = Vps_iemUnRegister(pInstObj->emErrorHndl);
            if(rtnVal == FVID2_SOK)
            {
                pInstObj->emErrorHndl = NULL;
            }
        }

        if(FVID2_SOK == rtnVal)
        {
            rtnVal = vcoreCaptCloseHals(pHndlObj);
        }

        if(FVID2_SOK == rtnVal)
        {
            pInstObj->numOpens--;
            pHndlObj->isAllocated = (uint32_t)FALSE;
        }
        BspOsal_semPost(pInstObj->instLock);
    }
    return (rtnVal);
}

/* Function to set the Params,
 * Sets the initial fixed parameters like path selection,
 * frame size, frame format etc */
/* MISRA.PPARAM.NEEDS.CONST
 * MISRAC_2004_Rule_16.7
 * Function parameter 'params' is not declared as a pointer to const
 * KW State: Not A Problem -> Waiver -> Case by case
 * MISRAC_WAIVER:
 *  Klocwork is not able to analyze pointers which are declared as const and
 *  reporting this issue.This is a false positive.
 */

int32_t vcoreCaptSetParams(VpsCore_Handle handle,
                           const void    *params,
                           void          *argsNotUsed)
{
    vpscoreissCaptCalHndlObj_t *pHndlObj;
    vpscoreissCaptInstObj_t    *pInstObj;
    int32_t rtnVal = FVID2_EBADARGS, i;

/* MISRA.CAST.CONST
 * MISRAC_2004_Rule_11.8
 * Name 'pCalCfg'
 * Cast operation removes const or volatile modifier from a pointer or reference
 * KW State: Not A Problem -> Waiver -> Case by case
 * MISRAC_WAIVER:
 *  KW is reporting this issue for the above case which is not an issue.
 */
    const isshalCalCfg_t       *pCalCfg = (const isshalCalCfg_t *) params;
    /*  . Validate the config
     *  . Compute / update the HAL specifics
     *  . Apply the config
     */

    pHndlObj = (vpscoreissCaptCalHndlObj_t *) handle;

    if((NULL != pCalCfg) && (NULL != pHndlObj))
    {
        pInstObj = pHndlObj->pInstObj;
        if(NULL != pInstObj)
        {
            rtnVal = FVID2_SOK;
            if(TRUE == pInstObj->isStarted)
            {
                rtnVal = FVID2_EDEVICE_INUSE;
                for(i = 0; i < pHndlObj->numStreams; i++)
                {
                    pHndlObj->firstDmaStartIntr[i] = (uint32_t)TRUE;
                }
            }
        }
    }

    if(FVID2_SOK == rtnVal)
    {
        rtnVal = vcoreCaptCheckCalCfg(pHndlObj, pCalCfg);
    }

    if(FVID2_SOK == rtnVal)
    {
        BspOsal_semWait(pInstObj->instLock, BSP_OSAL_WAIT_FOREVER);

        if(FVID2_SOK == rtnVal)
        {
            /* Compute the core config required */
            rtnVal = vcoreCaptMakeCalCoreCfg(pHndlObj,
                                             (isshalCalCfg_t *)pCalCfg);
        }

        if(FVID2_SOK == rtnVal)
        {
            /* Get the instance ID of sub-blocks used/required. */
            rtnVal = vcoreCaptDetermineInst(pHndlObj,
                                            (isshalCalCfg_t *)pCalCfg);
        }

        if((FVID2_SOK == rtnVal) &&
           (TRUE == vcoreCaptIsOtfCapt(pInstObj->instId)))
        {
            if(VPS_ISS_GLBCE_PATH_DISABLED !=
               (((vpsissIspParams_t *)pCalCfg->otfPrms)->glbcePath))
            {
                vcoreCaptGlbceStartSequence(pInstObj, pHndlObj);

                /* In case of CPI Based capture, ensure LVDS is connected
                    to CAL BYS In */
                if(VPSCORE_ISS_CAPT_IF_CPI == pHndlObj->coreOpenPrms.captIf)
                {
                    rtnVal = vcoreCaptLvdsSetVmux(pInstObj);
                }
            }
            if (FVID2_SOK == rtnVal)
            {
                rtnVal = vcoreIspSetParams(
                    pHndlObj->ispPrms,
                    (vpsissIspParams_t *)pCalCfg->otfPrms);
            }
        }

        /* Configure LVDS module */
        if((FVID2_SOK == rtnVal) && (TRUE == vcoreCaptIsLvdsCapt(
                                         pInstObj->instId,
                                         pHndlObj->coreOpenPrms.captIf)))
        {
            /* Set the Parameters for the Parallel input of LVDS module */
            if(VPSCORE_ISS_CAPT_IF_CPI == pHndlObj->coreOpenPrms.captIf)
            {
                BspUtils_memset(
                    (Ptr) &pHndlObj->lvdsPrms, 0x0,
                    (UInt32) sizeof(isshallvdsrxConfig_t));
                pHndlObj->lvdsPrms.inputCamId = ISSHAL_LVDSRX_INPUT_CAM_ID3;
                pHndlObj->lvdsPrms.opMode     = ISSHAL_LVDSRX_PARALLEL_DISC;
                pHndlObj->lvdsPrms.bpp        =
                    (Fvid2_BitsPerPixel)pCalCfg->streamFmt[0U].bpp;
                pHndlObj->lvdsPrms.frameWidth =
                    pCalCfg->streamFmt[0U].width;
                pHndlObj->lvdsPrms.frameHeight =
                    pCalCfg->streamFmt[0U].height;
                pHndlObj->lvdsPrms.maxWidth =
                    pCalCfg->streamFmt[0U].width;
                pHndlObj->lvdsPrms.enableMsbAlign      = (uint32_t)FALSE;
                pHndlObj->lvdsPrms.enableDataBigEndian = (uint32_t)FALSE;
                pHndlObj->lvdsPrms.enableSyncBigEndian = (uint32_t)FALSE;

                rtnVal = VpsHal_isslvdsrxSetConfig(
                    pInstObj->lvdsHalHandle,
                    &pHndlObj->lvdsPrms,
                    NULL);
            }
        }
        if(FVID2_SOK == rtnVal)
        {
            /* Apply the config,
             *  Applying configuration after glbce start up sequence since
             *  glbce start up sequence code reset bysout/in configuration */
            rtnVal = VpsHal_isscalControl(
                pInstObj->calHalHandle,
                VPS_HAL_ISS_IOCTL_CAL_SETCFG,
                (Ptr) pCalCfg, NULL);
        }

        if(FVID2_SOK == rtnVal)
        {
            BspUtils_memcpy(&pInstObj->calCfg, pCalCfg, sizeof(isshalCalCfg_t));
        }

        BspOsal_semPost(pInstObj->instLock);
    }

    return (rtnVal);
}

int32_t vcoreCaptStart(VpsCore_Handle handle)
{
    int32_t  rtnVal = FVID2_EBADARGS;
    uint32_t cookie;
    vpscoreissCaptCalHndlObj_t *pHndlObj;
    vpscoreissCaptInstObj_t    *pInstObj;

    pHndlObj = (vpscoreissCaptCalHndlObj_t *) handle;

    if(NULL != pHndlObj)
    {
        pInstObj = pHndlObj->pInstObj;
        if(NULL != pInstObj)
        {
            rtnVal = FVID2_SOK;

            if(TRUE == pInstObj->isStarted)
            {
                rtnVal = FVID2_EDEVICE_INUSE;
            }
        }
    }
    if((FVID2_SOK == rtnVal) && (FALSE == pInstObj->isStarted))
    {
        BspOsal_semWait(pInstObj->instLock, BSP_OSAL_WAIT_FOREVER);

        /* For otf capture, insert blanking in bysout and vport output */
#ifdef VPS_CAL_INSERT_BLANKING_AT_VPORT_BYSOUT
        if(TRUE == vcoreCaptIsOtfCapt(pInstObj->instId))
        {
            rtnVal = vcoreCaptConfigBlank(pInstObj, pHndlObj);
        }
#endif  /* VPS_CAL_INSERT_BLANKING_AT_VPORT_BYSOUT */

        rtnVal = vcoreIssPrimeStartCal(pHndlObj, NULL);
        if((TRUE == vcoreCaptIsOtfCapt(pInstObj->instId)) &&
           (FVID2_SOK == rtnVal))
        {
            rtnVal = vcoreIspStart(pHndlObj->ispPrms, NULL);
        }

        if((FVID2_SOK == rtnVal) &&
           (TRUE == vcoreCaptIsLvdsCapt(pInstObj->instId,
                                        pHndlObj->coreOpenPrms.captIf)))
        {
            /* Start LVDS Also */
            if(VPSCORE_ISS_CAPT_IF_CPI == pHndlObj->coreOpenPrms.captIf)
            {
                VpsHal_isslvdsrxStart(
                    pInstObj->lvdsHalHandle,
                    ISSHAL_ISS_PROC_MODE_FREE_RUN,
                    ISSHAL_LVDSRX_INPUT_CAM_ID3);
            }
        }

        if(FVID2_SOK == rtnVal)
        {
            cookie = BspOsal_disableInterrupt();
            pInstObj->isStarted = (uint32_t)TRUE;
            BspOsal_restoreInterrupt(cookie);
        }

        BspOsal_semPost(pInstObj->instLock);
    }

    return rtnVal;
}

int32_t vcoreCaptStop(VpsCore_Handle handle)
{
    int32_t  rtnVal = FVID2_EBADARGS;
    uint32_t cookie, i;
    vpscoreissCaptCalHndlObj_t *pHndlObj;
    vpscoreissCaptInstObj_t    *pInstObj;
    isshalCalDmaVcCfg_t        *pDmaVcCfg;

    pHndlObj = (vpscoreissCaptCalHndlObj_t *) handle;

    if(NULL != pHndlObj)
    {
        pInstObj = pHndlObj->pInstObj;
        if(NULL != pInstObj)
        {
            rtnVal = FVID2_SOK;
        }
    }

    if((FVID2_SOK == rtnVal) && (TRUE == pInstObj->isStarted))
    {
        cookie = BspOsal_disableInterrupt();
        for(i = 0; i < pHndlObj->numStreams; i++)
        {
            if(NULL != pHndlObj->emDmaStartHndl[i])
            {
                rtnVal = Vps_iemDisable(pHndlObj->emDmaStartHndl[i]);
            }

            if(TRUE == pInstObj->useDmaEndIntr)
            {
                rtnVal = Vps_iemDisable(pHndlObj->emDmaCmpltHndl[i]);
            }
        }
        BspOsal_restoreInterrupt(cookie);
    }

    if((FVID2_SOK == rtnVal) && (TRUE == pInstObj->isStarted))
    {
        pDmaVcCfg = &pHndlObj->calDmaVcCfg;
        GT_assert(VpsIssCalCoreTrace, (NULL != pDmaVcCfg));
        BspOsal_semWait(pInstObj->instLock, BSP_OSAL_WAIT_FOREVER);

        rtnVal = FVID2_EBADARGS;
        for(i = 0; i < pHndlObj->numStreams; i++)
        {
            if(VCORE_CAL_STREAM_MODE_CAL_WRITE == pHndlObj->streamMode[i])
            {
                rtnVal = FVID2_SOK;
                pDmaVcCfg->wrDmaCfg[i].mode = VPS_HAL_ISS_CAL_DMA_WR_DISABLED;
            }
        }
        if(FVID2_SOK == rtnVal)
        {
            rtnVal = VpsHal_isscalCaptureStop(pInstObj->calHalHandle,
                                              pDmaVcCfg);
        }
        else
        {
            rtnVal = FVID2_SOK;
        }

        if((FVID2_SOK == rtnVal) &&
           (TRUE == vcoreCaptIsLvdsCapt(pInstObj->instId,
                                        pHndlObj->coreOpenPrms.captIf)))
        {
            /* Stop LVDS Also */
            if(VPSCORE_ISS_CAPT_IF_CPI == pHndlObj->coreOpenPrms.captIf)
            {
                VpsHal_isslvdsrxStop(
                    pInstObj->lvdsHalHandle,
                    ISSHAL_LVDSRX_INPUT_CAM_ID3);
            }
        }

        if((FVID2_SOK == rtnVal) &&
           (TRUE == vcoreCaptIsOtfCapt(pInstObj->instId)))
        {
            rtnVal = vcoreIspStop(pHndlObj->ispPrms, NULL);
        }

        if(FVID2_SOK == rtnVal)
        {
            pInstObj->isStarted = (uint32_t)FALSE;
        }

        BspOsal_semPost(pInstObj->instLock);

#ifdef VPS_CAL_FLUSH_ON_STOP
        {
            uint32_t cookie, i, curr, next;
            volatile VpsCore_Frame *currBuf, *nextBuf;

            cookie = BspOsal_disableInterrupt();
            for(i = 0; i < pHndlObj->numStreams; i++)
            {
                pHndlObj->curr[i] = 0U;
                pHndlObj->next[i] = 1U;

                curr    = pHndlObj->curr[i];
                currBuf = pHndlObj->currBufs[i][curr];

                next    = pHndlObj->next[i];
                nextBuf = pHndlObj->currBufs[i][next];
                pHndlObj->currBufs[i][0x0] = NULL;
                pHndlObj->currBufs[i][0x1] = NULL;

                if((nextBuf != NULL) && (NULL != pHndlObj->openPrms.frmDoneCb))
                {
                    pHndlObj->openPrms.frmDoneCb(pHndlObj->openPrms.drvData,
                                                 (VpsCore_Frame *) nextBuf);
                }
                if((currBuf != NULL) && (NULL != pHndlObj->openPrms.frmDoneCb))
                {
                    pHndlObj->openPrms.frmDoneCb(pHndlObj->openPrms.drvData,
                                                 (VpsCore_Frame *) currBuf);
                }
            }
            BspOsal_restoreInterrupt(cookie);
        }
#endif  /* VPS_CAL_FLUSH_ON_STOP */
    }

    return rtnVal;
}

Int32 vcoreCaptProgBuf(VpsCore_Handle handle,
                       VpsCore_Frame *frame,
                       UInt32         bypassLowLatencyCheck)
{
    /* Condition before programming
     *  . Should not be running
     *  . Should not be called second time curr should be NULL*/
    int32_t rtnVal = FVID2_EBADARGS;
    vpscoreissCaptCalHndlObj_t  *pHndlObj;
    vpscoreissCaptInstObj_t     *pInstObj;
    isshalCalBufferAddr_t       *pBuf;
    UInt32  strmId, i;

    pHndlObj = (vpscoreissCaptCalHndlObj_t *) handle;

    if((NULL != pHndlObj) && (NULL != frame))
    {
        pInstObj = pHndlObj->pInstObj;
        if(NULL != pInstObj)
        {
            strmId = frame->streamId;
            if(strmId < VPS_ISS_CAL_MAX_STREAMS)
            {
                rtnVal = FVID2_SOK;
            }
        }
    }

    if((FVID2_SOK == rtnVal) && (TRUE != pInstObj->isStarted))
    {
        if(VCORE_CAL_STREAM_MODE_CAL_WRITE ==
           pHndlObj->streamMode[strmId])
        {
#ifdef VPS_CAL_SEPERATE_API_FOR_PRIME
            BspOsal_semWait(pInstObj->instLock, BSP_OSAL_WAIT_FOREVER);
#endif      /* VPS_CAL_SEPERATE_API_FOR_PRIME */

            if(NULL == pHndlObj->currBufs[frame->streamId]
               [pHndlObj->curr[frame->streamId]])
            {
                pBuf = &pHndlObj->bufCfg;
                pBuf->numBuff      = 0x1U;
                pBuf->cPortId[0U]  = pHndlObj->allocatedRes[strmId].cport;
                pBuf->wrDmaCtx[0U] = pHndlObj->allocatedRes[strmId].wrDma;
/* MISRA.CAST.PTR_TO_INT
 * Rule 11.3: Cast between a pointer and an integral type
 * Name 'buffAddr[0U] = (UInt32) newFrame->addr[0U][0U]'
 * KW State: Ignore -> Waiver -> Case by case
 * MISRAC_WAIVER:
 * Memory mapped registers and other hardware features access requires
 * typecasting of pointer to integer.  The address space is 32 bit and type
 * casting to integer will not result into any loss because of TI's compiler
 * treatment to integer.
 */
                pBuf->buffAddr[0U] = (UInt32) frame->addr[0U][0U];
                pBuf->pitch[0U]    =
                    pHndlObj->calDmaVcCfg.wrDmaCfg[strmId].format.pitch[0U];

                rtnVal = VpsHal_isscalControl(
                    pInstObj->calHalHandle,
                    VPS_HAL_ISS_IOCTL_CAL_UPDATE_BUFFERS,
                    (Ptr) pBuf,
                    NULL);
                if(FVID2_SOK == rtnVal)
                {
                    pHndlObj->currBufs[frame->streamId]
                    [pHndlObj->curr[frame->streamId]] = frame;
                }
            }
            else
            {
                rtnVal = FVID2_EBADARGS;
            }

#ifdef VPS_CAL_SEPERATE_API_FOR_PRIME
            BspOsal_semPost(pInstObj->instLock);
#endif      /* VPS_CAL_SEPERATE_API_FOR_PRIME */
        }
        else if(VCORE_CAL_STREAM_MODE_ISP ==
                pHndlObj->streamMode[strmId])
        {
            /* For the given capture stream ID, find the associated ISP stream
                ID */
            strmId = VPS_ISS_STREAM_ID_MAX;
            for(i = 0U; i < pHndlObj->streamOtfMap.numStream; i++)
            {
                if(frame->streamId == pHndlObj->streamOtfMap.captStreamId[i])
                {
                    strmId = pHndlObj->streamOtfMap.ispStreamId[i];
                    break;
                }
            }

            GT_assert(VpsIssCalCoreTrace, (strmId < VPS_ISS_STREAM_ID_MAX));
            /* this buffer is not for Cal Write dma */
            rtnVal = vcoreIspProgBuf(
                pHndlObj->ispPrms,
                strmId,
                frame);
        }
        else
        {
            rtnVal = FVID2_EBADARGS;
        }
    }
    return rtnVal;
}

/* Get current parameters, copies it from local object */
int32_t vcoreCaptGetParams(VpsCore_Handle handle,
                           void          *params)
{
    int32_t status = FVID2_SOK;
    /* TODO Do we really required this? */
    return (status);
}

/* Function to process control commands */
int32_t vcoreCaptControl(VpsCore_Handle handle,
                         UInt32         cmd,
                         void          *appArgs,
                         void          *drvArgs)
{
    int32_t retVal = FVID2_EBADARGS;
    vpscoreissCaptCalHndlObj_t *pHndlObj;
    vpscoreissCaptInstObj_t    *pInstObj;

    pHndlObj = (vpscoreissCaptCalHndlObj_t *) handle;

    if(NULL != pHndlObj)
    {
        pInstObj = pHndlObj->pInstObj;
        if(NULL != pInstObj)
        {
            retVal = FVID2_SOK;
        }
    }

    if(FVID2_SOK == retVal)
    {
        switch(cmd)
        {
            case VCORE_ISS_CAPT_CAL_SET_PARAMS:
                if(NULL != appArgs)
                {
                    /* No need to check if CAL is started or config is valid
                        or instance lock
                        The functions within below function will do so.
                        Rely on it */
                    retVal = vcoreIssSetCalConfig(
                        pHndlObj,
                        (const vpsissCalCfg_t *)
                        appArgs);
                }
                else
                {
                    retVal = FVID2_EBADARGS;
                }
                break;

            case VCORE_ISS_CAPT_CAL_SET_STREAMS_MAP:
                if(NULL != appArgs)
                {
                    retVal = vcoreIssSetStreamMap(
                        pHndlObj,
                        (const
                         vpsissCalOtfStreamMapCfg_t *)
                        appArgs);
                }
                else
                {
                    retVal = FVID2_EBADARGS;
                }
                break;

            case VCORE_ISS_CAPT_CAL_SET_ERR_PRMS:
                if(NULL != appArgs)
                {
                    retVal = vcoreCaptRegisterErrorIsr(
                        pHndlObj,
                        (const
                         vpsissCalErrorCfg_t *)
                        appArgs);
                }
                else
                {
                    retVal = FVID2_EBADARGS;
                }
                break;
            default:
                retVal = vcoreIspControl(
                    pHndlObj->ispPrms,
                    cmd,
                    appArgs,
                    drvArgs);
                break;
        }
    }

    return (retVal);
}

static void vcoreCaptDmaStartCb(const UInt32 *event,
                                UInt32        numEvents,
                                Ptr           arg)
{
    UInt32         i, eventNo, streamId, cookie;
    int32_t        rtnVal;
    VpsCore_Frame *newFrame;
    vpscoreissCaptInstObj_t    *pInstObj;
    vpscoreissCaptCalHndlObj_t *pHndlObj;

    rtnVal   = FVID2_EBADARGS;
    pHndlObj = (vpscoreissCaptCalHndlObj_t *) arg;

    if((NULL != pHndlObj) && (NULL != event))
    {
        pInstObj = pHndlObj->pInstObj;
        if(NULL != pInstObj)
        {
            rtnVal = FVID2_SOK;
        }
    }

    if(FVID2_SOK == rtnVal)
    {
        for(i = 0U; i < numEvents; i++)
        {
/* MISRA.PTR.ARITH
 * Rule 17.1 17.4: Pointer is used in arithmetic or array index expression
 * Name 'event'
 * KW State: Ignore -> Waiver -> Case by case
 * MISRAC_WAIVER:
 * Pointer arithmetic is required for performance like auto increment in loop.
 * The harmful side effect of violating this rule (accessing outside valid
 *  memory) shall be checked by another code checker like klockwork
 */
            eventNo = event[i];

            /* Translate event number to stream ID */
            if((IEM_CAL_EVENT_WDMA_START0 <= eventNo) &&
               (eventNo <= IEM_CAL_EVENT_WDMA_START7))
            {
                eventNo -= IEM_CAL_EVENT_WDMA_START0;
                streamId = pHndlObj->eventToStreamIdMap[eventNo];
            }
            else
            {
                rtnVal   = FVID2_EBADARGS;
                streamId = 0U;
            }

            if((streamId < VPS_ISS_CAL_MAX_STREAMS) && (FVID2_SOK == rtnVal))
            {
                if(VCORE_CAL_STREAM_MODE_CAL_WRITE !=
                   pHndlObj->streamMode[streamId])
                {
                    /* If CAL is not writing, we do not expect start of frame
                        interrupt at all */
                    GT_assert(VpsIssCalCoreTrace, FALSE);
                }
            }
            else
            {
                rtnVal = FVID2_EBADARGS;
            }

            if((FALSE == pInstObj->useDmaEndIntr) && (FVID2_SOK == rtnVal))
            {
                if((FALSE == pHndlObj->firstDmaStartIntr[streamId]) &&
                   (NULL != pHndlObj->openPrms.frmDoneCb) &&
                   (FVID2_SOK == rtnVal))
                {
                    rtnVal = vcoreCaptFrameDoneProc(pHndlObj, streamId);
                }
            }

            if((NULL != pHndlObj->openPrms.reqFrmCb) &&
               (FVID2_SOK == rtnVal))
            {
                newFrame = pHndlObj->openPrms.reqFrmCb(
                    pHndlObj->openPrms.drvData,
                    streamId, 0x0);
                if(NULL != newFrame)
                {
                    /* Program the frame for reception */
                    pHndlObj->bufCfg.numBuff     = 0x1U;
                    pHndlObj->bufCfg.cPortId[0U] =
                        pHndlObj->allocatedRes[streamId].cport;
                    pHndlObj->bufCfg.wrDmaCtx[0U] =
                        pHndlObj->allocatedRes[streamId].wrDma;
/* MISRA.CAST.PTR_TO_INT
 * Rule 11.3: Cast between a pointer and an integral type
 * Name 'buffAddr[0U] = (UInt32) newFrame->addr[0U][0U]'
 * KW State: Ignore -> Waiver -> Case by case
 * MISRAC_WAIVER:
 * Memory mapped registers and other hardware features access requires
 * typecasting of pointer to integer.  The address space is 32 bit and type
 * casting to integer will not result into any loss because of TI's compiler
 * treatment to integer.
 */
                    pHndlObj->bufCfg.buffAddr[0U] =
                        (UInt32) newFrame->addr[0U][0U];
                    pHndlObj->bufCfg.pitch[0U] =
                        pHndlObj->calDmaVcCfg.wrDmaCfg[streamId].format.pitch
                        [0U];

                    rtnVal = VpsHal_isscalControl(
                        pInstObj->calHalHandle,
                        VPS_HAL_ISS_IOCTL_CAL_UPDATE_BUFFERS,
                        (Ptr) & pHndlObj->bufCfg,
                        NULL);
                    cookie = BspOsal_disableInterrupt();
                    pHndlObj->currBufs[streamId]
                    [pHndlObj->next[streamId]] = newFrame;
                    BspOsal_restoreInterrupt(cookie);
                }
                else
                {
                    /* The driver should ensure that this condition
                     *  should not occur. */
                    GT_assert(VpsIssCalCoreTrace, FALSE);
                }
            }

            if(FVID2_SOK == rtnVal)
            {
                pHndlObj->firstDmaStartIntr[streamId] = (uint32_t)FALSE;
            }
        }
    }
}

static void vcoreCaptDmaCmpltCb(const UInt32 *event,
                                UInt32        numEvents,
                                Ptr           arg)
{
    UInt32  i, eventNo, streamId;
    int32_t rtnVal;
    vpscoreissCaptInstObj_t    *pInstObj;
    vpscoreissCaptCalHndlObj_t *pHndlObj;

    rtnVal   = FVID2_EBADARGS;
    pHndlObj = (vpscoreissCaptCalHndlObj_t *) arg;

    if((NULL != pHndlObj) && (NULL != event))
    {
        pInstObj = pHndlObj->pInstObj;
        if(NULL != pInstObj)
        {
            rtnVal = FVID2_SOK;
        }
    }

    if(FVID2_SOK == rtnVal)
    {
        if(FALSE == pInstObj->useDmaEndIntr)
        {
            /* Should not Come in this case */
            GT_assert(VpsIssCalCoreTrace, FALSE);
        }
    }

    if(FVID2_SOK == rtnVal)
    {
        for(i = 0U; i < numEvents; i++)
        {
/* MISRA.PTR.ARITH
 * Rule 17.1 17.4: Pointer is used in arithmetic or array index expression
 * Name 'event'
 * KW State: Ignore -> Waiver -> Case by case
 * MISRAC_WAIVER:
 * Pointer arithmetic is required for performance like auto increment in loop.
 * The harmful side effect of violating this rule (accessing outside valid
 *  memory) shall be checked by another code checker like klockwork
 */
            eventNo = event[i];

            /* Translate event number to stream ID */
            if((IEM_CAL_EVENT_WDMA_END0 <= eventNo) &&
               (eventNo <= IEM_CAL_EVENT_WDMA_END7))
            {
                eventNo -= IEM_CAL_EVENT_WDMA_END0;
                streamId = pHndlObj->eventToStreamIdMap[eventNo];
            }
            else
            {
                rtnVal   = FVID2_EBADARGS;
                streamId = 0U;
            }

            if((streamId < VPS_ISS_CAL_MAX_STREAMS) && (FVID2_SOK == rtnVal))
            {
                if(VCORE_CAL_STREAM_MODE_CAL_WRITE !=
                   pHndlObj->streamMode[streamId])
                {
                    /* If CAL is not writing, we do not expect enf of frame
                        interrupt at all */
                    GT_assert(VpsIssCalCoreTrace, FALSE);
                }
            }
            else
            {
                rtnVal = FVID2_EBADARGS;
            }

            if((NULL != pHndlObj->openPrms.frmDoneCb) &&
               (FVID2_SOK == rtnVal))
            {
                rtnVal = vcoreCaptFrameDoneProc(pHndlObj, streamId);
            }
        }
    }
}

static int32_t vcoreCaptFrameDoneProc(vpscoreissCaptCalHndlObj_t *pHndlObj,
                                      uint32_t                    streamId)
{
    uint32_t cookie, tmpVal, frmStatus, vc;
    volatile VpsCore_Frame  *tmpBuf;
    vpscoreissCaptInstObj_t *pInstObj = NULL;

    cookie    = BspOsal_disableInterrupt();
    frmStatus = FVID2_FRAME_STATUS_COMPLETED;
    tmpBuf    = pHndlObj->currBufs[streamId][pHndlObj->curr[streamId]];
    tmpVal    = pHndlObj->curr[streamId];
    pHndlObj->currBufs[streamId][pHndlObj->curr[streamId]] = NULL;
    pHndlObj->curr[streamId] = pHndlObj->next[streamId];
    pHndlObj->next[streamId] = tmpVal;
    pInstObj = pHndlObj->pInstObj;
    vc       = pInstObj->streamIdToVcMap[streamId];
    /* Update error status if any */
    if(CAL_BYS_IN_POSITION >= vc)
    {
        tmpVal = pInstObj->fifoOverFlow[vc] | pInstObj->eccCouldNotCorrect[vc]
                 | pInstObj->crcMisMatch[vc] | pInstObj->eccCorrected[vc];

        if((uint32_t) FALSE != tmpVal)
        {
            if((uint32_t) TRUE == pInstObj->fifoOverFlow[vc])
            {
                frmStatus = FVID2_FRAME_STATUS_OVERFLOW;
            }
            else if((uint32_t) TRUE == pInstObj->eccCouldNotCorrect[vc])
            {
                frmStatus = FVID2_FRAME_STATUS_ECC_ERROR;
            }
            else if((uint32_t) TRUE == pInstObj->crcMisMatch[vc])
            {
                frmStatus = FVID2_FRAME_STATUS_CRC_ERROR;
            }
            else if((uint32_t) TRUE == pInstObj->eccCorrected[vc])
            {
                frmStatus = FVID2_FRAME_STATUS_ECC_CORRECTED;
            }
            else
            {
                frmStatus = FVID2_FRAME_STATUS_OVERFLOW;
            }
        }
    }

    tmpBuf->status = frmStatus;
    BspOsal_restoreInterrupt(cookie);
    pHndlObj->openPrms.frmDoneCb(pHndlObj->openPrms.drvData,
                                 (VpsCore_Frame *) tmpBuf);
    return BSP_SOK;
}

static int32_t vcoreCaptDeAllocCalRes(
    Irm_Modules_t         calId,
    vpsissCaptureBlocks_t resDeAlloc[
        VPS_ISS_CAL_MAX_STREAMS],
    UInt32                cnt)
{
    UInt32  i;
    int32_t rtnVal = FVID2_EBADARGS;
    for(i = 0U; i < cnt; i++)
    {
        if(i >= VPS_ISS_CAL_MAX_STREAMS)
        {
            rtnVal = FVID2_EBADARGS;
            break;
        }
        rtnVal = Irm_releaseResource(0x0U, calId, &resDeAlloc[i]);
        GT_assert(VpsIssCalCoreTrace, (FVID2_SOK == rtnVal));
    }

    return (rtnVal);
}

static int32_t vcoreCaptAllocCalRes(
    Irm_Modules_t                   calId,
    vpscoreissCaptCalHndlObj_t     *pHndlObj,
    const vcoreissCaptOpenParams_t *pOpenParams,
    vcoreissCaptOpenRetParams_t    *pOpenRtnPrms)
{
    UInt32 i, j;
    Int32  rtnVal = FVID2_SOK;
    vpscoreissCaptInstObj_t *pInstObj;
    vpsissL3Initiator_t      initiator;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndlObj));
    pInstObj = pHndlObj->pInstObj;
    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));

    /* The ISR determines establishes the relation between stream id and event
     *  using a look up table.
     *  This implementation assume that there are equal number of DMA start &
     *  end events. Starting from 0 + offset.
     *  Where offset could vary for start & end events.
     *  If any of the above conditions is not met, the event handling in the
     *  ISR requires an update
     *  i.e. (IEM_CAL_EVENT_WDMA_START7 - IEM_CAL_EVENT_WDMA_START0) ==
     *  (IEM_CAL_EVENT_WDMA_END7 - IEM_CAL_EVENT_WDMA_END0)
     */

    /* TODO: Separate allocator for vport based capture and isp resources,
     *       Brijesh */
    for(i = 0U; ((i < pOpenParams->numStreams) && (FVID2_SOK == rtnVal));
        i++)
    {
        /*
            1. Assume this stream is not to be processed by CAL.
            2. Will be processed by CAL, if one of subModules is used
            3. Will be written out by CAL, if WR DMA module is used for this
                stream. As streams cannot be replicated with in CAL, the above
                conditions ensure correct mode of stream */
        pHndlObj->streamMode[i] = VCORE_CAL_STREAM_MODE_ISP;
        if(0x0 != pOpenParams->subModules[i])
        {
            rtnVal = Irm_allocResource(0x0, calId, pOpenParams->subModules[i],
                                       &pHndlObj->allocatedRes[i], (UInt32)
                                       (
                                           IRM_CAL_ALLOC_POLICY_CPORTID_0_LEAST_PREFFERED
                                           |
                                           IRM_CAL_ALLOC_POLICY_WRDMA_0_LEAST_PREFFERED));

            /* Check this only if Write DMA resource is requested */
            if(FVID2_SOK == rtnVal)
            {
                pHndlObj->streamMode[i] = VCORE_CAL_STREAM_MODE_CAL;

                if(0U != (pOpenParams->subModules[i] &
                          VPS_ISS_CAPT_CAL_SUB_DMA_WR_ID))
                {
                    pHndlObj->streamMode[i] = VCORE_CAL_STREAM_MODE_CAL_WRITE;
                    j = pHndlObj->allocatedRes[i].wrDma;
                    if(j <=
                       (IEM_CAL_EVENT_WDMA_START7 - IEM_CAL_EVENT_WDMA_START0))
                    {
                        /* The DMA channel number is between 0U & 7.
                         * Anything else requires update! */
                        pHndlObj->dmaStartEvent[i] = j +
                                                     IEM_CAL_EVENT_WDMA_START0;
                        pHndlObj->eventToStreamIdMap[j] = i;
                    }
                    else
                    {
                        /* ?? Resource manager allocated in valid DMA context*/
                        GT_assert(VpsIssCalCoreTrace, (FALSE));
                    }
                    /* Might seem redundant check, but required if the events
                     *  position is changed, this would require update! */
                    if(j <= (IEM_CAL_EVENT_WDMA_END7 - IEM_CAL_EVENT_WDMA_END0))
                    {
                        pHndlObj->dmaCmpltEvent[i] =
                            j + IEM_CAL_EVENT_WDMA_END0;
                    }
                    else
                    {
                        /* ?? Resource manager allocated in valid DMA context*/
                        GT_assert(VpsIssCalCoreTrace, (FALSE));
                    }
                }
            }
            else
            {
                pOpenRtnPrms->streamAllocError = i;
                rtnVal = vcoreCaptDeAllocCalRes(
                    calId,
                    &pHndlObj->allocatedRes[0U],
                    i);
                GT_assert(VpsIssCalCoreTrace, (FVID2_SOK != rtnVal));
            }
        }
    }

    /* All real time traffic, data from sensor to memory / ISP should be on the
        real time port (highest priority among other ISS traffic @ L3.

        When in OTF mode - Application will have to explicitly call an IOCTL
            to configure the priority. */
    for(i = 0U; ((i < pOpenParams->numStreams) && (FVID2_SOK == rtnVal));
        i++)
    {
        if(VCORE_CAL_STREAM_MODE_CAL_WRITE == pHndlObj->streamMode[i])
        {
            initiator = VPS_ISS_INIT_CAL_A_CPORT_X;
            if(IRM_MODULE_CAL_B == calId)
            {
                initiator = VPS_ISS_INIT_CAL_B_CPORT_X;
            }
            rtnVal = VpsHal_issSetInitiatorPriority(
                initiator,
                VPS_ISS_L3_ROUTING_OCPM1,
                pHndlObj->allocatedRes[i].
                cport);
        }
    }

    if(FVID2_SOK == rtnVal)
    {
        pHndlObj->numStreams    = pOpenParams->numStreams;
        pHndlObj->bysOutCportId = VPS_ISS_CAPT_MOD_MAX_ID;
        pHndlObj->vportCportId  = VPS_ISS_CAPT_MOD_MAX_ID;

        /* Store the cport ids for the bys out and vport output ports */
        for(i = 0U; i < pOpenParams->numStreams; i++)
        {
            if(0U != (pOpenParams->subModules[i] &
                      VPS_ISS_CAPT_CAL_SUB_BYS_OUT_ID))
            {
                pHndlObj->bysOutCportId = pHndlObj->allocatedRes[i].cport;
            }
            if(0U != (pOpenParams->subModules[i] &
                      VPS_ISS_CAPT_CAL_SUB_VPORT_ID))
            {
                pHndlObj->vportCportId = pHndlObj->allocatedRes[i].cport;
            }
        }
    }

    return (rtnVal);
}

static int32_t vcoreCaptOpenHals(Irm_Modules_t               calId,
                                 vpscoreissCaptCalHndlObj_t *pHndlObj)
{
    int32_t  rtnVal = FVID2_SOK;
    uint32_t halCalId;
    isshalCalOpenParams_t     openParms;
    isshallvdsrxOpenParams_t  lvdsOpenPrms;
    vpscoreissCaptInstObj_t  *pInstObj;
    vcoreissCaptOpenParams_t *openPrms;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndlObj));
    pInstObj = pHndlObj->pInstObj;
    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));

    rtnVal = VpsHal_issPowerCtrl(
        (isshalSubModules_t) pInstObj->initPrms.subModules,
        TRUE);

    if((FVID2_SOK == rtnVal) &&
       (VPS_ISS_CAPT_CAL_A_CPI != pInstObj->instId))
    {
        /* CAL A by default */
        halCalId = 0;
        if(IRM_MODULE_CAL_B == calId)
        {
            halCalId = 1U;
        }

        openParms.instId = halCalId;
        openParms.mode   = VPS_HAL_ISS_CAL_MODE_CAPTURE;

        pInstObj->calHalHandle = VpsHal_isscalOpen(&openParms, NULL);
        if(NULL != pInstObj->calHalHandle)
        {
            rtnVal = FVID2_SOK;
        }
        else
        {
            GT_assert(VpsIssCalCoreTrace, (FALSE));
            rtnVal = FVID2_EALLOC;
        }
        if(TRUE == vcoreCaptIsOtfCapt(pInstObj->instId))
        {
            openParms.instId = halCalId;
            openParms.mode   = VPS_HAL_ISS_CAL_MODE_M2M;
            pInstObj->otfRdCalHalHandle = VpsHal_isscalOpen(&openParms, NULL);
            if(NULL != pInstObj->otfRdCalHalHandle)
            {
                rtnVal = FVID2_SOK;
            }
            else
            {
                GT_assert(VpsIssCalCoreTrace, (FALSE));
                rtnVal = FVID2_EALLOC;
            }
        }
    }

    if((FVID2_SOK == rtnVal) &&
       (TRUE == vcoreCaptIsLvdsCapt(
            pInstObj->instId,
            pHndlObj->coreOpenPrms.captIf)))
    {
        lvdsOpenPrms.instId     = ISSHAL_LVDSRX_INST_0;
        pInstObj->lvdsHalHandle = VpsHal_isslvdsrxOpen(&lvdsOpenPrms, NULL);
        if(NULL != pInstObj->lvdsHalHandle)
        {
            rtnVal = FVID2_SOK;
            /* Setup the Video MUX to connect LVDS to BSY IN of CAL */
            rtnVal = vcoreCaptLvdsSetVmux(pInstObj);
        }
        else
        {
            GT_assert(VpsIssCalCoreTrace, (FALSE));
            rtnVal = FVID2_EALLOC;
        }
    }

    if((FVID2_SOK == rtnVal) && (TRUE == vcoreCaptIsOtfCapt(pInstObj->instId)))
    {
        /* TODO: Select the ISP modules based on the enums vcoreIspModules_t
         *       Brijesh,
         *       This should be included in #ifdef ISP */
        openPrms          = &pHndlObj->coreOpenPrms;
        pHndlObj->ispPrms = vcoreIspOpenHals(
            (vpsissIspOpenParams_t *) openPrms->otfOpenPrms,
            VCORE_ISP_OPEN_MODE_CAPTURE,
            &pHndlObj->openPrms,
            NULL,
            NULL);

        if(NULL == pHndlObj->ispPrms)
        {
            rtnVal = FVID2_EALLOC;
        }
        else
        {
            /* Set up Vmux */
            rtnVal = vcoreCaptIspSetVmux(pHndlObj, TRUE);
        }
    }

    return (rtnVal);
}

static int32_t vcoreCaptCloseHals(vpscoreissCaptCalHndlObj_t *pHndlObj)
{
    int32_t rtnVal = FVID2_EBADARGS;
    vpscoreissCaptInstObj_t *pInstObj;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndlObj));
    pInstObj = pHndlObj->pInstObj;
    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));

    if(NULL != pInstObj)
    {
        if(NULL != pInstObj->lvdsHalHandle)
        {
            rtnVal = VpsHal_isslvdsrxClose(pInstObj->lvdsHalHandle, NULL);
            pInstObj->lvdsHalHandle = NULL;
        }

        if(NULL != pInstObj->calHalHandle)
        {
            rtnVal = VpsHal_isscalClose(pInstObj->calHalHandle, NULL);
            pInstObj->calHalHandle = NULL;
        }
        if(TRUE == vcoreCaptIsOtfCapt(pInstObj->instId))
        {
            if(NULL != pInstObj->otfRdCalHalHandle)
            {
                rtnVal = VpsHal_isscalClose(pInstObj->otfRdCalHalHandle, NULL);
                pInstObj->otfRdCalHalHandle = NULL;
            }
        }

        if((FVID2_SOK == rtnVal) && (0x1U == pInstObj->numOpens))
        {
            if(TRUE == vcoreCaptIsOtfCapt(pInstObj->instId))
            {
                rtnVal = vcoreIspCloseHals(
                    pHndlObj->ispPrms,
                    NULL);
            }
        }

        if((FVID2_SOK == rtnVal) && (0x1U == pInstObj->numOpens))
        {
            /* Power down ISS Modules */
            VpsHal_issPowerCtrl(
                (isshalSubModules_t) pInstObj->initPrms.subModules,
                FALSE);
        }
    }

    return (rtnVal);
}

static int32_t vcoreCaptCheckCalCfg(const vpscoreissCaptCalHndlObj_t *pHndl,
                                    const isshalCalCfg_t             *pCalCfg)
{
    int32_t rtnVal = FVID2_SOK;
    UInt32  i, j, isCalStreamsDone;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndl));
    GT_assert(VpsIssCalCoreTrace, (NULL != pCalCfg));
    isCalStreamsDone = (uint32_t)FALSE;

    for(i = 0U; ((i < pHndl->numStreams) && (FVID2_SOK == rtnVal)); i++)
    {
        /* For all valid CAL streams, check if CPORT ID match up */
        if((VCORE_CAL_STREAM_MODE_CAL == pHndl->streamMode[i]) ||
           (VCORE_CAL_STREAM_MODE_CAL_WRITE == pHndl->streamMode[i]))
        {
            rtnVal = FVID2_EBADARGS;
            if(TRUE == isCalStreamsDone)
            {
                /* We expect all CAL streams to be specified first,
                    followed by other streams */
                break;
            }

            for(j = 0U; j < pHndl->numStreams; j++)
            {
                if(pCalCfg->cportId[i] == pHndl->allocatedRes[j].cport)
                {
                    rtnVal = FVID2_SOK;
                    break;
                }
            }
        }
        else if(VCORE_CAL_STREAM_MODE_ISP == pHndl->streamMode[i])
        {
            /* No checks for other streams here, right now! */
            isCalStreamsDone = (uint32_t)TRUE;
            rtnVal           = FVID2_SOK;
        }
        else
        {
            isCalStreamsDone = (uint32_t)TRUE;
            rtnVal           = FVID2_EBADARGS;
        }
    }

    /* TODO check what has been allocated and what's being configured */

    return (rtnVal);
}

static int32_t vcoreCaptMakeCalCoreCfg(vpscoreissCaptCalHndlObj_t *pHndl,
                                       isshalCalCfg_t             *pCalCfg)
{
    int32_t rtnVal;
    UInt32  i, j;
    isshalCalDmaVcCfg_t         *pDmaVcCfg;
    const vpsissCaptureBlocks_t *allocRes;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndl));
    GT_assert(VpsIssCalCoreTrace, (NULL != pCalCfg));
    pDmaVcCfg = &pHndl->calDmaVcCfg;
    GT_assert(VpsIssCalCoreTrace, (NULL != pDmaVcCfg));

    rtnVal = FVID2_SOK;

    pDmaVcCfg->numCPortId = 0x0U;
    for(i = 0U; ((i < pHndl->numStreams) && (FVID2_SOK == rtnVal)); i++)
    {
        rtnVal = FVID2_EBADARGS;
        /* If CAL is processing a given stream, compute the core config
            required, else ignore it */
        if((VCORE_CAL_STREAM_MODE_CAL_WRITE == pHndl->streamMode[i])
           ||
           (VCORE_CAL_STREAM_MODE_CAL == pHndl->streamMode[i]))
        {
            /* Find associated cport ID */
            for(j = 0U; j < pHndl->numStreams; j++)
            {
                if(pCalCfg->cportId[i] == pHndl->allocatedRes[j].cport)
                {
                    rtnVal = FVID2_SOK;
                    pDmaVcCfg->numCPortId++;
                    allocRes = &pHndl->allocatedRes[j];
                    break;
                }
            }

            if(FVID2_SOK == rtnVal)
            {
                pDmaVcCfg->cportId[i] = allocRes->cport;
                if(TRUE == pCalCfg->isCsi2BasedCapture[i])
                {
                    pDmaVcCfg->isCsi2VcCfgValid[i] = (uint32_t)TRUE;
                    /* Only one instance of PPI */
                    pDmaVcCfg->csi2VcCfg[i].instance        = 0x0;
                    pDmaVcCfg->csi2VcCfg[i].contextToBeUsed = allocRes->csi2Ctx;
                    pDmaVcCfg->csi2VcCfg[i].virtualChanNum  =
                        pCalCfg->virtualChanNum[i];

                    /* Generate FVID2 format and bpp from MIPI data type */
                    pDmaVcCfg->csi2VcCfg[i].dt  = pCalCfg->csiDataType[i];
                    pDmaVcCfg->csi2VcCfg[i].att = (uint32_t)TRUE;
                    if((int32_t) TRUE ==
                       vcoreCaptCsi2IsPixData(pCalCfg->csiDataType[i]))
                    {
                        pDmaVcCfg->csi2VcCfg[i].att = (uint32_t)FALSE;
                    }
#ifdef PLATFORM_SIM
                    pDmaVcCfg->csi2VcCfg[i].att = (uint32_t)FALSE;
#endif
                    if((int32_t)FALSE == vcoreCaptCsi2IsDataYuv420
                           (pDmaVcCfg->csi2VcCfg[i].dt))
                    {
                        pDmaVcCfg->csi2VcCfg[i].lines =
                            pCalCfg->streamFmt[i].height;
                    }
                    else
                    {
                        pDmaVcCfg->csi2VcCfg[i].lines =
                            ((uint32_t)(pCalCfg->streamFmt[i].height * 3) >> 1);
                    }
                }
                else
                {
                    pDmaVcCfg->isCsi2VcCfgValid[i] = (uint32_t)FALSE;
                }

                pDmaVcCfg->isWrDmaCfgValid[i] = (uint32_t)FALSE;
                if((TRUE == pCalCfg->writeToMem[i]) &&
                   (FVID2_SOK == rtnVal))
                {
                    pDmaVcCfg->isWrDmaCfgValid[i]          = (uint32_t)TRUE;
                    pDmaVcCfg->wrDmaCfg[i].contextToBeUsed = allocRes->wrDma;
                    pDmaVcCfg->wrDmaCfg[i].mode =
                        VPS_HAL_ISS_CAL_DMA_WR_DISABLED;

                    pDmaVcCfg->wrDmaCfg[i].stream = VPS_ISS_CAL_TAG_ATT_HDR;

                    if(((int32_t) TRUE ==
                        vcoreCaptCsi2IsPixData(pCalCfg->csiDataType[i]))
                       || (((uint32_t)TRUE == pCalCfg->isBysInCfgValid[i]) &&
                           ((uint32_t)TRUE == pCalCfg->bysInEnable[i])))
                    {
                        pDmaVcCfg->wrDmaCfg[i].stream =
                            VPS_ISS_CAL_TAG_PIX_DATA;
                    }

                    pDmaVcCfg->wrDmaCfg[i].stallM2MRd = (uint32_t)TRUE;
                    /* No Support for skip mode now TODO */
                    pDmaVcCfg->wrDmaCfg[i].ySkipMode  = 0x0;
                    pDmaVcCfg->wrDmaCfg[i].xPixelSkip = 0x0;

                    /* Width expressed in-terms of 64 bit words. */
                    if(FVID2_BPP_BITS32 == pCalCfg->streamFmt[i].bpp)
                    {
                        pDmaVcCfg->wrDmaCfg[i].format.width =
                            (4U * pCalCfg->streamFmt[i].width) / 8U;
                    }
                    else if(FVID2_BPP_BITS24 == pCalCfg->streamFmt[i].bpp)
                    {
                        pDmaVcCfg->wrDmaCfg[i].format.width =
                            (3U * pCalCfg->streamFmt[i].width) / 8U;
                    }
                    else if((FVID2_BPP_BITS10 == pCalCfg->streamFmt[i].bpp) ||
                            (FVID2_BPP_BITS11 == pCalCfg->streamFmt[i].bpp) ||
                            (FVID2_BPP_BITS12 == pCalCfg->streamFmt[i].bpp) ||
                            (FVID2_BPP_BITS13 == pCalCfg->streamFmt[i].bpp) ||
                            (FVID2_BPP_BITS14 == pCalCfg->streamFmt[i].bpp) ||
                            (FVID2_BPP_BITS15 == pCalCfg->streamFmt[i].bpp) ||
                            (FVID2_BPP_BITS16 == pCalCfg->streamFmt[i].bpp))
                    {
                        pDmaVcCfg->wrDmaCfg[i].format.width =
                            (2U * pCalCfg->streamFmt[i].width) / 8U;
                    }
                    else
                    {
                        pDmaVcCfg->wrDmaCfg[i].format.width =
                            (1U * pCalCfg->streamFmt[i].width) / 8U;
                    }

                    pDmaVcCfg->wrDmaCfg[i].format.height =
                        pCalCfg->streamFmt[i].height;
                    pDmaVcCfg->wrDmaCfg[i].format.pitch[0U] =
                        pCalCfg->streamFmt[i].pitch[0U];
                }
                else
                {
                    pDmaVcCfg->isWrDmaCfgValid[i] = (uint32_t)FALSE;
                }
            }
        }
        else if(VCORE_CAL_STREAM_MODE_ISP == pHndl->streamMode[i])
        {
            rtnVal = FVID2_SOK;
        }
        else
        {
            /* In valid stream */
            break;
        }
    }

    if(FVID2_SOK == rtnVal)
    {
        pCalCfg->pDmaVcCfg = &pHndl->calDmaVcCfg;
    }
    return rtnVal;
}

static int32_t vcoreCaptDetermineInst(const vpscoreissCaptCalHndlObj_t *pHndl,
                                      isshalCalCfg_t                   *pCalCfg)
{
    int32_t rtnVal;
    UInt32  i, j;
    const vpsissCaptureBlocks_t *allocRes;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndl));
    GT_assert(VpsIssCalCoreTrace, (NULL != pCalCfg));

    rtnVal = FVID2_SOK;

    for(i = 0U; ((i < pCalCfg->numCPortId) && (FVID2_SOK == rtnVal)); i++)
    {
        rtnVal = FVID2_EBADARGS;
        /* Find associated cport ID */
        for(j = 0U; j < pHndl->numStreams; j++)
        {
            if(pCalCfg->cportId[i] == pHndl->allocatedRes[j].cport)
            {
                allocRes = &pHndl->allocatedRes[j];
                rtnVal   = FVID2_SOK;
                break;
            }
        }

        if(FVID2_SOK == rtnVal)
        {
            if(TRUE == pCalCfg->isPixProcCfgValid[i])
            {
                if((allocRes->pixExtract != allocRes->dpmDecode) ||
                   (allocRes->dpmEncode != allocRes->pixPack))
                {
                    GT_assert(VpsIssCalCoreTrace, FALSE);
                }
                pCalCfg->pixProcCfg[i].contextToBeUsed = allocRes->pixExtract;
            }
            /* TODO for bys out/in & vport */
        }
    }
    return rtnVal;
}

static void vcoreCaptSetDefaultParams(isshalCalCfg_t      *pCalCfg,
                                      isshalCalDmaVcCfg_t *pCalCoreCfg)
{
    if(NULL != pCalCfg)
    {
        BspUtils_memset((Ptr) pCalCfg, 0x0, sizeof(isshalCalCfg_t));
        pCalCfg->numCPortId    = 0x01U;
        pCalCfg->cportId[0x0U] = 0x01U;

        pCalCfg->streamFmt[0x0].chNum      = 0x0;    /* Do not care not used */
        pCalCfg->streamFmt[0x0].width      = 640U;
        pCalCfg->streamFmt[0x0].height     = 480U;
        pCalCfg->streamFmt[0x0].pitch[0x0] = 640U * 3U;
        pCalCfg->streamFmt[0x0].dataFormat = FVID2_DF_RGB24_888;
        pCalCfg->streamFmt[0x0].bpp        = FVID2_BPP_BITS24;
        pCalCfg->csiDataType[0x0]          = VPS_ISS_CAL_CSI2_RGB888;

        pCalCfg->isCsi2BasedCapture[0x0] = (uint32_t)TRUE;
        pCalCfg->virtualChanNum[0x0]     = 0x03U;

        pCalCfg->isPixProcCfgValid[0x0] = (uint32_t)FALSE;
        pCalCfg->isBysOutCfgValid[0x0]  = (uint32_t)FALSE;
        pCalCfg->isBysInCfgValid[0x0]   = (uint32_t)FALSE;
        pCalCfg->isVportCfgValid[0x0]   = (uint32_t)FALSE;
    }
    if(NULL != pCalCoreCfg)
    {
        pCalCoreCfg->isCsi2VcCfgValid[0x0]         = (uint32_t)TRUE;
        pCalCoreCfg->csi2VcCfg[0U].instance        = 0x0;
        pCalCoreCfg->csi2VcCfg[0U].contextToBeUsed = 0x0;
        pCalCoreCfg->csi2VcCfg[0U].virtualChanNum  = 0x3U;
        pCalCoreCfg->csi2VcCfg[0U].dt              = 0x24; /* RGB 888 */
        pCalCoreCfg->csi2VcCfg[0U].att             = (uint32_t)FALSE;
        pCalCoreCfg->csi2VcCfg[0U].lines           = 480U;

        pCalCoreCfg->isWrDmaCfgValid[0U]          = (uint32_t)TRUE;
        pCalCoreCfg->wrDmaCfg[0U].contextToBeUsed = 0x1;
        pCalCoreCfg->wrDmaCfg[0U].mode =
            VPS_HAL_ISS_CAL_DMA_WR_CONST;
        pCalCoreCfg->wrDmaCfg[0U].stream           = VPS_ISS_CAL_TAG_PIX_DATA;
        pCalCoreCfg->wrDmaCfg[0U].stallM2MRd       = (uint32_t)TRUE;
        pCalCoreCfg->wrDmaCfg[0U].ySkipMode        = 0x0;
        pCalCoreCfg->wrDmaCfg[0U].xPixelSkip       = 0x0;
        pCalCoreCfg->wrDmaCfg[0U].format.width     = 640U;
        pCalCoreCfg->wrDmaCfg[0U].format.height    = 480U;
        pCalCoreCfg->wrDmaCfg[0U].format.pitch[0U] = 640U * 3U;

        pCalCoreCfg->isRdDmaCfgValid[0U] = (uint32_t)FALSE;
    }
}

/* Function to VMUX for the LVDS input to CAL via BYS in */
static int32_t vcoreCaptLvdsSetVmux(const vpscoreissCaptInstObj_t *pInstObj)
{
    int32_t retVal;
    isshalVMuxSrcPorts_t  srcPort;
    isshalVMuxSinkPorts_t sinkPort;

    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));

    /* Assuming LVDS output 3 is connected to CAL A
     * TODO: Change this according to actual connection */
    srcPort = SRC_PORT_LVDSRX_OUT_3;

    if((VPS_ISS_CAPT_CAL_A_ID == pInstObj->instId) ||
       (VPS_ISS_CAPT_CAL_A_OTF0_ID == pInstObj->instId))
    {
        sinkPort = SINK_PORT_CAL_A_BYS_IN;
    }
    else
    {
        sinkPort = SINK_PORT_CAL_B_BYS_IN;
    }

    retVal = VpsHal_issvmuxClkCtrl(srcPort, sinkPort, FALSE);
    if(FVID2_SOK == retVal)
    {
        retVal = VpsHal_issvmuxSetPath(srcPort, sinkPort, TRUE);

        if(FVID2_SOK == retVal)
        {
            retVal = VpsHal_issvmuxClkCtrl(srcPort, sinkPort, TRUE);
        }
    }

    return (retVal);
}

static int32_t vcoreCaptCsi2IsPixData(UInt32 dataFmt)
{
    int32_t retVal;
    switch(dataFmt)
    {
        case VPS_ISS_CAL_CSI2_YUV420_8B:
        case VPS_ISS_CAL_CSI2_YUV420_10B:
        case VPS_ISS_CAL_CSI2_YUV420_8B_LEGACY:
        case VPS_ISS_CAL_CSI2_YUV420_8B_CHROMA_SHIFT:
        case VPS_ISS_CAL_CSI2_YUV420_10B_CHROMA_SHIFT:
        case VPS_ISS_CAL_CSI2_YUV422_8B:
        case VPS_ISS_CAL_CSI2_YUV422_10B:
        case VPS_ISS_CAL_CSI2_RGB444:
        case VPS_ISS_CAL_CSI2_RGB555:
        case VPS_ISS_CAL_CSI2_RGB565:
        case VPS_ISS_CAL_CSI2_RGB666:
        case VPS_ISS_CAL_CSI2_RGB888:
        case VPS_ISS_CAL_CSI2_RAW6:
        case VPS_ISS_CAL_CSI2_RAW7:
        case VPS_ISS_CAL_CSI2_RAW8:
        case VPS_ISS_CAL_CSI2_RAW10:
        case VPS_ISS_CAL_CSI2_RAW12:
        case VPS_ISS_CAL_CSI2_RAW14:
        case VPS_ISS_CAL_CSI2_ANY:
            retVal = (int32_t)TRUE;
            break;
        default:
            retVal = (int32_t)FALSE;
            break;
    }

    return retVal;
}

static inline int32_t vcoreCaptCsi2IsDataYuv420(UInt32 dataFmt)
{
    Int32 retVal;

    switch(dataFmt)
    {
        case VPS_ISS_CAL_CSI2_YUV420_8B:
        case VPS_ISS_CAL_CSI2_YUV420_10B:
        case VPS_ISS_CAL_CSI2_YUV420_8B_LEGACY:
        case VPS_ISS_CAL_CSI2_YUV420_8B_CHROMA_SHIFT:
        case VPS_ISS_CAL_CSI2_YUV420_10B_CHROMA_SHIFT:
            retVal = (Int32) TRUE;
            break;

        default:
            retVal = (Int32) FALSE;
            break;
    }

    return (retVal);
}

static int32_t vcoreCaptCheckOpenParams(
    const vpscoreissCaptInstObj_t  *pInstObj,
    const vcoreissCaptOpenParams_t *pOpenParams)
{
    int32_t  retVal = FVID2_SOK;
    uint32_t i, lSubModules;

    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));
    GT_assert(VpsIssCalCoreTrace, (NULL != pOpenParams));

    if(pOpenParams->numStreams > VPS_ISS_CAL_MAX_STREAMS)
    {
        retVal = FVID2_EBADARGS;
    }

    if((VPS_ISS_CAPT_CAL_A_CPI == pInstObj->instId) &&
       (VPSCORE_ISS_CAPT_IF_CPI != pOpenParams->captIf))
    {
        /* Only Parallel interface is supported on Vport instance */
        retVal = FVID2_EBADARGS;
    }

    /* In case of OTF capture, ensure ISP open params is not NULL */
    if(TRUE == vcoreCaptIsOtfCapt(pInstObj->instId))
    {
        if(NULL == pOpenParams->otfOpenPrms)
        {
            retVal = FVID2_EBADARGS;
        }
    }

    for(i = 0U; ((i < pOpenParams->numStreams) && (FVID2_SOK == retVal));
        i++)
    {
        lSubModules = pOpenParams->subModules[i];
        if((VPS_ISS_CAPT_CAL_A_CPI == pInstObj->instId) && (0U != lSubModules))
        {
            /* No CAL modules supported for the VPort instance */
            retVal = FVID2_EBADARGS;
        }

        if(FALSE == vcoreCaptIsOtfCapt(pInstObj->instId))
        {
            if(0U != (lSubModules & (UInt32)VPS_ISS_CAPT_CAL_SUB_VPORT_ID))
            {
                /* For Non-OTF Capture, Write dma should be
                 * present in the submodule list and Vport should
                 * not be present */
                retVal = FVID2_EBADARGS;
            }
        }

        if(VPSCORE_ISS_CAPT_IF_LVDS == pOpenParams->captIf)
        {
            /* For LVDS Capture PPI/Pixel Extract and DPCM decoder
               cannot be used */
            if(0U != (lSubModules & (UInt32)
                      (VPS_ISS_CAPT_CAL_SUB_BYS_OUT_ID |
                       VPS_ISS_CAPT_CAL_SUB_PPI_ID |
                       VPS_ISS_CAPT_CAL_SUB_PIX_EXTRACT_ID |
                       VPS_ISS_CAPT_CAL_SUB_DPCM_DEC_ID)))
            {
                retVal = FVID2_EBADARGS;
            }

            /* For LVDS Capture Bys Input is required */
            if(0U == (lSubModules & (UInt32) VPS_ISS_CAPT_CAL_SUB_BYS_IN_ID))
            {
                retVal = FVID2_EBADARGS;
            }

            /* IF VP Out is enabled in this stream, there should not
               be WRDMA enabled in this stream. It could be
               enabled other stream */
            if((0U != (lSubModules & (UInt32)VPS_ISS_CAPT_CAL_SUB_VPORT_ID)) &&
               (0U != (lSubModules & (UInt32)VPS_ISS_CAPT_CAL_SUB_DMA_WR_ID)))
            {
                retVal = FVID2_EBADARGS;
            }

            /* IF BYS Out is enabled in this stream, there should not
               be WRDMA enabled in this stream. It could be
               enabled other stream */
            if((0U != (lSubModules & (UInt32)VPS_ISS_CAPT_CAL_SUB_BYS_OUT_ID))
               &&
               (0U != (lSubModules & (UInt32)VPS_ISS_CAPT_CAL_SUB_DMA_WR_ID)))
            {
                retVal = FVID2_EBADARGS;
            }
        }
    }

    return (retVal);
}

static vpscoreissCaptCalHndlObj_t *vcoreCaptAllocHndlObj(
    vpscoreissCaptInstObj_t *pInstObj)
{
    uint32_t cnt;
    vpscoreissCaptCalHndlObj_t *hObj = NULL;

    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));

    for(cnt = 0U; cnt < VCORE_ISS_CAPT_MAX_OPEN; cnt++)
    {
        if(FALSE == gCaptHndlObjs[pInstObj->instId][cnt].isAllocated)
        {
            gCaptHndlObjs[pInstObj->instId][cnt].isAllocated = (uint32_t)TRUE;
            hObj = &gCaptHndlObjs[pInstObj->instId][cnt];
            BspUtils_memset((Ptr)
                            &gCaptHndlObjs[pInstObj->instId][cnt].allocatedRes,
                            (UInt8) 0xFF,
                            (sizeof(vpsissCaptureBlocks_t) *
                             VPS_ISS_CAL_MAX_STREAMS));
            hObj->pInstObj = pInstObj;
            break;
        }
    }

    return (hObj);
}

static int32_t vcoreCaptRegisterIsr(vpscoreissCaptCalHndlObj_t *pHndlObj)
{
    int32_t                   rtnVal = FVID2_SOK;
    uint32_t                  i;
    issemEventGroup_t         eventGroup;
    vpscoreissCaptInstObj_t  *pInstObj;
    vcoreissCaptOpenParams_t *pOpenParams;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndlObj));
    pInstObj = pHndlObj->pInstObj;
    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));

    /* Assumes open parameters are already copied to handle object */
    pOpenParams = &pHndlObj->coreOpenPrms;
    GT_assert(VpsIssCalCoreTrace, (NULL != pOpenParams));

    eventGroup = IEM_EG_CAL_A;

    /* Register DMA write start and DMA write end interrupts */
    for(i = 0; ((i < pOpenParams->numStreams) && (FVID2_SOK == rtnVal));
        i++)
    {
        if(VCORE_CAL_STREAM_MODE_CAL_WRITE == pHndlObj->streamMode[i])
        {
            pHndlObj->emDmaStartHndl[i] = Vps_iemregister(
                pInstObj->initPrms.irqNum,
                eventGroup,
                &pHndlObj->dmaStartEvent[i],
                1U,
                IEM_PRIORITY4,
                vcoreCaptDmaStartCb,
                (Ptr) pHndlObj);
            if(NULL == pHndlObj->emDmaStartHndl[i])
            {
                rtnVal = FVID2_EFAIL;
            }

            if(TRUE == pInstObj->useDmaEndIntr)
            {
                pHndlObj->emDmaCmpltHndl[i] = Vps_iemregister(
                    pInstObj->initPrms.irqNum,
                    eventGroup,
                    &pHndlObj->dmaCmpltEvent[i],
                    1U,
                    IEM_PRIORITY4,
                    vcoreCaptDmaCmpltCb,
                    (Ptr) pHndlObj);
                if(NULL == pHndlObj->emDmaCmpltHndl[i])
                {
                    rtnVal = FVID2_EFAIL;
                }
            }
        }
    }

    if((FVID2_SOK == rtnVal) &&
       (TRUE == vcoreCaptIsOtfCapt(pInstObj->instId)))
    {
        rtnVal = vcoreIspRegisterIsr(
            pHndlObj->ispPrms,
            pInstObj->initPrms.irqNum,
            NULL,
            IEM_PRIORITY4,
            NULL);
    }
    return (rtnVal);
}

static int32_t vcoreCaptIspSetVmux(const vpscoreissCaptCalHndlObj_t *hObj,
                                   uint32_t                          flag)
{
    int32_t status = FVID2_SOK;
    isshalVMuxSrcPorts_t  srcPort;
    isshalVMuxSinkPorts_t sinkPort;

    GT_assert(VpsIssCoreTrace, (NULL != hObj));
    GT_assert(VpsIssCoreTrace, (NULL != hObj->pInstObj));

    if(VPS_ISS_CAPT_CAL_A_OTF0_ID == hObj->pInstObj->instId)
    {
        srcPort = SRC_PORT_CAL_A_VP;
    }
    else
    {
        srcPort = SRC_PORT_CAL_B_VP;
    }
    sinkPort = SINK_PORT_ISP_IN;

    /* Gate the clock first */
    status = VpsHal_issvmuxClkCtrl(
        srcPort,
        sinkPort,
        FALSE);

    if(FVID2_SOK == status)
    {
        /* Setup the path */
        if(TRUE == flag)
        {
            status = VpsHal_issvmuxSetPath(
                srcPort,
                sinkPort,
                TRUE);
        }
        else
        {
            status = VpsHal_issvmuxSetPath(
                srcPort,
                sinkPort,
                FALSE);
        }

        if(FVID2_SOK == status)
        {
            /* Enable the clock */
            status = VpsHal_issvmuxClkCtrl(
                srcPort,
                sinkPort,
                TRUE);
        }
    }

    return (status);
}

#ifdef VPS_CAL_INSERT_BLANKING_AT_VPORT_BYSOUT

static int32_t vcoreCaptConfigBlank(
    vpscoreissCaptInstObj_t    *pInstObj,
    vpscoreissCaptCalHndlObj_t *pHndlObj)
{
    int32_t status = FVID2_SOK;
    isshalissBlankingInfo_t blnkInfo;
    vpsissCalVPort_t       *vportCfg;
    vpsissCalBysOut_t      *bysOutCfg;

    blnkInfo.procMode = ISSHAL_ISS_PROC_MODE_FREE_RUN;

    if(VPS_ISS_CAPT_CAL_SUB_MAX_ID == pHndlObj->vportCportId)
    {
        status = FVID2_EINVALID_PARAMS;
    }
    else
    {
        status = vcoreIspGetIspBlankInfo(
            pHndlObj->ispPrms,
            &blnkInfo,
            NULL);

        if(FVID2_SOK == status)
        {
            vportCfg = &pInstObj->calCfg.vportCfg[pHndlObj->
                                                  vportCportId];

            vportCfg->enable = TRUE;
            vportCfg->xBlk   = blnkInfo.hBlank;
            vportCfg->yBlk   = blnkInfo.vBlank;

            status = VpsHal_isscalControl(
                pInstObj->calHalHandle,
                VPS_HAL_ISS_IOCTL_CAL_SET_VPORT_CFG,
                vportCfg,
                &pHndlObj->vportCportId);
        }
    }

    if(FVID2_SOK == FVID2_SOK)
    {
        if(VPS_ISS_CAPT_CAL_SUB_MAX_ID != pHndlObj->bysOutCportId)
        {
            status = vcoreIspGetGlbceNsf3BlankInfo(
                pHndlObj->ispPrms,
                &blnkInfo,
                NULL);

            if(FVID2_SOK == status)
            {
                bysOutCfg = &pInstObj->calCfg.bysOutCfg[pHndlObj->
                                                        bysOutCportId];

                bysOutCfg->enable = TRUE;
                bysOutCfg->xBlk   = blnkInfo.hBlank;
                bysOutCfg->yBlk   = blnkInfo.vBlank;

                status = VpsHal_isscalControl(
                    pInstObj->calHalHandle,
                    VPS_HAL_ISS_IOCTL_CAL_SET_BYSOUT_CFG,
                    bysOutCfg,
                    &pHndlObj->bysOutCportId);
            }
        }
    }

    return (status);
}

#endif /* VPS_CAL_INSERT_BLANKING_AT_VPORT_BYSOUT */

static Void vcoreCaptGlbceStartSequence(
    vpscoreissCaptInstObj_t    *pInstObj,
    vpscoreissCaptCalHndlObj_t *pHndlObj)
{
    int32_t             status;
    isshalCalInstId_t   calInstId;
    isshalCalCfg_t      calCfg;
    isshalCalDmaVcCfg_t calCoreCfg;

    /* Disable Vport->ISP Mux */
    vcoreCaptIspSetVmux(pHndlObj, FALSE);

    calInstId = VPS_HAL_ISS_CAL_INST_A;

    BspUtils_memset((Ptr) &calCfg, 0x0, sizeof(isshalCalCfg_t));
    BspUtils_memset((Ptr) &calCoreCfg, 0x0, sizeof(isshalCalDmaVcCfg_t));
    status = vcore_issGlbceDoInit(
        calInstId,
        pInstObj->otfRdCalHalHandle,
        &calCfg,
        &calCoreCfg);
    GT_assert(VpsIssCalCoreTrace, (FVID2_SOK == status));

    vcoreIssSetVmuxGlbceOut(pInstObj, pHndlObj, TRUE);
    vcoreCaptIspSetVmux(pHndlObj, TRUE);
}

static int32_t vcoreIssSetVmuxGlbceOut(
    vpscoreissCaptInstObj_t    *pInstObj,
    vpscoreissCaptCalHndlObj_t *pHndlObj,
    uint32_t                    flag)
{
    int32_t status = FVID2_SOK;
    isshalVMuxSrcPorts_t  vmuxSrc;
    isshalVMuxSinkPorts_t vmuxSink;

    vmuxSrc  = SRC_PORT_GLBCE_OUT;
    vmuxSink = SINK_PORT_CAL_A_BYS_IN;

    /* Gate the clock first */
    status = VpsHal_issvmuxClkCtrl(
        vmuxSrc,
        vmuxSink,
        FALSE);
    GT_assert(VpsIssCoreTrace, (FVID2_SOK == status));

    if(FVID2_SOK == status)
    {
        if(FALSE == flag)
        {
            status = VpsHal_issvmuxSetPath(
                vmuxSrc,
                vmuxSink,
                FALSE);
            GT_assert(VpsIssCoreTrace, (FVID2_SOK == status));
        }
        else
        {
            /* Setup the path */
            status = VpsHal_issvmuxSetPath(
                vmuxSrc,
                vmuxSink,
                TRUE);
            GT_assert(VpsIssCoreTrace, (FVID2_SOK == status));
        }
    }

    if(FVID2_SOK == status)
    {
        /* Enable the clock */
        status = VpsHal_issvmuxClkCtrl(
            vmuxSrc,
            vmuxSink,
            TRUE);
        GT_assert(VpsIssCoreTrace, (FVID2_SOK == status));
    }

    return (status);
}

static int32_t vcoreIssSetCalConfig(vpscoreissCaptCalHndlObj_t *pHndlObj,
                                    const vpsissCalCfg_t       *pCfg)
{
    /* Static to minimize stack requirement, config computed by this function
        and supplied to local function to be applied. */
    static isshalCalCfg_t    halCfg;
    int32_t retVal = FVID2_SOK;
    uint32_t i, strmId;
    vpscoreissCaptInstObj_t *pInstObj = NULL;

    /* Check for NULL done by the caller, just assert */
    GT_assert(VpsIssCalCoreTrace, (NULL != pHndlObj));
    GT_assert(VpsIssCalCoreTrace, (NULL != pCfg));
    pInstObj = pHndlObj->pInstObj;
    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));

    /* Steps
        . Get the current config for all the streams that were created
        . Updated the streams, for which config is given
        . For non-cal streams, nothing much to do ignore
        . For CAL streams, construct the config required as understood by core
        . Update the config for all the streams
        */
    BspUtils_memcpy((Ptr) (&halCfg), (const void *) (&pInstObj->calCfg),
                    sizeof(isshalCalCfg_t));
    halCfg.numCPortId = 0;
    for(i = 0; ((i < pCfg->numStream) && (FVID2_SOK == retVal)); i++)
    {
        retVal = FVID2_EINVALID_PARAMS;
        strmId = pCfg->streamId[i];
        if(strmId < VPS_ISS_CAL_MAX_STREAMS)
        {
            /* In case of OTF, we could have streams that need not go to ISP
                for processing. It could directly written to memory via CAL
                write */

            if((VCORE_CAL_STREAM_MODE_CAL_WRITE ==
                pHndlObj->streamMode[strmId]) ||
               (VCORE_CAL_STREAM_MODE_CAL == pHndlObj->streamMode[strmId]))
            {
                GT_assert(VpsIssCalCoreTrace, (IRM_RES_CAL_INVALID !=
                                               pHndlObj->allocatedRes[strmId].
                                               cport));

                retVal = FVID2_SOK;
                halCfg.cportId[strmId] = pHndlObj->allocatedRes[strmId].cport;

                halCfg.streamFmt[strmId].width      = pCfg->inFmt[i].width;
                halCfg.streamFmt[strmId].height     = pCfg->inFmt[i].height;
                halCfg.streamFmt[strmId].pitch[0]   = pCfg->inFmt[i].pitch[0];
                halCfg.streamFmt[strmId].pitch[1U]  = pCfg->inFmt[i].pitch[1U];
                halCfg.streamFmt[strmId].pitch[2U]  = pCfg->inFmt[i].pitch[2U];
                halCfg.streamFmt[strmId].bpp        = pCfg->inFmt[i].bpp;
                halCfg.streamFmt[strmId].dataFormat = pCfg->inFmt[i].dataFormat;

                if((VPSCORE_ISS_CAPT_IF_CSI2 == pHndlObj->coreOpenPrms.captIf)
                   && (VPS_ISS_CAL_CSI2_DISABLE_CONTEXT !=
                       pCfg->csi2DataFormat[i]))
                {
                    halCfg.isCsi2BasedCapture[strmId] = (uint32_t)TRUE;
                }
                else
                {
                    halCfg.isCsi2BasedCapture[strmId] = (uint32_t)FALSE;
                }

                halCfg.stream[strmId]         = pCfg->streamType[i];
                halCfg.csiDataType[strmId]    = pCfg->csi2DataFormat[i];
                halCfg.virtualChanNum[strmId] = pCfg->csi2VirtualChanNo[i];
                if(VPSCORE_ISS_CAPT_IF_CSI2 == pHndlObj->coreOpenPrms.captIf)
                {
                    pInstObj->streamIdToVcMap[strmId] =
                        halCfg.virtualChanNum[strmId];
                }

                halCfg.isPixProcCfgValid[strmId] = pCfg->isPixProcCfgValid[i];
                BspUtils_memcpy((Ptr) (&halCfg.pixProcCfg[strmId]),
                                (const void *) (&pCfg->pixProcCfg[i]),
                                sizeof(vpsissCalPixProc_t));

                halCfg.isBysOutCfgValid[strmId] = pCfg->isBysOutCfgValid[i];
                BspUtils_memcpy((Ptr) (&halCfg.bysOutCfg[strmId]),
                                (const void *) (&pCfg->bysOutCfg[i]),
                                sizeof(vpsissCalBysOut_t));

                halCfg.isBysInCfgValid[strmId] = halCfg.bysInEnable[strmId] =
                                                     pCfg->bysInEnable[i];
                if((uint32_t)TRUE == halCfg.isBysInCfgValid[strmId])
                {
                    pInstObj->streamIdToVcMap[strmId] = CAL_BYS_IN_POSITION;
                }

                halCfg.isVportCfgValid[strmId] = pCfg->isVportCfgValid[i];
                BspUtils_memcpy((Ptr) (&halCfg.vportCfg[strmId]),
                                (const void *) (&pCfg->vportCfg[i]),
                                sizeof(vpsissCalVPort_t));

                halCfg.writeToMem[strmId] = pCfg->writeToMem[i];

                halCfg.numCPortId++;
            }
            else if(VCORE_CAL_STREAM_MODE_ISP == pHndlObj->streamMode[strmId])
            {
                halCfg.otfPrms = pCfg->pIspArgs;
                retVal         = FVID2_SOK;
            }
            else
            {
                break;
            }
        }
    }

    if(FVID2_SOK == retVal)
    {
        retVal = vcoreCaptSetParams((VpsCore_Handle)pHndlObj, &halCfg, NULL);
    }

    return(retVal);
}

static int32_t vcoreIssPrimeStartCal(vpscoreissCaptCalHndlObj_t *pHndlObj,
                                     void                       *argsNotUsed)
{
    int32_t  retVal = FVID2_SOK;
    VpsCore_Frame           *newFrame = NULL;
    vpscoreissCaptInstObj_t *pInstObj = NULL;
    isshalCalDmaVcCfg_t   *pDmaVcCfg  = NULL;
    uint32_t i, cookie;

    /* Check for NULL done by the caller, just assert */
    GT_assert(VpsIssCalCoreTrace, (NULL != pHndlObj));
    pInstObj = pHndlObj->pInstObj;
    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));
    pDmaVcCfg = &pHndlObj->calDmaVcCfg;
    GT_assert(VpsIssCalCoreTrace, (NULL != pDmaVcCfg));

    /* . Only for streams that CAL / ISP would write
        .. Request a frame
        .. Program the frame
       . Start CAL
        */
    for(i = 0; ((i < pHndlObj->numStreams) && (FVID2_SOK == retVal)); i++)
    {
        if((VCORE_CAL_STREAM_MODE_CAL_WRITE == pHndlObj->streamMode[i]) ||
           ((VCORE_CAL_STREAM_MODE_ISP == pHndlObj->streamMode[i])))
        {
            newFrame = pHndlObj->openPrms.reqFrmCb(pHndlObj->openPrms.drvData,
                                                   i, 0x0);
            if(NULL == newFrame)
            {
                retVal = FVID2_EAGAIN;
            }
            if(FVID2_SOK == retVal)
            {
                retVal = vcoreCaptProgBuf(pHndlObj, newFrame, FALSE);
            }
            if(VCORE_CAL_STREAM_MODE_CAL_WRITE == pHndlObj->streamMode[i])
            {
                pDmaVcCfg->wrDmaCfg[i].mode    = VPS_HAL_ISS_CAL_DMA_WR_CONST;
                pHndlObj->firstDmaStartIntr[i] = (uint32_t)TRUE;
#ifdef PLATFORM_SIM
                pDmaVcCfg->wrDmaCfg[i].mode = VPS_HAL_ISS_CAL_DMA_WR_CONST;
#endif

                cookie = BspOsal_disableInterrupt();
                if(NULL != pHndlObj->emDmaStartHndl[i])
                {
                    retVal = Vps_iemEnable(pHndlObj->emDmaStartHndl[i]);
                }
                if((TRUE == pInstObj->useDmaEndIntr) && (FVID2_SOK == retVal))
                {
                    retVal = Vps_iemEnable(pHndlObj->emDmaCmpltHndl[i]);
                }
                BspOsal_restoreInterrupt(cookie);
            }
        }
    }

    if(FVID2_SOK == retVal)
    {
        retVal = VpsHal_isscalCaptureStart(pInstObj->calHalHandle, pDmaVcCfg);
    }

    return (retVal);
}

static int32_t vcoreIssSetStreamMap(vpscoreissCaptCalHndlObj_t       *pHndlObj,
                                    const vpsissCalOtfStreamMapCfg_t *pCfg)
{
    int32_t  retVal = FVID2_SOK;
    uint32_t i, captStrmId;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndlObj));
    GT_assert(VpsIssCalCoreTrace, (NULL != pCfg));

    /* Check stream map config
        Ensure the CAL streams are not being mapped as ISP  */
    /* Acquire lock */
    /* Apply stream config */
    /* Dis-engage lock */

    if(FALSE == vcoreCaptIsOtfCapt(pHndlObj->pInstObj->instId))
    {
        retVal = FVID2_EBADARGS;
    }

    for(i = 0; ((FVID2_SOK == retVal) && (i < pCfg->numStream)); i++)
    {
        captStrmId = pCfg->captStreamId[i];
        if(captStrmId < VPS_ISS_CAL_MAX_STREAMS)
        {
            if((VCORE_CAL_STREAM_MODE_CAL_WRITE ==
                pHndlObj->streamMode[captStrmId]) ||
               (VCORE_CAL_STREAM_MODE_CAL ==
                pHndlObj->streamMode[captStrmId]))
            {
                retVal = FVID2_EBADARGS;
            }
        }
    }

    if(FVID2_SOK == retVal)
    {
        BspOsal_semWait(pHndlObj->pInstObj->instLock, BSP_OSAL_WAIT_FOREVER);
        retVal = vcoreIspSetCaptStrmMap(pHndlObj->ispPrms, pCfg);
        if(FVID2_SOK == retVal)
        {
            BspUtils_memcpy((Ptr) (&pHndlObj->streamOtfMap),
                            (const void *) (pCfg),
                            sizeof(vpsissCalOtfStreamMapCfg_t));
        }
        BspOsal_semPost(pHndlObj->pInstObj->instLock);
    }

    return (retVal);
}

static void vcoreCaptErrCb(const UInt32 *event,
                           UInt32        numEvents,
                           Ptr           arg)
{
    /* The top level CAL interrupt is the same and same priority, so this
        ISR WILL not be pre-empted. Hence its OK to have local static */
    static uint32_t          localEvent[VPS_ISS_CAL_MAX_ERROR_INTERRUPTS];
    uint32_t                 idx, vc;
    int32_t                  retVal;
    vpscoreissCaptInstObj_t *pInstObj = (vpscoreissCaptInstObj_t *) arg;

    if(((NULL == pInstObj) || (NULL == event)) ||
       (VPS_ISS_CAL_MAX_ERROR_INTERRUPTS <= numEvents))
    {
        retVal = FVID2_EFAIL;
    }
    else
    {
        retVal = FVID2_SOK;
    }

    for(idx = 0U; ((idx < numEvents) && (FVID2_SOK == retVal)); idx++)
    {
/* MISRA.PTR.ARITH
 * Rule 17.1 17.4: Pointer is used in arithmetic or array index expression
 * Name 'event'
 * KW State: Ignore -> Waiver -> Case by case
 * MISRAC_WAIVER:
 * Pointer arithmetic is required for performance like auto increment in loop.
 * The harmful side effect of violating this rule (accessing outside valid
 *  memory) shall be checked by another code checker like klockwork
 *
 * In this particular case, the event manager has allocated enough memory
 *  to hold numEvents
 */
        localEvent[idx] = event[idx];
        if(VPS_CAL_CSI2_PPI_CMPLXIO_FIFO_OVR == localEvent[idx])
        {
            /* All virtual channels requires to know about this overflow
                as we cannot determine which VC caused this */
            for(vc = 0U; vc < CAL_MAX_VIRTUAL_CHAN; vc++)
            {
                pInstObj->fifoOverFlow[vc] = (uint32_t)TRUE;
            }
        }
        else if(VPS_CAL_CSI2_PPI_CMPLXIO_ECC_NO_CORRECTION == localEvent[idx])
        {
            for(vc = 0U; vc < CAL_MAX_VIRTUAL_CHAN; vc++)
            {
                pInstObj->eccCouldNotCorrect[vc] = (uint32_t)TRUE;
            }
        }
        else if(IEM_CAL_EVENT_BYSIN_OVR == localEvent[idx])
        {
            pInstObj->fifoOverFlow[CAL_BYS_IN_POSITION] = (uint32_t)TRUE;
            localEvent[idx] = VPS_CAL_BYSIN_OVR;
        }
        else
        {
            if(((VPS_CAL_CSI2_PPI_VC_CRC_MISMATCH_VC1 == localEvent[idx]) ||
                (VPS_CAL_CSI2_PPI_VC_CRC_MISMATCH_VC2 == localEvent[idx])) ||
               ((VPS_CAL_CSI2_PPI_VC_CRC_MISMATCH_VC3 == localEvent[idx]) ||
                (VPS_CAL_CSI2_PPI_VC_CRC_MISMATCH_VC4 == localEvent[idx])))
            {
                vc = (localEvent[idx] - VPS_CAL_CSI2_PPI_VC_CRC_MISMATCH_VC1)
                     / 8U;
                pInstObj->crcMisMatch[vc] = (uint32_t)TRUE;
            }

            if(((VPS_CAL_CSI2_PPI_VC_ECC_CORRECTION_VC1 == localEvent[idx]) ||
                (VPS_CAL_CSI2_PPI_VC_ECC_CORRECTION_VC2 == localEvent[idx])) ||
               ((VPS_CAL_CSI2_PPI_VC_ECC_CORRECTION_VC3 == localEvent[idx]) ||
                (VPS_CAL_CSI2_PPI_VC_ECC_CORRECTION_VC4 == localEvent[idx])))
            {
                vc = (localEvent[idx] - VPS_CAL_CSI2_PPI_VC_ECC_CORRECTION_VC1)
                     / 8U;
                pInstObj->eccCorrected[vc] = (uint32_t)TRUE;
            }
        }
    }

    if(FVID2_SOK == retVal)
    {
        if(NULL != pInstObj->errCfg.appCb)
        {
            pInstObj->errCfg.appCb(&localEvent[0U], numEvents,
                                   pInstObj->errCfg.pAppCbArgs);
        }
    }
    return;
}

static int32_t vcoreCaptRegisterErrorIsr(const vpscoreissCaptCalHndlObj_t
                                                                   *pHndlObj,
                                         const vpsissCalErrorCfg_t *pErrCfg)
{
    uint32_t idx;
    int32_t  rtnVal = FVID2_SOK;
    vpscoreissCaptInstObj_t *pInstObj;

    GT_assert(VpsIssCalCoreTrace, (NULL != pHndlObj));
    pInstObj = pHndlObj->pInstObj;
    GT_assert(VpsIssCalCoreTrace, (NULL != pInstObj));
    GT_assert(VpsIssCalCoreTrace, (NULL != pErrCfg));

    /*
        . Check for errors in the configuration, including double registration
        . Register ISR
    */
    /* Check for multiple registration and valid errors */
    if(NULL != pInstObj->emErrorHndl)
    {
        rtnVal = FVID2_EDEVICE_INUSE;
    }
    if(VPS_ISS_CAL_MAX_ERROR_INTERRUPTS <= pErrCfg->numErrorsToMonitor)
    {
        rtnVal = FVID2_EBADARGS;
    }
    for(idx = 0U; ((idx < pErrCfg->numErrorsToMonitor) &&
                   (FVID2_SOK == rtnVal)); idx++)
    {
        if((VPS_CAL_CSI2_PPI_CMPLXIO_ERRSOTHS1 == pErrCfg->errSrc[idx]) ||
           (VPS_CAL_CSI2_FORCE_INT == pErrCfg->errSrc[idx]))
        {
            rtnVal = FVID2_EOUT_OF_RANGE;
        }
    }

    if(FVID2_SOK == rtnVal)
    {
        BspUtils_memcpy((Ptr) (&pInstObj->errCfg), (const void *) (pErrCfg),
                        sizeof(vpsissCalErrorCfg_t));
        for(idx = 0U; idx < pInstObj->errCfg.numErrorsToMonitor; idx++)
        {
            if(VPS_CAL_BYSIN_OVR == pInstObj->errCfg.errSrc[idx])
            {
                pInstObj->errCfg.errSrc[idx] =
                    (vpsissCalErrorSource_t)IEM_CAL_EVENT_BYSIN_OVR;
            }
        }
/* MISRA.CAST.PTR
 * Rule 11.4: Cast between a pointer to object type and a different pointer to
 * object type
 * Name 'pInstObj->errCfg.errSrc'
 * KW State: Not A Problem -> Waiver -> Case by case
 * MISRAC_WAIVER:
 * Error source is an enum, which is cast to uint32, this will not be an issue
 *  as enum values are positive integers only in this case
 */
        pInstObj->emErrorHndl = Vps_iemregister(
            pInstObj->initPrms.irqNum,
            IEM_EG_CAL_A_CSI2,
            (const uint32_t *)
            &pInstObj->errCfg.errSrc[0U],
            pInstObj->errCfg.numErrorsToMonitor,
            IEM_PRIORITY1,
            vcoreCaptErrCb,
            (Ptr) pInstObj);
        if(NULL == pInstObj->emErrorHndl)
        {
            rtnVal = FVID2_EFAIL;
        }
    }
    return (rtnVal);
}

