// BMM LOC annotation file.
//
// SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
// Vivado v2018.2.2 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'i_bd_processing_system7_1', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP i_bd_processing_system7_1 ARM 100 i_bd/processing_system7_1

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'i_bd_processing_system7_1' address space 'i_bd_axi_bram_ctrl_dbg_unit' 0x44000000:0x44001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE i_bd_axi_bram_ctrl_dbg_unit RAMB32 [0x44000000:0x44001FFF] i_bd/axi_bram_ctrl_dbg_unit
        BUS_BLOCK
            i_bd/blk_mem_gen_dbg_unit/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X3Y17;
            i_bd/blk_mem_gen_dbg_unit/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X3Y16;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

