
./timescale.sv

#Design
+incdir+../RTL/

#TB_lib
../../../../NPU_global_lib/NPU_wrap_TB_lib/interface/axi_bus.sv  
../../../../NPU_global_lib/NPU_wrap_TB_lib/driver.sv

#RTL
../RTL/NPU_v2_wrap_mingyi.v

./NPU_v2_test.sv

