# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FDP.srcs/sources_1/ip/blk_mem_gen_const/sim/blk_mem_gen_const.v" \
"../../../../FDP.srcs/sources_1/ip/blk_mem_gen_img/sim/blk_mem_gen_img.v" \
"../../../../FDP.srcs/sources_1/ip/blk_mem_gen_inter/sim/blk_mem_gen_inter.v" \
"../../../../FDP.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../../FDP.srcs/sources_1/new/CanvasTransfer.v" \
"../../../../FDP.srcs/sources_1/imports/Desktop/Oled_Display.v" \
"../../../../FDP.srcs/sources_1/new/Top_Student.v" \
"../../../../FDP.srcs/sources_1/new/module_pack.v" \
"../../../../FDP.srcs/sources_1/new/neural_net.v" \
"../../../../FDP.srcs/sources_1/new/paint.v" \
"../../../../FDP.srcs/sources_1/new/ss_display.v" \
"../../../../FDP.srcs/sim_1/new/proj_lab_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
