Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 17:51:04 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_10/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.648      -10.745                     24                 1216       -0.033       -0.207                     12                 1216        1.725        0.000                       0                  1217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.648      -10.745                     24                 1216       -0.033       -0.207                     12                 1216        1.725        0.000                       0                  1217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           24  Failing Endpoints,  Worst Slack       -0.648ns,  Total Violation      -10.745ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.033ns,  Total Violation       -0.207ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.648ns  (required time - arrival time)
  Source:                 genblk1[86].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.881ns (41.468%)  route 2.655ns (58.532%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 6.057 - 4.000 ) 
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.758ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.689ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1216, estimated)     1.572     2.518    genblk1[86].reg_in/CLK
    SLICE_X113Y472       FDRE                                         r  genblk1[86].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y472       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.595 r  genblk1[86].reg_in/reg_out_reg[3]/Q
                         net (fo=3, estimated)        0.146     2.741    conv/mul30/O86[3]
    SLICE_X114Y472       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.829 r  conv/mul30/reg_out[0]_i_881/O
                         net (fo=1, routed)           0.010     2.839    conv/mul30/reg_out[0]_i_881_n_0
    SLICE_X114Y472       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     3.035 r  conv/mul30/reg_out_reg[0]_i_596/O[5]
                         net (fo=2, estimated)        0.276     3.311    conv/add000072/out0_2[6]
    SLICE_X113Y474       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.363 r  conv/add000072/reg_out[0]_i_598/O
                         net (fo=1, routed)           0.016     3.379    conv/add000072/reg_out[0]_i_598_n_0
    SLICE_X113Y474       CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.085     3.464 r  conv/add000072/reg_out_reg[0]_i_392/O[7]
                         net (fo=1, estimated)        0.224     3.688    conv/add000072/reg_out_reg[0]_i_392_n_8
    SLICE_X112Y474       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.724 r  conv/add000072/reg_out[0]_i_199/O
                         net (fo=1, routed)           0.010     3.734    conv/add000072/reg_out[0]_i_199_n_0
    SLICE_X112Y474       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.849 r  conv/add000072/reg_out_reg[0]_i_100/CO[7]
                         net (fo=1, estimated)        0.026     3.875    conv/add000072/reg_out_reg[0]_i_100_n_0
    SLICE_X112Y475       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.931 r  conv/add000072/reg_out_reg[0]_i_577/O[0]
                         net (fo=1, estimated)        0.527     4.458    conv/add000072/reg_out_reg[0]_i_577_n_15
    SLICE_X111Y476       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.494 r  conv/add000072/reg_out[0]_i_377/O
                         net (fo=1, routed)           0.009     4.503    conv/add000072/reg_out[0]_i_377_n_0
    SLICE_X111Y476       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     4.703 r  conv/add000072/reg_out_reg[0]_i_188/O[4]
                         net (fo=1, estimated)        0.576     5.279    conv/add000072/reg_out_reg[0]_i_188_n_11
    SLICE_X112Y478       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     5.315 r  conv/add000072/reg_out[22]_i_52/O
                         net (fo=1, routed)           0.009     5.324    conv/add000072/reg_out[22]_i_52_n_0
    SLICE_X112Y478       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     5.492 r  conv/add000072/reg_out_reg[22]_i_34/O[6]
                         net (fo=1, estimated)        0.226     5.718    conv/add000072/reg_out_reg[22]_i_34_n_9
    SLICE_X113Y479       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.757 r  conv/add000072/reg_out[16]_i_20/O
                         net (fo=1, routed)           0.015     5.772    conv/add000072/reg_out[16]_i_20_n_0
    SLICE_X113Y479       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.889 r  conv/add000072/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, estimated)        0.026     5.915    conv/add000072/reg_out_reg[16]_i_11_n_0
    SLICE_X113Y480       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.971 r  conv/add000072/reg_out_reg[22]_i_9/O[0]
                         net (fo=2, estimated)        0.265     6.236    conv/add000072/reg_out_reg[22]_i_9_n_15
    SLICE_X115Y480       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.326 r  conv/add000072/reg_out[22]_i_14/O
                         net (fo=1, routed)           0.009     6.335    conv/add000072/reg_out[22]_i_14_n_0
    SLICE_X115Y480       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.539 r  conv/add000072/reg_out_reg[22]_i_2/O[4]
                         net (fo=3, estimated)        0.251     6.790    conv/add000068/reg_out_reg[22]_0[0]
    SLICE_X115Y487       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     6.840 r  conv/add000068/reg_out[22]_i_5/O
                         net (fo=1, routed)           0.009     6.849    conv/add000072/reg_out_reg[22]_0[0]
    SLICE_X115Y487       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     7.029 r  conv/add000072/reg_out_reg[22]_i_1/O[5]
                         net (fo=1, routed)           0.025     7.054    reg_out/D[22]
    SLICE_X115Y487       FDRE                                         r  reg_out/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1216, estimated)     1.401     6.057    reg_out/CLK
    SLICE_X115Y487       FDRE                                         r  reg_out/reg_out_reg[22]/C
                         clock pessimism              0.360     6.416    
                         clock uncertainty           -0.035     6.381    
    SLICE_X115Y487       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.406    reg_out/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                 -0.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 demux/genblk1[31].z_reg[31][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[31].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.459ns (routing 0.689ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.758ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1216, estimated)     1.459     2.115    demux/CLK
    SLICE_X110Y475       FDRE                                         r  demux/genblk1[31].z_reg[31][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y475       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.173 r  demux/genblk1[31].z_reg[31][2]/Q
                         net (fo=1, estimated)        0.074     2.247    genblk1[31].reg_in/D[2]
    SLICE_X109Y475       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1216, estimated)     1.684     2.630    genblk1[31].reg_in/CLK
    SLICE_X109Y475       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.413     2.217    
    SLICE_X109Y475       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.279    genblk1[31].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X114Y479  demux/genblk1[116].z_reg[116][7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X116Y476  demux/genblk1[109].z_reg[109][1]/C



