// Seed: 778168341
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_6;
  assign id_2 = {id_6, 1} >= 1;
  always @(1)
    if (id_4)
      assume (id_6)
      else;
  wand id_7;
  wire id_8;
  assign id_7 = 1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_15,
      id_4,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
