
Bluetoothv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000924c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  080093dc  080093dc  0000a3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009528  08009528  0000b080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009528  08009528  0000a528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009530  08009530  0000b080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009530  08009530  0000a530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009534  08009534  0000a534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08009538  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000718  20000080  080095b8  0000b080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000798  080095b8  0000b798  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b7a5  00000000  00000000  0000b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dc9  00000000  00000000  00026855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  0002a61e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000131c  00000000  00000000  0002beb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cd23  00000000  00000000  0002d1d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fe7a  00000000  00000000  00059ef5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100e7f  00000000  00000000  00079d6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017abee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007158  00000000  00000000  0017ac34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080093c4 	.word	0x080093c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080093c4 	.word	0x080093c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2f>:
 80005f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005fc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000600:	bf24      	itt	cs
 8000602:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000606:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800060a:	d90d      	bls.n	8000628 <__aeabi_d2f+0x30>
 800060c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000610:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000614:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000618:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800061c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000620:	bf08      	it	eq
 8000622:	f020 0001 	biceq.w	r0, r0, #1
 8000626:	4770      	bx	lr
 8000628:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800062c:	d121      	bne.n	8000672 <__aeabi_d2f+0x7a>
 800062e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000632:	bfbc      	itt	lt
 8000634:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000638:	4770      	bxlt	lr
 800063a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000642:	f1c2 0218 	rsb	r2, r2, #24
 8000646:	f1c2 0c20 	rsb	ip, r2, #32
 800064a:	fa10 f30c 	lsls.w	r3, r0, ip
 800064e:	fa20 f002 	lsr.w	r0, r0, r2
 8000652:	bf18      	it	ne
 8000654:	f040 0001 	orrne.w	r0, r0, #1
 8000658:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800065c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000660:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000664:	ea40 000c 	orr.w	r0, r0, ip
 8000668:	fa23 f302 	lsr.w	r3, r3, r2
 800066c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000670:	e7cc      	b.n	800060c <__aeabi_d2f+0x14>
 8000672:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000676:	d107      	bne.n	8000688 <__aeabi_d2f+0x90>
 8000678:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800067c:	bf1e      	ittt	ne
 800067e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000682:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000686:	4770      	bxne	lr
 8000688:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800068c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000690:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop

08000698 <__aeabi_uldivmod>:
 8000698:	b953      	cbnz	r3, 80006b0 <__aeabi_uldivmod+0x18>
 800069a:	b94a      	cbnz	r2, 80006b0 <__aeabi_uldivmod+0x18>
 800069c:	2900      	cmp	r1, #0
 800069e:	bf08      	it	eq
 80006a0:	2800      	cmpeq	r0, #0
 80006a2:	bf1c      	itt	ne
 80006a4:	f04f 31ff 	movne.w	r1, #4294967295
 80006a8:	f04f 30ff 	movne.w	r0, #4294967295
 80006ac:	f000 b988 	b.w	80009c0 <__aeabi_idiv0>
 80006b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006b8:	f000 f806 	bl	80006c8 <__udivmoddi4>
 80006bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c4:	b004      	add	sp, #16
 80006c6:	4770      	bx	lr

080006c8 <__udivmoddi4>:
 80006c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006cc:	9d08      	ldr	r5, [sp, #32]
 80006ce:	468e      	mov	lr, r1
 80006d0:	4604      	mov	r4, r0
 80006d2:	4688      	mov	r8, r1
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d14a      	bne.n	800076e <__udivmoddi4+0xa6>
 80006d8:	428a      	cmp	r2, r1
 80006da:	4617      	mov	r7, r2
 80006dc:	d962      	bls.n	80007a4 <__udivmoddi4+0xdc>
 80006de:	fab2 f682 	clz	r6, r2
 80006e2:	b14e      	cbz	r6, 80006f8 <__udivmoddi4+0x30>
 80006e4:	f1c6 0320 	rsb	r3, r6, #32
 80006e8:	fa01 f806 	lsl.w	r8, r1, r6
 80006ec:	fa20 f303 	lsr.w	r3, r0, r3
 80006f0:	40b7      	lsls	r7, r6
 80006f2:	ea43 0808 	orr.w	r8, r3, r8
 80006f6:	40b4      	lsls	r4, r6
 80006f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006fc:	fa1f fc87 	uxth.w	ip, r7
 8000700:	fbb8 f1fe 	udiv	r1, r8, lr
 8000704:	0c23      	lsrs	r3, r4, #16
 8000706:	fb0e 8811 	mls	r8, lr, r1, r8
 800070a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800070e:	fb01 f20c 	mul.w	r2, r1, ip
 8000712:	429a      	cmp	r2, r3
 8000714:	d909      	bls.n	800072a <__udivmoddi4+0x62>
 8000716:	18fb      	adds	r3, r7, r3
 8000718:	f101 30ff 	add.w	r0, r1, #4294967295
 800071c:	f080 80ea 	bcs.w	80008f4 <__udivmoddi4+0x22c>
 8000720:	429a      	cmp	r2, r3
 8000722:	f240 80e7 	bls.w	80008f4 <__udivmoddi4+0x22c>
 8000726:	3902      	subs	r1, #2
 8000728:	443b      	add	r3, r7
 800072a:	1a9a      	subs	r2, r3, r2
 800072c:	b2a3      	uxth	r3, r4
 800072e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000732:	fb0e 2210 	mls	r2, lr, r0, r2
 8000736:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800073a:	fb00 fc0c 	mul.w	ip, r0, ip
 800073e:	459c      	cmp	ip, r3
 8000740:	d909      	bls.n	8000756 <__udivmoddi4+0x8e>
 8000742:	18fb      	adds	r3, r7, r3
 8000744:	f100 32ff 	add.w	r2, r0, #4294967295
 8000748:	f080 80d6 	bcs.w	80008f8 <__udivmoddi4+0x230>
 800074c:	459c      	cmp	ip, r3
 800074e:	f240 80d3 	bls.w	80008f8 <__udivmoddi4+0x230>
 8000752:	443b      	add	r3, r7
 8000754:	3802      	subs	r0, #2
 8000756:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800075a:	eba3 030c 	sub.w	r3, r3, ip
 800075e:	2100      	movs	r1, #0
 8000760:	b11d      	cbz	r5, 800076a <__udivmoddi4+0xa2>
 8000762:	40f3      	lsrs	r3, r6
 8000764:	2200      	movs	r2, #0
 8000766:	e9c5 3200 	strd	r3, r2, [r5]
 800076a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800076e:	428b      	cmp	r3, r1
 8000770:	d905      	bls.n	800077e <__udivmoddi4+0xb6>
 8000772:	b10d      	cbz	r5, 8000778 <__udivmoddi4+0xb0>
 8000774:	e9c5 0100 	strd	r0, r1, [r5]
 8000778:	2100      	movs	r1, #0
 800077a:	4608      	mov	r0, r1
 800077c:	e7f5      	b.n	800076a <__udivmoddi4+0xa2>
 800077e:	fab3 f183 	clz	r1, r3
 8000782:	2900      	cmp	r1, #0
 8000784:	d146      	bne.n	8000814 <__udivmoddi4+0x14c>
 8000786:	4573      	cmp	r3, lr
 8000788:	d302      	bcc.n	8000790 <__udivmoddi4+0xc8>
 800078a:	4282      	cmp	r2, r0
 800078c:	f200 8105 	bhi.w	800099a <__udivmoddi4+0x2d2>
 8000790:	1a84      	subs	r4, r0, r2
 8000792:	eb6e 0203 	sbc.w	r2, lr, r3
 8000796:	2001      	movs	r0, #1
 8000798:	4690      	mov	r8, r2
 800079a:	2d00      	cmp	r5, #0
 800079c:	d0e5      	beq.n	800076a <__udivmoddi4+0xa2>
 800079e:	e9c5 4800 	strd	r4, r8, [r5]
 80007a2:	e7e2      	b.n	800076a <__udivmoddi4+0xa2>
 80007a4:	2a00      	cmp	r2, #0
 80007a6:	f000 8090 	beq.w	80008ca <__udivmoddi4+0x202>
 80007aa:	fab2 f682 	clz	r6, r2
 80007ae:	2e00      	cmp	r6, #0
 80007b0:	f040 80a4 	bne.w	80008fc <__udivmoddi4+0x234>
 80007b4:	1a8a      	subs	r2, r1, r2
 80007b6:	0c03      	lsrs	r3, r0, #16
 80007b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007bc:	b280      	uxth	r0, r0
 80007be:	b2bc      	uxth	r4, r7
 80007c0:	2101      	movs	r1, #1
 80007c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007ce:	fb04 f20c 	mul.w	r2, r4, ip
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d907      	bls.n	80007e6 <__udivmoddi4+0x11e>
 80007d6:	18fb      	adds	r3, r7, r3
 80007d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007dc:	d202      	bcs.n	80007e4 <__udivmoddi4+0x11c>
 80007de:	429a      	cmp	r2, r3
 80007e0:	f200 80e0 	bhi.w	80009a4 <__udivmoddi4+0x2dc>
 80007e4:	46c4      	mov	ip, r8
 80007e6:	1a9b      	subs	r3, r3, r2
 80007e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80007f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007f4:	fb02 f404 	mul.w	r4, r2, r4
 80007f8:	429c      	cmp	r4, r3
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0x144>
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0x142>
 8000804:	429c      	cmp	r4, r3
 8000806:	f200 80ca 	bhi.w	800099e <__udivmoddi4+0x2d6>
 800080a:	4602      	mov	r2, r0
 800080c:	1b1b      	subs	r3, r3, r4
 800080e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000812:	e7a5      	b.n	8000760 <__udivmoddi4+0x98>
 8000814:	f1c1 0620 	rsb	r6, r1, #32
 8000818:	408b      	lsls	r3, r1
 800081a:	fa22 f706 	lsr.w	r7, r2, r6
 800081e:	431f      	orrs	r7, r3
 8000820:	fa0e f401 	lsl.w	r4, lr, r1
 8000824:	fa20 f306 	lsr.w	r3, r0, r6
 8000828:	fa2e fe06 	lsr.w	lr, lr, r6
 800082c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000830:	4323      	orrs	r3, r4
 8000832:	fa00 f801 	lsl.w	r8, r0, r1
 8000836:	fa1f fc87 	uxth.w	ip, r7
 800083a:	fbbe f0f9 	udiv	r0, lr, r9
 800083e:	0c1c      	lsrs	r4, r3, #16
 8000840:	fb09 ee10 	mls	lr, r9, r0, lr
 8000844:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000848:	fb00 fe0c 	mul.w	lr, r0, ip
 800084c:	45a6      	cmp	lr, r4
 800084e:	fa02 f201 	lsl.w	r2, r2, r1
 8000852:	d909      	bls.n	8000868 <__udivmoddi4+0x1a0>
 8000854:	193c      	adds	r4, r7, r4
 8000856:	f100 3aff 	add.w	sl, r0, #4294967295
 800085a:	f080 809c 	bcs.w	8000996 <__udivmoddi4+0x2ce>
 800085e:	45a6      	cmp	lr, r4
 8000860:	f240 8099 	bls.w	8000996 <__udivmoddi4+0x2ce>
 8000864:	3802      	subs	r0, #2
 8000866:	443c      	add	r4, r7
 8000868:	eba4 040e 	sub.w	r4, r4, lr
 800086c:	fa1f fe83 	uxth.w	lr, r3
 8000870:	fbb4 f3f9 	udiv	r3, r4, r9
 8000874:	fb09 4413 	mls	r4, r9, r3, r4
 8000878:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800087c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000880:	45a4      	cmp	ip, r4
 8000882:	d908      	bls.n	8000896 <__udivmoddi4+0x1ce>
 8000884:	193c      	adds	r4, r7, r4
 8000886:	f103 3eff 	add.w	lr, r3, #4294967295
 800088a:	f080 8082 	bcs.w	8000992 <__udivmoddi4+0x2ca>
 800088e:	45a4      	cmp	ip, r4
 8000890:	d97f      	bls.n	8000992 <__udivmoddi4+0x2ca>
 8000892:	3b02      	subs	r3, #2
 8000894:	443c      	add	r4, r7
 8000896:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800089a:	eba4 040c 	sub.w	r4, r4, ip
 800089e:	fba0 ec02 	umull	lr, ip, r0, r2
 80008a2:	4564      	cmp	r4, ip
 80008a4:	4673      	mov	r3, lr
 80008a6:	46e1      	mov	r9, ip
 80008a8:	d362      	bcc.n	8000970 <__udivmoddi4+0x2a8>
 80008aa:	d05f      	beq.n	800096c <__udivmoddi4+0x2a4>
 80008ac:	b15d      	cbz	r5, 80008c6 <__udivmoddi4+0x1fe>
 80008ae:	ebb8 0203 	subs.w	r2, r8, r3
 80008b2:	eb64 0409 	sbc.w	r4, r4, r9
 80008b6:	fa04 f606 	lsl.w	r6, r4, r6
 80008ba:	fa22 f301 	lsr.w	r3, r2, r1
 80008be:	431e      	orrs	r6, r3
 80008c0:	40cc      	lsrs	r4, r1
 80008c2:	e9c5 6400 	strd	r6, r4, [r5]
 80008c6:	2100      	movs	r1, #0
 80008c8:	e74f      	b.n	800076a <__udivmoddi4+0xa2>
 80008ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80008ce:	0c01      	lsrs	r1, r0, #16
 80008d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008d4:	b280      	uxth	r0, r0
 80008d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008da:	463b      	mov	r3, r7
 80008dc:	4638      	mov	r0, r7
 80008de:	463c      	mov	r4, r7
 80008e0:	46b8      	mov	r8, r7
 80008e2:	46be      	mov	lr, r7
 80008e4:	2620      	movs	r6, #32
 80008e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008ea:	eba2 0208 	sub.w	r2, r2, r8
 80008ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008f2:	e766      	b.n	80007c2 <__udivmoddi4+0xfa>
 80008f4:	4601      	mov	r1, r0
 80008f6:	e718      	b.n	800072a <__udivmoddi4+0x62>
 80008f8:	4610      	mov	r0, r2
 80008fa:	e72c      	b.n	8000756 <__udivmoddi4+0x8e>
 80008fc:	f1c6 0220 	rsb	r2, r6, #32
 8000900:	fa2e f302 	lsr.w	r3, lr, r2
 8000904:	40b7      	lsls	r7, r6
 8000906:	40b1      	lsls	r1, r6
 8000908:	fa20 f202 	lsr.w	r2, r0, r2
 800090c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000910:	430a      	orrs	r2, r1
 8000912:	fbb3 f8fe 	udiv	r8, r3, lr
 8000916:	b2bc      	uxth	r4, r7
 8000918:	fb0e 3318 	mls	r3, lr, r8, r3
 800091c:	0c11      	lsrs	r1, r2, #16
 800091e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000922:	fb08 f904 	mul.w	r9, r8, r4
 8000926:	40b0      	lsls	r0, r6
 8000928:	4589      	cmp	r9, r1
 800092a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800092e:	b280      	uxth	r0, r0
 8000930:	d93e      	bls.n	80009b0 <__udivmoddi4+0x2e8>
 8000932:	1879      	adds	r1, r7, r1
 8000934:	f108 3cff 	add.w	ip, r8, #4294967295
 8000938:	d201      	bcs.n	800093e <__udivmoddi4+0x276>
 800093a:	4589      	cmp	r9, r1
 800093c:	d81f      	bhi.n	800097e <__udivmoddi4+0x2b6>
 800093e:	eba1 0109 	sub.w	r1, r1, r9
 8000942:	fbb1 f9fe 	udiv	r9, r1, lr
 8000946:	fb09 f804 	mul.w	r8, r9, r4
 800094a:	fb0e 1119 	mls	r1, lr, r9, r1
 800094e:	b292      	uxth	r2, r2
 8000950:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000954:	4542      	cmp	r2, r8
 8000956:	d229      	bcs.n	80009ac <__udivmoddi4+0x2e4>
 8000958:	18ba      	adds	r2, r7, r2
 800095a:	f109 31ff 	add.w	r1, r9, #4294967295
 800095e:	d2c4      	bcs.n	80008ea <__udivmoddi4+0x222>
 8000960:	4542      	cmp	r2, r8
 8000962:	d2c2      	bcs.n	80008ea <__udivmoddi4+0x222>
 8000964:	f1a9 0102 	sub.w	r1, r9, #2
 8000968:	443a      	add	r2, r7
 800096a:	e7be      	b.n	80008ea <__udivmoddi4+0x222>
 800096c:	45f0      	cmp	r8, lr
 800096e:	d29d      	bcs.n	80008ac <__udivmoddi4+0x1e4>
 8000970:	ebbe 0302 	subs.w	r3, lr, r2
 8000974:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000978:	3801      	subs	r0, #1
 800097a:	46e1      	mov	r9, ip
 800097c:	e796      	b.n	80008ac <__udivmoddi4+0x1e4>
 800097e:	eba7 0909 	sub.w	r9, r7, r9
 8000982:	4449      	add	r1, r9
 8000984:	f1a8 0c02 	sub.w	ip, r8, #2
 8000988:	fbb1 f9fe 	udiv	r9, r1, lr
 800098c:	fb09 f804 	mul.w	r8, r9, r4
 8000990:	e7db      	b.n	800094a <__udivmoddi4+0x282>
 8000992:	4673      	mov	r3, lr
 8000994:	e77f      	b.n	8000896 <__udivmoddi4+0x1ce>
 8000996:	4650      	mov	r0, sl
 8000998:	e766      	b.n	8000868 <__udivmoddi4+0x1a0>
 800099a:	4608      	mov	r0, r1
 800099c:	e6fd      	b.n	800079a <__udivmoddi4+0xd2>
 800099e:	443b      	add	r3, r7
 80009a0:	3a02      	subs	r2, #2
 80009a2:	e733      	b.n	800080c <__udivmoddi4+0x144>
 80009a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009a8:	443b      	add	r3, r7
 80009aa:	e71c      	b.n	80007e6 <__udivmoddi4+0x11e>
 80009ac:	4649      	mov	r1, r9
 80009ae:	e79c      	b.n	80008ea <__udivmoddi4+0x222>
 80009b0:	eba1 0109 	sub.w	r1, r1, r9
 80009b4:	46c4      	mov	ip, r8
 80009b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009ba:	fb09 f804 	mul.w	r8, r9, r4
 80009be:	e7c4      	b.n	800094a <__udivmoddi4+0x282>

080009c0 <__aeabi_idiv0>:
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop

080009c4 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 80009c4:	b5b0      	push	{r4, r5, r7, lr}
 80009c6:	b08a      	sub	sp, #40	@ 0x28
 80009c8:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "Test";
 80009ca:	4b4e      	ldr	r3, [pc, #312]	@ (8000b04 <MX_BlueNRG_MS_Init+0x140>)
 80009cc:	617b      	str	r3, [r7, #20]
  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 80009ce:	f000 f8ad 	bl	8000b2c <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 80009d2:	2000      	movs	r0, #0
 80009d4:	f002 fd26 	bl	8003424 <BSP_PB_GetState>
 80009d8:	4603      	mov	r3, r0
 80009da:	b2da      	uxtb	r2, r3
 80009dc:	4b4a      	ldr	r3, [pc, #296]	@ (8000b08 <MX_BlueNRG_MS_Init+0x144>)
 80009de:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 80009e0:	2100      	movs	r1, #0
 80009e2:	484a      	ldr	r0, [pc, #296]	@ (8000b0c <MX_BlueNRG_MS_Init+0x148>)
 80009e4:	f007 f9cc 	bl	8007d80 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 80009e8:	1dba      	adds	r2, r7, #6
 80009ea:	f107 0308 	add.w	r3, r7, #8
 80009ee:	4611      	mov	r1, r2
 80009f0:	4618      	mov	r0, r3
 80009f2:	f007 f83a 	bl	8007a6a <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 80009f6:	f007 f87a 	bl	8007aee <hci_reset>
  HAL_Delay(100);
 80009fa:	2064      	movs	r0, #100	@ 0x64
 80009fc:	f002 fed8 	bl	80037b0 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000a00:	7a3b      	ldrb	r3, [r7, #8]
 8000a02:	2b30      	cmp	r3, #48	@ 0x30
 8000a04:	d902      	bls.n	8000a0c <MX_BlueNRG_MS_Init+0x48>
    bnrg_expansion_board = IDB05A1;
 8000a06:	4b42      	ldr	r3, [pc, #264]	@ (8000b10 <MX_BlueNRG_MS_Init+0x14c>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000a0c:	f107 0209 	add.w	r2, r7, #9
 8000a10:	4b40      	ldr	r3, [pc, #256]	@ (8000b14 <MX_BlueNRG_MS_Init+0x150>)
 8000a12:	2106      	movs	r1, #6
 8000a14:	2080      	movs	r0, #128	@ 0x80
 8000a16:	f006 ffa2 	bl	800795e <aci_hal_read_config_data>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000a1e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b14 <MX_BlueNRG_MS_Init+0x150>)
 8000a20:	795b      	ldrb	r3, [r3, #5]
 8000a22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000a26:	2bc0      	cmp	r3, #192	@ 0xc0
 8000a28:	d001      	beq.n	8000a2e <MX_BlueNRG_MS_Init+0x6a>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 8000a2a:	bf00      	nop
 8000a2c:	e7fd      	b.n	8000a2a <MX_BlueNRG_MS_Init+0x66>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000a2e:	f006 fd62 	bl	80074f6 <aci_gatt_init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8000a36:	4b36      	ldr	r3, [pc, #216]	@ (8000b10 <MX_BlueNRG_MS_Init+0x14c>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d110      	bne.n	8000a60 <MX_BlueNRG_MS_Init+0x9c>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000a3e:	f107 020e 	add.w	r2, r7, #14
 8000a42:	f107 030a 	add.w	r3, r7, #10
 8000a46:	9301      	str	r3, [sp, #4]
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	9300      	str	r3, [sp, #0]
 8000a4e:	4613      	mov	r3, r2
 8000a50:	2207      	movs	r2, #7
 8000a52:	2100      	movs	r1, #0
 8000a54:	2001      	movs	r0, #1
 8000a56:	f006 fb22 	bl	800709e <aci_gap_init_IDB05A1>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	613b      	str	r3, [r7, #16]
 8000a5e:	e00a      	b.n	8000a76 <MX_BlueNRG_MS_Init+0xb2>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000a60:	f107 030a 	add.w	r3, r7, #10
 8000a64:	f107 020c 	add.w	r2, r7, #12
 8000a68:	f107 010e 	add.w	r1, r7, #14
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	f006 fb66 	bl	800713e <aci_gap_init_IDB04A1>
 8000a72:	4603      	mov	r3, r0
 8000a74:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8000a76:	89fc      	ldrh	r4, [r7, #14]
 8000a78:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 8000a7a:	6978      	ldr	r0, [r7, #20]
 8000a7c:	f7ff fba8 	bl	80001d0 <strlen>
 8000a80:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8000a82:	b2da      	uxtb	r2, r3
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	9300      	str	r3, [sp, #0]
 8000a88:	4613      	mov	r3, r2
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4629      	mov	r1, r5
 8000a8e:	4620      	mov	r0, r4
 8000a90:	f006 fea8 	bl	80077e4 <aci_gatt_update_char_value>
 8000a94:	4603      	mov	r3, r0
 8000a96:	613b      	str	r3, [r7, #16]
  if (ret) {
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_BlueNRG_MS_Init+0xde>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 8000a9e:	bf00      	nop
 8000aa0:	e7fd      	b.n	8000a9e <MX_BlueNRG_MS_Init+0xda>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	9303      	str	r3, [sp, #12]
 8000aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <MX_BlueNRG_MS_Init+0x154>)
 8000aa8:	9302      	str	r3, [sp, #8]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	9301      	str	r3, [sp, #4]
 8000aae:	2310      	movs	r3, #16
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	2307      	movs	r3, #7
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f006 fc74 	bl	80073a6 <aci_gap_set_auth_requirement>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_BlueNRG_MS_Init+0x108>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <MX_BlueNRG_MS_Init+0x104>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_HWServW2ST_Service();
 8000acc:	f001 fa90 	bl	8001ff0 <Add_HWServW2ST_Service>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_BlueNRG_MS_Init+0x11a>
    PRINTF("BlueMS HW service added successfully.\n");
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
 8000ada:	bf00      	nop
 8000adc:	e7fd      	b.n	8000ada <MX_BlueNRG_MS_Init+0x116>
  }

  ret = Add_SWServW2ST_Service();
 8000ade:	f001 fb59 	bl	8002194 <Add_SWServW2ST_Service>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_BlueNRG_MS_Init+0x12c>
     PRINTF("BlueMS SW service added successfully.\n");
  } else {
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <MX_BlueNRG_MS_Init+0x128>
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 8000af0:	2104      	movs	r1, #4
 8000af2:	2001      	movs	r0, #1
 8000af4:	f006 ff88 	bl	8007a08 <aci_hal_set_tx_power_level>
 8000af8:	4603      	mov	r3, r0
 8000afa:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8000afc:	bf00      	nop
 8000afe:	3718      	adds	r7, #24
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bdb0      	pop	{r4, r5, r7, pc}
 8000b04:	080093dc 	.word	0x080093dc
 8000b08:	20000000 	.word	0x20000000
 8000b0c:	08002755 	.word	0x08002755
 8000b10:	2000009c 	.word	0x2000009c
 8000b14:	200000a0 	.word	0x200000a0
 8000b18:	0001e240 	.word	0x0001e240

08000b1c <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 8000b20:	f000 f812 	bl	8000b48 <User_Process>
  hci_user_evt_proc();
 8000b24:	f007 faa6 	bl	8008074 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8000b30:	2101      	movs	r1, #1
 8000b32:	2000      	movs	r0, #0
 8000b34:	f002 fc22 	bl	800337c <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f002 fbb9 	bl	80032b0 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f002 fcce 	bl	80034e0 <BSP_COM_Init>
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  if (set_connectable)
 8000b4e:	4b2c      	ldr	r3, [pc, #176]	@ (8000c00 <User_Process+0xb8>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d004      	beq.n	8000b62 <User_Process+0x1a>
  {
    Set_DeviceConnectable();
 8000b58:	f001 fd8a 	bl	8002670 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8000b5c:	4b28      	ldr	r3, [pc, #160]	@ (8000c00 <User_Process+0xb8>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	701a      	strb	r2, [r3, #0]
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);

    /* Debouncing */
    HAL_Delay(50);
#endif
    BSP_LED_Toggle(LED2);
 8000b62:	2000      	movs	r0, #0
 8000b64:	f002 fbb6 	bl	80032d4 <BSP_LED_Toggle>

    if (connected)
 8000b68:	4b26      	ldr	r3, [pc, #152]	@ (8000c04 <User_Process+0xbc>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d042      	beq.n	8000bf6 <User_Process+0xae>
    {
      /* Set a random seed */
      srand(HAL_GetTick());
 8000b70:	f002 fe12 	bl	8003798 <HAL_GetTick>
 8000b74:	4603      	mov	r3, r0
 8000b76:	4618      	mov	r0, r3
 8000b78:	f007 fc0c 	bl	8008394 <srand>

      /* Update emulated Environmental data */
      Set_Random_Environmental_Values(&data_t, &data_p);
 8000b7c:	463a      	mov	r2, r7
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	4611      	mov	r1, r2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f000 f84c 	bl	8000c20 <Set_Random_Environmental_Values>
      BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8000b88:	edd7 7a00 	vldr	s15, [r7]
 8000b8c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000c08 <User_Process+0xc0>
 8000b90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b94:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8000b98:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b9c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000ba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ba4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ba8:	ee17 3a90 	vmov	r3, s15
 8000bac:	b21b      	sxth	r3, r3
 8000bae:	4619      	mov	r1, r3
 8000bb0:	ee16 0a90 	vmov	r0, s13
 8000bb4:	f001 fd16 	bl	80025e4 <BlueMS_Environmental_Update>

      /* Update emulated Acceleration, Gyroscope and Sensor Fusion data */
      Set_Random_Motion_Values(counter);
 8000bb8:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <User_Process+0xc4>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 f8af 	bl	8000d20 <Set_Random_Motion_Values>
      Acc_Update(&x_axes, &g_axes, &m_axes);
 8000bc2:	4a13      	ldr	r2, [pc, #76]	@ (8000c10 <User_Process+0xc8>)
 8000bc4:	4913      	ldr	r1, [pc, #76]	@ (8000c14 <User_Process+0xcc>)
 8000bc6:	4814      	ldr	r0, [pc, #80]	@ (8000c18 <User_Process+0xd0>)
 8000bc8:	f001 fb74 	bl	80022b4 <Acc_Update>
      Quat_Update(&q_axes);
 8000bcc:	4813      	ldr	r0, [pc, #76]	@ (8000c1c <User_Process+0xd4>)
 8000bce:	f001 fbfb 	bl	80023c8 <Quat_Update>

      counter ++;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <User_Process+0xc4>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8000c0c <User_Process+0xc4>)
 8000bda:	6013      	str	r3, [r2, #0]
      if (counter == 40) {
 8000bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <User_Process+0xc4>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b28      	cmp	r3, #40	@ 0x28
 8000be2:	d104      	bne.n	8000bee <User_Process+0xa6>
        counter = 0;
 8000be4:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <User_Process+0xc4>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
        Reset_Motion_Values();
 8000bea:	f001 f907 	bl	8001dfc <Reset_Motion_Values>
      }
#if !USE_BUTTON
      HAL_Delay(1000); /* wait 1 sec before sending new data */
 8000bee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bf2:	f002 fddd 	bl	80037b0 <HAL_Delay>
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000001 	.word	0x20000001
 8000c04:	200000dc 	.word	0x200000dc
 8000c08:	42c80000 	.word	0x42c80000
 8000c0c:	200000a8 	.word	0x200000a8
 8000c10:	200000f8 	.word	0x200000f8
 8000c14:	200000ec 	.word	0x200000ec
 8000c18:	200000e0 	.word	0x200000e0
 8000c1c:	20000104 	.word	0x20000104

08000c20 <Set_Random_Environmental_Values>:
 * @param  float pointer to temperature data
 * @param  float pointer to pressure data
 * @retval None
 */
static void Set_Random_Environmental_Values(float *data_t, float *data_p)
{
 8000c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c24:	b084      	sub	sp, #16
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	60f8      	str	r0, [r7, #12]
 8000c2a:	60b9      	str	r1, [r7, #8]
  *data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX;     /* T sensor emulation */
 8000c2c:	f007 fbe0 	bl	80083f0 <rand>
 8000c30:	4603      	mov	r3, r0
 8000c32:	17da      	asrs	r2, r3, #31
 8000c34:	469a      	mov	sl, r3
 8000c36:	4693      	mov	fp, r2
 8000c38:	4652      	mov	r2, sl
 8000c3a:	465b      	mov	r3, fp
 8000c3c:	f04f 0000 	mov.w	r0, #0
 8000c40:	f04f 0100 	mov.w	r1, #0
 8000c44:	0099      	lsls	r1, r3, #2
 8000c46:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000c4a:	0090      	lsls	r0, r2, #2
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	460b      	mov	r3, r1
 8000c50:	eb12 010a 	adds.w	r1, r2, sl
 8000c54:	6039      	str	r1, [r7, #0]
 8000c56:	eb43 030b 	adc.w	r3, r3, fp
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c68:	f7ff fd16 	bl	8000698 <__aeabi_uldivmod>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	460b      	mov	r3, r1
 8000c70:	4610      	mov	r0, r2
 8000c72:	4619      	mov	r1, r3
 8000c74:	f7ff fc8a 	bl	800058c <__aeabi_ul2d>
 8000c78:	f04f 0200 	mov.w	r2, #0
 8000c7c:	4b26      	ldr	r3, [pc, #152]	@ (8000d18 <Set_Random_Environmental_Values+0xf8>)
 8000c7e:	f7ff fb05 	bl	800028c <__adddf3>
 8000c82:	4602      	mov	r2, r0
 8000c84:	460b      	mov	r3, r1
 8000c86:	4610      	mov	r0, r2
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f7ff fcb5 	bl	80005f8 <__aeabi_d2f>
 8000c8e:	4602      	mov	r2, r0
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	601a      	str	r2, [r3, #0]
  *data_p = 1000.0 + ((uint64_t)rand()*80)/RAND_MAX; /* P sensor emulation */
 8000c94:	f007 fbac 	bl	80083f0 <rand>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	17da      	asrs	r2, r3, #31
 8000c9c:	4698      	mov	r8, r3
 8000c9e:	4691      	mov	r9, r2
 8000ca0:	4642      	mov	r2, r8
 8000ca2:	464b      	mov	r3, r9
 8000ca4:	f04f 0000 	mov.w	r0, #0
 8000ca8:	f04f 0100 	mov.w	r1, #0
 8000cac:	0099      	lsls	r1, r3, #2
 8000cae:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000cb2:	0090      	lsls	r0, r2, #2
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	eb12 0408 	adds.w	r4, r2, r8
 8000cbc:	eb43 0509 	adc.w	r5, r3, r9
 8000cc0:	f04f 0200 	mov.w	r2, #0
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	012b      	lsls	r3, r5, #4
 8000cca:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000cce:	0122      	lsls	r2, r4, #4
 8000cd0:	4614      	mov	r4, r2
 8000cd2:	461d      	mov	r5, r3
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	4629      	mov	r1, r5
 8000cd8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000cdc:	f04f 0300 	mov.w	r3, #0
 8000ce0:	f7ff fcda 	bl	8000698 <__aeabi_uldivmod>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	4610      	mov	r0, r2
 8000cea:	4619      	mov	r1, r3
 8000cec:	f7ff fc4e 	bl	800058c <__aeabi_ul2d>
 8000cf0:	f04f 0200 	mov.w	r2, #0
 8000cf4:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <Set_Random_Environmental_Values+0xfc>)
 8000cf6:	f7ff fac9 	bl	800028c <__adddf3>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	4610      	mov	r0, r2
 8000d00:	4619      	mov	r1, r3
 8000d02:	f7ff fc79 	bl	80005f8 <__aeabi_d2f>
 8000d06:	4602      	mov	r2, r0
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	601a      	str	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	3710      	adds	r7, #16
 8000d10:	46bd      	mov	sp, r7
 8000d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000d16:	bf00      	nop
 8000d18:	403b0000 	.word	0x403b0000
 8000d1c:	408f4000 	.word	0x408f4000

08000d20 <Set_Random_Motion_Values>:
 * @brief  Set random values for all motion sensor data
 * @param  uint32_t counter for changing the rotation direction
 * @retval None
 */
static void Set_Random_Motion_Values(uint32_t cnt)
{
 8000d20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d24:	f5ad 7d7a 	sub.w	sp, sp, #1000	@ 0x3e8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	f8c7 03e4 	str.w	r0, [r7, #996]	@ 0x3e4
  /* Update Acceleration, Gyroscope and Sensor Fusion data */
  if (cnt < 20) {
 8000d2e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8000d32:	2b13      	cmp	r3, #19
 8000d34:	f200 8426 	bhi.w	8001584 <Set_Random_Motion_Values+0x864>
    x_axes.AXIS_X +=  (10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8000d38:	f007 fb5a 	bl	80083f0 <rand>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	17da      	asrs	r2, r3, #31
 8000d40:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
 8000d44:	f8c7 232c 	str.w	r2, [r7, #812]	@ 0x32c
 8000d48:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
 8000d52:	f8c7 2324 	str.w	r2, [r7, #804]	@ 0x324
 8000d56:	e9d7 45ca 	ldrd	r4, r5, [r7, #808]	@ 0x328
 8000d5a:	462b      	mov	r3, r5
 8000d5c:	e9d7 abc8 	ldrd	sl, fp, [r7, #800]	@ 0x320
 8000d60:	4652      	mov	r2, sl
 8000d62:	fb02 f203 	mul.w	r2, r2, r3
 8000d66:	465b      	mov	r3, fp
 8000d68:	4621      	mov	r1, r4
 8000d6a:	fb01 f303 	mul.w	r3, r1, r3
 8000d6e:	4413      	add	r3, r2
 8000d70:	4622      	mov	r2, r4
 8000d72:	4651      	mov	r1, sl
 8000d74:	fba2 8901 	umull	r8, r9, r2, r1
 8000d78:	444b      	add	r3, r9
 8000d7a:	4699      	mov	r9, r3
 8000d7c:	4642      	mov	r2, r8
 8000d7e:	464b      	mov	r3, r9
 8000d80:	1891      	adds	r1, r2, r2
 8000d82:	66b9      	str	r1, [r7, #104]	@ 0x68
 8000d84:	415b      	adcs	r3, r3
 8000d86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000d88:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8000d8c:	eb12 0108 	adds.w	r1, r2, r8
 8000d90:	f8c7 1318 	str.w	r1, [r7, #792]	@ 0x318
 8000d94:	eb43 0309 	adc.w	r3, r3, r9
 8000d98:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
 8000d9c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000da0:	f04f 0300 	mov.w	r3, #0
 8000da4:	e9d7 01c6 	ldrd	r0, r1, [r7, #792]	@ 0x318
 8000da8:	f7ff fc76 	bl	8000698 <__aeabi_uldivmod>
 8000dac:	4602      	mov	r2, r0
 8000dae:	460b      	mov	r3, r1
 8000db0:	f112 010a 	adds.w	r1, r2, #10
 8000db4:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8000db8:	f143 0300 	adc.w	r3, r3, #0
 8000dbc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000dc0:	4bec      	ldr	r3, [pc, #944]	@ (8001174 <Set_Random_Motion_Values+0x454>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000dca:	4413      	add	r3, r2
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4be9      	ldr	r3, [pc, #932]	@ (8001174 <Set_Random_Motion_Values+0x454>)
 8000dd0:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y += -(10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8000dd2:	f007 fb0d 	bl	80083f0 <rand>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	17da      	asrs	r2, r3, #31
 8000dda:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310
 8000dde:	f8c7 2314 	str.w	r2, [r7, #788]	@ 0x314
 8000de2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8000de6:	2200      	movs	r2, #0
 8000de8:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
 8000dec:	f8c7 230c 	str.w	r2, [r7, #780]	@ 0x30c
 8000df0:	e9d7 45c4 	ldrd	r4, r5, [r7, #784]	@ 0x310
 8000df4:	462b      	mov	r3, r5
 8000df6:	e9d7 89c2 	ldrd	r8, r9, [r7, #776]	@ 0x308
 8000dfa:	4642      	mov	r2, r8
 8000dfc:	fb02 f203 	mul.w	r2, r2, r3
 8000e00:	464b      	mov	r3, r9
 8000e02:	4621      	mov	r1, r4
 8000e04:	fb01 f303 	mul.w	r3, r1, r3
 8000e08:	4413      	add	r3, r2
 8000e0a:	4622      	mov	r2, r4
 8000e0c:	4641      	mov	r1, r8
 8000e0e:	fba2 1201 	umull	r1, r2, r2, r1
 8000e12:	f8c7 23dc 	str.w	r2, [r7, #988]	@ 0x3dc
 8000e16:	460a      	mov	r2, r1
 8000e18:	f8c7 23d8 	str.w	r2, [r7, #984]	@ 0x3d8
 8000e1c:	f8d7 23dc 	ldr.w	r2, [r7, #988]	@ 0x3dc
 8000e20:	4413      	add	r3, r2
 8000e22:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc
 8000e26:	e9d7 45f6 	ldrd	r4, r5, [r7, #984]	@ 0x3d8
 8000e2a:	4622      	mov	r2, r4
 8000e2c:	462b      	mov	r3, r5
 8000e2e:	f04f 0000 	mov.w	r0, #0
 8000e32:	f04f 0100 	mov.w	r1, #0
 8000e36:	0099      	lsls	r1, r3, #2
 8000e38:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000e3c:	0090      	lsls	r0, r2, #2
 8000e3e:	4602      	mov	r2, r0
 8000e40:	460b      	mov	r3, r1
 8000e42:	4621      	mov	r1, r4
 8000e44:	1851      	adds	r1, r2, r1
 8000e46:	f8c7 1300 	str.w	r1, [r7, #768]	@ 0x300
 8000e4a:	4629      	mov	r1, r5
 8000e4c:	eb43 0101 	adc.w	r1, r3, r1
 8000e50:	f8c7 1304 	str.w	r1, [r7, #772]	@ 0x304
 8000e54:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000e58:	f04f 0300 	mov.w	r3, #0
 8000e5c:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	@ 0x300
 8000e60:	f7ff fc1a 	bl	8000698 <__aeabi_uldivmod>
 8000e64:	4602      	mov	r2, r0
 8000e66:	460b      	mov	r3, r1
 8000e68:	f06f 0009 	mvn.w	r0, #9
 8000e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e70:	1a80      	subs	r0, r0, r2
 8000e72:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 8000e76:	eb61 0303 	sbc.w	r3, r1, r3
 8000e7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000e7e:	4bbd      	ldr	r3, [pc, #756]	@ (8001174 <Set_Random_Motion_Values+0x454>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	461a      	mov	r2, r3
 8000e84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000e88:	4413      	add	r3, r2
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	4bb9      	ldr	r3, [pc, #740]	@ (8001174 <Set_Random_Motion_Values+0x454>)
 8000e8e:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z +=  (10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8000e90:	f007 faae 	bl	80083f0 <rand>
 8000e94:	4603      	mov	r3, r0
 8000e96:	17da      	asrs	r2, r3, #31
 8000e98:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
 8000e9c:	f8c7 22fc 	str.w	r2, [r7, #764]	@ 0x2fc
 8000ea0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 8000eaa:	f8c7 22f4 	str.w	r2, [r7, #756]	@ 0x2f4
 8000eae:	e9d7 45be 	ldrd	r4, r5, [r7, #760]	@ 0x2f8
 8000eb2:	462b      	mov	r3, r5
 8000eb4:	e9d7 89bc 	ldrd	r8, r9, [r7, #752]	@ 0x2f0
 8000eb8:	4642      	mov	r2, r8
 8000eba:	fb02 f203 	mul.w	r2, r2, r3
 8000ebe:	464b      	mov	r3, r9
 8000ec0:	4621      	mov	r1, r4
 8000ec2:	fb01 f303 	mul.w	r3, r1, r3
 8000ec6:	4413      	add	r3, r2
 8000ec8:	4622      	mov	r2, r4
 8000eca:	4641      	mov	r1, r8
 8000ecc:	fba2 1201 	umull	r1, r2, r2, r1
 8000ed0:	f8c7 23d4 	str.w	r2, [r7, #980]	@ 0x3d4
 8000ed4:	460a      	mov	r2, r1
 8000ed6:	f8c7 23d0 	str.w	r2, [r7, #976]	@ 0x3d0
 8000eda:	f8d7 23d4 	ldr.w	r2, [r7, #980]	@ 0x3d4
 8000ede:	4413      	add	r3, r2
 8000ee0:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
 8000ee4:	e9d7 45f4 	ldrd	r4, r5, [r7, #976]	@ 0x3d0
 8000ee8:	4622      	mov	r2, r4
 8000eea:	462b      	mov	r3, r5
 8000eec:	f04f 0000 	mov.w	r0, #0
 8000ef0:	f04f 0100 	mov.w	r1, #0
 8000ef4:	00d9      	lsls	r1, r3, #3
 8000ef6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8000efa:	00d0      	lsls	r0, r2, #3
 8000efc:	4602      	mov	r2, r0
 8000efe:	460b      	mov	r3, r1
 8000f00:	4621      	mov	r1, r4
 8000f02:	1a51      	subs	r1, r2, r1
 8000f04:	f8c7 12e8 	str.w	r1, [r7, #744]	@ 0x2e8
 8000f08:	4629      	mov	r1, r5
 8000f0a:	eb63 0301 	sbc.w	r3, r3, r1
 8000f0e:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8000f12:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000f16:	f04f 0300 	mov.w	r3, #0
 8000f1a:	e9d7 01ba 	ldrd	r0, r1, [r7, #744]	@ 0x2e8
 8000f1e:	f7ff fbbb 	bl	8000698 <__aeabi_uldivmod>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	f112 010a 	adds.w	r1, r2, #10
 8000f2a:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8000f2e:	f143 0300 	adc.w	r3, r3, #0
 8000f32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000f36:	4b8f      	ldr	r3, [pc, #572]	@ (8001174 <Set_Random_Motion_Values+0x454>)
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000f40:	4413      	add	r3, r2
 8000f42:	461a      	mov	r2, r3
 8000f44:	4b8b      	ldr	r3, [pc, #556]	@ (8001174 <Set_Random_Motion_Values+0x454>)
 8000f46:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X +=  (100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8000f48:	f007 fa52 	bl	80083f0 <rand>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	17da      	asrs	r2, r3, #31
 8000f50:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
 8000f54:	f8c7 22e4 	str.w	r2, [r7, #740]	@ 0x2e4
 8000f58:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f8c7 32d8 	str.w	r3, [r7, #728]	@ 0x2d8
 8000f62:	f8c7 22dc 	str.w	r2, [r7, #732]	@ 0x2dc
 8000f66:	e9d7 45b8 	ldrd	r4, r5, [r7, #736]	@ 0x2e0
 8000f6a:	462b      	mov	r3, r5
 8000f6c:	e9d7 89b6 	ldrd	r8, r9, [r7, #728]	@ 0x2d8
 8000f70:	4642      	mov	r2, r8
 8000f72:	fb02 f203 	mul.w	r2, r2, r3
 8000f76:	464b      	mov	r3, r9
 8000f78:	4621      	mov	r1, r4
 8000f7a:	fb01 f303 	mul.w	r3, r1, r3
 8000f7e:	4413      	add	r3, r2
 8000f80:	4622      	mov	r2, r4
 8000f82:	4641      	mov	r1, r8
 8000f84:	fba2 1201 	umull	r1, r2, r2, r1
 8000f88:	f8c7 23cc 	str.w	r2, [r7, #972]	@ 0x3cc
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	f8c7 23c8 	str.w	r2, [r7, #968]	@ 0x3c8
 8000f92:	f8d7 23cc 	ldr.w	r2, [r7, #972]	@ 0x3cc
 8000f96:	4413      	add	r3, r2
 8000f98:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
 8000f9c:	e9d7 12f2 	ldrd	r1, r2, [r7, #968]	@ 0x3c8
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	18db      	adds	r3, r3, r3
 8000fa4:	663b      	str	r3, [r7, #96]	@ 0x60
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	eb42 0303 	adc.w	r3, r2, r3
 8000fac:	667b      	str	r3, [r7, #100]	@ 0x64
 8000fae:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8000fb2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000fb6:	f04f 0300 	mov.w	r3, #0
 8000fba:	f7ff fb6d 	bl	8000698 <__aeabi_uldivmod>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8000fc6:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8000fca:	f143 0300 	adc.w	r3, r3, #0
 8000fce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000fd2:	4b69      	ldr	r3, [pc, #420]	@ (8001178 <Set_Random_Motion_Values+0x458>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000fdc:	4413      	add	r3, r2
 8000fde:	461a      	mov	r2, r3
 8000fe0:	4b65      	ldr	r3, [pc, #404]	@ (8001178 <Set_Random_Motion_Values+0x458>)
 8000fe2:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y += -(100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 8000fe4:	f007 fa04 	bl	80083f0 <rand>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	17da      	asrs	r2, r3, #31
 8000fec:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
 8000ff0:	f8c7 22d4 	str.w	r2, [r7, #724]	@ 0x2d4
 8000ff4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	f8c7 32c8 	str.w	r3, [r7, #712]	@ 0x2c8
 8000ffe:	f8c7 22cc 	str.w	r2, [r7, #716]	@ 0x2cc
 8001002:	e9d7 45b4 	ldrd	r4, r5, [r7, #720]	@ 0x2d0
 8001006:	462b      	mov	r3, r5
 8001008:	e9d7 89b2 	ldrd	r8, r9, [r7, #712]	@ 0x2c8
 800100c:	4642      	mov	r2, r8
 800100e:	fb02 f203 	mul.w	r2, r2, r3
 8001012:	464b      	mov	r3, r9
 8001014:	4621      	mov	r1, r4
 8001016:	fb01 f303 	mul.w	r3, r1, r3
 800101a:	4413      	add	r3, r2
 800101c:	4622      	mov	r2, r4
 800101e:	4641      	mov	r1, r8
 8001020:	fba2 1201 	umull	r1, r2, r2, r1
 8001024:	f8c7 23c4 	str.w	r2, [r7, #964]	@ 0x3c4
 8001028:	460a      	mov	r2, r1
 800102a:	f8c7 23c0 	str.w	r2, [r7, #960]	@ 0x3c0
 800102e:	f8d7 23c4 	ldr.w	r2, [r7, #964]	@ 0x3c4
 8001032:	4413      	add	r3, r2
 8001034:	f8c7 33c4 	str.w	r3, [r7, #964]	@ 0x3c4
 8001038:	f04f 0000 	mov.w	r0, #0
 800103c:	f04f 0100 	mov.w	r1, #0
 8001040:	e9d7 45f0 	ldrd	r4, r5, [r7, #960]	@ 0x3c0
 8001044:	462b      	mov	r3, r5
 8001046:	0099      	lsls	r1, r3, #2
 8001048:	4623      	mov	r3, r4
 800104a:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 800104e:	4623      	mov	r3, r4
 8001050:	0098      	lsls	r0, r3, #2
 8001052:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001056:	f04f 0300 	mov.w	r3, #0
 800105a:	f7ff fb1d 	bl	8000698 <__aeabi_uldivmod>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001066:	f04f 31ff 	mov.w	r1, #4294967295
 800106a:	1a80      	subs	r0, r0, r2
 800106c:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
 8001070:	eb61 0303 	sbc.w	r3, r1, r3
 8001074:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001078:	4b3f      	ldr	r3, [pc, #252]	@ (8001178 <Set_Random_Motion_Values+0x458>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	461a      	mov	r2, r3
 800107e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001082:	4413      	add	r3, r2
 8001084:	461a      	mov	r2, r3
 8001086:	4b3c      	ldr	r3, [pc, #240]	@ (8001178 <Set_Random_Motion_Values+0x458>)
 8001088:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z +=  (100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 800108a:	f007 f9b1 	bl	80083f0 <rand>
 800108e:	4603      	mov	r3, r0
 8001090:	17da      	asrs	r2, r3, #31
 8001092:	f8c7 32c0 	str.w	r3, [r7, #704]	@ 0x2c0
 8001096:	f8c7 22c4 	str.w	r2, [r7, #708]	@ 0x2c4
 800109a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800109e:	2200      	movs	r2, #0
 80010a0:	f8c7 32b8 	str.w	r3, [r7, #696]	@ 0x2b8
 80010a4:	f8c7 22bc 	str.w	r2, [r7, #700]	@ 0x2bc
 80010a8:	e9d7 45b0 	ldrd	r4, r5, [r7, #704]	@ 0x2c0
 80010ac:	462b      	mov	r3, r5
 80010ae:	e9d7 89ae 	ldrd	r8, r9, [r7, #696]	@ 0x2b8
 80010b2:	4642      	mov	r2, r8
 80010b4:	fb02 f203 	mul.w	r2, r2, r3
 80010b8:	464b      	mov	r3, r9
 80010ba:	4621      	mov	r1, r4
 80010bc:	fb01 f303 	mul.w	r3, r1, r3
 80010c0:	4413      	add	r3, r2
 80010c2:	4622      	mov	r2, r4
 80010c4:	4641      	mov	r1, r8
 80010c6:	fba2 1201 	umull	r1, r2, r2, r1
 80010ca:	f8c7 23bc 	str.w	r2, [r7, #956]	@ 0x3bc
 80010ce:	460a      	mov	r2, r1
 80010d0:	f8c7 23b8 	str.w	r2, [r7, #952]	@ 0x3b8
 80010d4:	f8d7 23bc 	ldr.w	r2, [r7, #956]	@ 0x3bc
 80010d8:	4413      	add	r3, r2
 80010da:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
 80010de:	e9d7 45ee 	ldrd	r4, r5, [r7, #952]	@ 0x3b8
 80010e2:	4622      	mov	r2, r4
 80010e4:	462b      	mov	r3, r5
 80010e6:	1891      	adds	r1, r2, r2
 80010e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80010ea:	415b      	adcs	r3, r3
 80010ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80010ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80010f2:	4621      	mov	r1, r4
 80010f4:	1851      	adds	r1, r2, r1
 80010f6:	6539      	str	r1, [r7, #80]	@ 0x50
 80010f8:	4629      	mov	r1, r5
 80010fa:	eb43 0101 	adc.w	r1, r3, r1
 80010fe:	6579      	str	r1, [r7, #84]	@ 0x54
 8001100:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8001104:	460b      	mov	r3, r1
 8001106:	18db      	adds	r3, r3, r3
 8001108:	64bb      	str	r3, [r7, #72]	@ 0x48
 800110a:	4613      	mov	r3, r2
 800110c:	eb42 0303 	adc.w	r3, r2, r3
 8001110:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001112:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8001116:	4618      	mov	r0, r3
 8001118:	4621      	mov	r1, r4
 800111a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800111e:	f04f 0300 	mov.w	r3, #0
 8001122:	f7ff fab9 	bl	8000698 <__aeabi_uldivmod>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 800112e:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8001132:	f143 0300 	adc.w	r3, r3, #0
 8001136:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800113a:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <Set_Random_Motion_Values+0x458>)
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	461a      	mov	r2, r3
 8001140:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001144:	4413      	add	r3, r2
 8001146:	461a      	mov	r2, r3
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <Set_Random_Motion_Values+0x458>)
 800114a:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X +=  (3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800114c:	f007 f950 	bl	80083f0 <rand>
 8001150:	4603      	mov	r3, r0
 8001152:	17da      	asrs	r2, r3, #31
 8001154:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8001158:	f8c7 22b4 	str.w	r2, [r7, #692]	@ 0x2b4
 800115c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001160:	2200      	movs	r2, #0
 8001162:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
 8001166:	f8c7 22ac 	str.w	r2, [r7, #684]	@ 0x2ac
 800116a:	e9d7 45ac 	ldrd	r4, r5, [r7, #688]	@ 0x2b0
 800116e:	462b      	mov	r3, r5
 8001170:	e004      	b.n	800117c <Set_Random_Motion_Values+0x45c>
 8001172:	bf00      	nop
 8001174:	200000e0 	.word	0x200000e0
 8001178:	200000ec 	.word	0x200000ec
 800117c:	e9d7 89aa 	ldrd	r8, r9, [r7, #680]	@ 0x2a8
 8001180:	4642      	mov	r2, r8
 8001182:	fb02 f203 	mul.w	r2, r2, r3
 8001186:	464b      	mov	r3, r9
 8001188:	4621      	mov	r1, r4
 800118a:	fb01 f303 	mul.w	r3, r1, r3
 800118e:	4413      	add	r3, r2
 8001190:	4622      	mov	r2, r4
 8001192:	4641      	mov	r1, r8
 8001194:	fba2 1201 	umull	r1, r2, r2, r1
 8001198:	f8c7 23b4 	str.w	r2, [r7, #948]	@ 0x3b4
 800119c:	460a      	mov	r2, r1
 800119e:	f8c7 23b0 	str.w	r2, [r7, #944]	@ 0x3b0
 80011a2:	f8d7 23b4 	ldr.w	r2, [r7, #948]	@ 0x3b4
 80011a6:	4413      	add	r3, r2
 80011a8:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
 80011ac:	e9d7 45ec 	ldrd	r4, r5, [r7, #944]	@ 0x3b0
 80011b0:	4622      	mov	r2, r4
 80011b2:	462b      	mov	r3, r5
 80011b4:	1891      	adds	r1, r2, r2
 80011b6:	6439      	str	r1, [r7, #64]	@ 0x40
 80011b8:	415b      	adcs	r3, r3
 80011ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80011bc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80011c0:	4621      	mov	r1, r4
 80011c2:	1851      	adds	r1, r2, r1
 80011c4:	f8c7 12a0 	str.w	r1, [r7, #672]	@ 0x2a0
 80011c8:	4629      	mov	r1, r5
 80011ca:	eb43 0101 	adc.w	r1, r3, r1
 80011ce:	f8c7 12a4 	str.w	r1, [r7, #676]	@ 0x2a4
 80011d2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80011d6:	f04f 0300 	mov.w	r3, #0
 80011da:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	@ 0x2a0
 80011de:	f7ff fa5b 	bl	8000698 <__aeabi_uldivmod>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	1cd1      	adds	r1, r2, #3
 80011e8:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80011ec:	f143 0300 	adc.w	r3, r3, #0
 80011f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80011f4:	4be1      	ldr	r3, [pc, #900]	@ (800157c <Set_Random_Motion_Values+0x85c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80011fe:	4413      	add	r3, r2
 8001200:	461a      	mov	r2, r3
 8001202:	4bde      	ldr	r3, [pc, #888]	@ (800157c <Set_Random_Motion_Values+0x85c>)
 8001204:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y += -(3  + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 8001206:	f007 f8f3 	bl	80083f0 <rand>
 800120a:	4603      	mov	r3, r0
 800120c:	17da      	asrs	r2, r3, #31
 800120e:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
 8001212:	f8c7 229c 	str.w	r2, [r7, #668]	@ 0x29c
 8001216:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800121a:	2200      	movs	r2, #0
 800121c:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290
 8001220:	f8c7 2294 	str.w	r2, [r7, #660]	@ 0x294
 8001224:	e9d7 45a6 	ldrd	r4, r5, [r7, #664]	@ 0x298
 8001228:	462b      	mov	r3, r5
 800122a:	e9d7 89a4 	ldrd	r8, r9, [r7, #656]	@ 0x290
 800122e:	4642      	mov	r2, r8
 8001230:	fb02 f203 	mul.w	r2, r2, r3
 8001234:	464b      	mov	r3, r9
 8001236:	4621      	mov	r1, r4
 8001238:	fb01 f303 	mul.w	r3, r1, r3
 800123c:	4413      	add	r3, r2
 800123e:	4622      	mov	r2, r4
 8001240:	4641      	mov	r1, r8
 8001242:	fba2 1201 	umull	r1, r2, r2, r1
 8001246:	f8c7 23ac 	str.w	r2, [r7, #940]	@ 0x3ac
 800124a:	460a      	mov	r2, r1
 800124c:	f8c7 23a8 	str.w	r2, [r7, #936]	@ 0x3a8
 8001250:	f8d7 23ac 	ldr.w	r2, [r7, #940]	@ 0x3ac
 8001254:	4413      	add	r3, r2
 8001256:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 800125a:	f04f 0000 	mov.w	r0, #0
 800125e:	f04f 0100 	mov.w	r1, #0
 8001262:	e9d7 45ea 	ldrd	r4, r5, [r7, #936]	@ 0x3a8
 8001266:	462b      	mov	r3, r5
 8001268:	0099      	lsls	r1, r3, #2
 800126a:	4623      	mov	r3, r4
 800126c:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001270:	4623      	mov	r3, r4
 8001272:	0098      	lsls	r0, r3, #2
 8001274:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001278:	f04f 0300 	mov.w	r3, #0
 800127c:	f7ff fa0c 	bl	8000698 <__aeabi_uldivmod>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	f06f 0002 	mvn.w	r0, #2
 8001288:	f04f 31ff 	mov.w	r1, #4294967295
 800128c:	1a80      	subs	r0, r0, r2
 800128e:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
 8001292:	eb61 0303 	sbc.w	r3, r1, r3
 8001296:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800129a:	4bb8      	ldr	r3, [pc, #736]	@ (800157c <Set_Random_Motion_Values+0x85c>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	461a      	mov	r2, r3
 80012a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012a4:	4413      	add	r3, r2
 80012a6:	461a      	mov	r2, r3
 80012a8:	4bb4      	ldr	r3, [pc, #720]	@ (800157c <Set_Random_Motion_Values+0x85c>)
 80012aa:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z +=  (3  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80012ac:	f007 f8a0 	bl	80083f0 <rand>
 80012b0:	4603      	mov	r3, r0
 80012b2:	17da      	asrs	r2, r3, #31
 80012b4:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
 80012b8:	f8c7 228c 	str.w	r2, [r7, #652]	@ 0x28c
 80012bc:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80012c0:	2200      	movs	r2, #0
 80012c2:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 80012c6:	f8c7 2284 	str.w	r2, [r7, #644]	@ 0x284
 80012ca:	e9d7 45a2 	ldrd	r4, r5, [r7, #648]	@ 0x288
 80012ce:	462b      	mov	r3, r5
 80012d0:	e9d7 89a0 	ldrd	r8, r9, [r7, #640]	@ 0x280
 80012d4:	4642      	mov	r2, r8
 80012d6:	fb02 f203 	mul.w	r2, r2, r3
 80012da:	464b      	mov	r3, r9
 80012dc:	4621      	mov	r1, r4
 80012de:	fb01 f303 	mul.w	r3, r1, r3
 80012e2:	4413      	add	r3, r2
 80012e4:	4622      	mov	r2, r4
 80012e6:	4641      	mov	r1, r8
 80012e8:	fba2 1201 	umull	r1, r2, r2, r1
 80012ec:	f8c7 23a4 	str.w	r2, [r7, #932]	@ 0x3a4
 80012f0:	460a      	mov	r2, r1
 80012f2:	f8c7 23a0 	str.w	r2, [r7, #928]	@ 0x3a0
 80012f6:	f8d7 23a4 	ldr.w	r2, [r7, #932]	@ 0x3a4
 80012fa:	4413      	add	r3, r2
 80012fc:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
 8001300:	e9d7 45e8 	ldrd	r4, r5, [r7, #928]	@ 0x3a0
 8001304:	4622      	mov	r2, r4
 8001306:	462b      	mov	r3, r5
 8001308:	f04f 0000 	mov.w	r0, #0
 800130c:	f04f 0100 	mov.w	r1, #0
 8001310:	0099      	lsls	r1, r3, #2
 8001312:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001316:	0090      	lsls	r0, r2, #2
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4621      	mov	r1, r4
 800131e:	1851      	adds	r1, r2, r1
 8001320:	f8c7 1278 	str.w	r1, [r7, #632]	@ 0x278
 8001324:	4629      	mov	r1, r5
 8001326:	eb43 0101 	adc.w	r1, r3, r1
 800132a:	f8c7 127c 	str.w	r1, [r7, #636]	@ 0x27c
 800132e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001332:	f04f 0300 	mov.w	r3, #0
 8001336:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	@ 0x278
 800133a:	f7ff f9ad 	bl	8000698 <__aeabi_uldivmod>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	1cd1      	adds	r1, r2, #3
 8001344:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001348:	f143 0300 	adc.w	r3, r3, #0
 800134c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001350:	4b8a      	ldr	r3, [pc, #552]	@ (800157c <Set_Random_Motion_Values+0x85c>)
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	461a      	mov	r2, r3
 8001356:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800135a:	4413      	add	r3, r2
 800135c:	461a      	mov	r2, r3
 800135e:	4b87      	ldr	r3, [pc, #540]	@ (800157c <Set_Random_Motion_Values+0x85c>)
 8001360:	609a      	str	r2, [r3, #8]

    q_axes.AXIS_X -= (100  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001362:	f007 f845 	bl	80083f0 <rand>
 8001366:	4603      	mov	r3, r0
 8001368:	17da      	asrs	r2, r3, #31
 800136a:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 800136e:	f8c7 2274 	str.w	r2, [r7, #628]	@ 0x274
 8001372:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001376:	2200      	movs	r2, #0
 8001378:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 800137c:	f8c7 226c 	str.w	r2, [r7, #620]	@ 0x26c
 8001380:	e9d7 459c 	ldrd	r4, r5, [r7, #624]	@ 0x270
 8001384:	462b      	mov	r3, r5
 8001386:	e9d7 899a 	ldrd	r8, r9, [r7, #616]	@ 0x268
 800138a:	4642      	mov	r2, r8
 800138c:	fb02 f203 	mul.w	r2, r2, r3
 8001390:	464b      	mov	r3, r9
 8001392:	4621      	mov	r1, r4
 8001394:	fb01 f303 	mul.w	r3, r1, r3
 8001398:	4413      	add	r3, r2
 800139a:	4622      	mov	r2, r4
 800139c:	4641      	mov	r1, r8
 800139e:	fba2 1201 	umull	r1, r2, r2, r1
 80013a2:	f8c7 239c 	str.w	r2, [r7, #924]	@ 0x39c
 80013a6:	460a      	mov	r2, r1
 80013a8:	f8c7 2398 	str.w	r2, [r7, #920]	@ 0x398
 80013ac:	f8d7 239c 	ldr.w	r2, [r7, #924]	@ 0x39c
 80013b0:	4413      	add	r3, r2
 80013b2:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
 80013b6:	e9d7 45e6 	ldrd	r4, r5, [r7, #920]	@ 0x398
 80013ba:	4622      	mov	r2, r4
 80013bc:	462b      	mov	r3, r5
 80013be:	1891      	adds	r1, r2, r2
 80013c0:	63b9      	str	r1, [r7, #56]	@ 0x38
 80013c2:	415b      	adcs	r3, r3
 80013c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80013c6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80013ca:	4621      	mov	r1, r4
 80013cc:	1851      	adds	r1, r2, r1
 80013ce:	f8c7 1260 	str.w	r1, [r7, #608]	@ 0x260
 80013d2:	4629      	mov	r1, r5
 80013d4:	eb43 0101 	adc.w	r1, r3, r1
 80013d8:	f8c7 1264 	str.w	r1, [r7, #612]	@ 0x264
 80013dc:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80013e0:	f04f 0300 	mov.w	r3, #0
 80013e4:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	@ 0x260
 80013e8:	f7ff f956 	bl	8000698 <__aeabi_uldivmod>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80013f4:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80013f8:	f143 0300 	adc.w	r3, r3, #0
 80013fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001400:	4b5f      	ldr	r3, [pc, #380]	@ (8001580 <Set_Random_Motion_Values+0x860>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	461a      	mov	r2, r3
 8001406:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	461a      	mov	r2, r3
 800140e:	4b5c      	ldr	r3, [pc, #368]	@ (8001580 <Set_Random_Motion_Values+0x860>)
 8001410:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y += (100  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001412:	f006 ffed 	bl	80083f0 <rand>
 8001416:	4603      	mov	r3, r0
 8001418:	17da      	asrs	r2, r3, #31
 800141a:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 800141e:	f8c7 225c 	str.w	r2, [r7, #604]	@ 0x25c
 8001422:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001426:	2200      	movs	r2, #0
 8001428:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 800142c:	f8c7 2254 	str.w	r2, [r7, #596]	@ 0x254
 8001430:	e9d7 4596 	ldrd	r4, r5, [r7, #600]	@ 0x258
 8001434:	462b      	mov	r3, r5
 8001436:	e9d7 8994 	ldrd	r8, r9, [r7, #592]	@ 0x250
 800143a:	4642      	mov	r2, r8
 800143c:	fb02 f203 	mul.w	r2, r2, r3
 8001440:	464b      	mov	r3, r9
 8001442:	4621      	mov	r1, r4
 8001444:	fb01 f303 	mul.w	r3, r1, r3
 8001448:	4413      	add	r3, r2
 800144a:	4622      	mov	r2, r4
 800144c:	4641      	mov	r1, r8
 800144e:	fba2 1201 	umull	r1, r2, r2, r1
 8001452:	f8c7 2394 	str.w	r2, [r7, #916]	@ 0x394
 8001456:	460a      	mov	r2, r1
 8001458:	f8c7 2390 	str.w	r2, [r7, #912]	@ 0x390
 800145c:	f8d7 2394 	ldr.w	r2, [r7, #916]	@ 0x394
 8001460:	4413      	add	r3, r2
 8001462:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
 8001466:	e9d7 45e4 	ldrd	r4, r5, [r7, #912]	@ 0x390
 800146a:	4622      	mov	r2, r4
 800146c:	462b      	mov	r3, r5
 800146e:	f04f 0000 	mov.w	r0, #0
 8001472:	f04f 0100 	mov.w	r1, #0
 8001476:	0099      	lsls	r1, r3, #2
 8001478:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800147c:	0090      	lsls	r0, r2, #2
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4621      	mov	r1, r4
 8001484:	1851      	adds	r1, r2, r1
 8001486:	f8c7 1248 	str.w	r1, [r7, #584]	@ 0x248
 800148a:	4629      	mov	r1, r5
 800148c:	eb43 0101 	adc.w	r1, r3, r1
 8001490:	f8c7 124c 	str.w	r1, [r7, #588]	@ 0x24c
 8001494:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001498:	f04f 0300 	mov.w	r3, #0
 800149c:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	@ 0x248
 80014a0:	f7ff f8fa 	bl	8000698 <__aeabi_uldivmod>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80014ac:	67b9      	str	r1, [r7, #120]	@ 0x78
 80014ae:	f143 0300 	adc.w	r3, r3, #0
 80014b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014b4:	4b32      	ldr	r3, [pc, #200]	@ (8001580 <Set_Random_Motion_Values+0x860>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	461a      	mov	r2, r3
 80014ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80014bc:	4413      	add	r3, r2
 80014be:	461a      	mov	r2, r3
 80014c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001580 <Set_Random_Motion_Values+0x860>)
 80014c2:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z -= (100  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 80014c4:	f006 ff94 	bl	80083f0 <rand>
 80014c8:	4603      	mov	r3, r0
 80014ca:	17da      	asrs	r2, r3, #31
 80014cc:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 80014d0:	f8c7 2244 	str.w	r2, [r7, #580]	@ 0x244
 80014d4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80014d8:	2200      	movs	r2, #0
 80014da:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 80014de:	f8c7 223c 	str.w	r2, [r7, #572]	@ 0x23c
 80014e2:	e9d7 4590 	ldrd	r4, r5, [r7, #576]	@ 0x240
 80014e6:	462b      	mov	r3, r5
 80014e8:	e9d7 898e 	ldrd	r8, r9, [r7, #568]	@ 0x238
 80014ec:	4642      	mov	r2, r8
 80014ee:	fb02 f203 	mul.w	r2, r2, r3
 80014f2:	464b      	mov	r3, r9
 80014f4:	4621      	mov	r1, r4
 80014f6:	fb01 f303 	mul.w	r3, r1, r3
 80014fa:	4413      	add	r3, r2
 80014fc:	4622      	mov	r2, r4
 80014fe:	4641      	mov	r1, r8
 8001500:	fba2 1201 	umull	r1, r2, r2, r1
 8001504:	f8c7 238c 	str.w	r2, [r7, #908]	@ 0x38c
 8001508:	460a      	mov	r2, r1
 800150a:	f8c7 2388 	str.w	r2, [r7, #904]	@ 0x388
 800150e:	f8d7 238c 	ldr.w	r2, [r7, #908]	@ 0x38c
 8001512:	4413      	add	r3, r2
 8001514:	f8c7 338c 	str.w	r3, [r7, #908]	@ 0x38c
 8001518:	e9d7 45e2 	ldrd	r4, r5, [r7, #904]	@ 0x388
 800151c:	4622      	mov	r2, r4
 800151e:	462b      	mov	r3, r5
 8001520:	f04f 0000 	mov.w	r0, #0
 8001524:	f04f 0100 	mov.w	r1, #0
 8001528:	00d9      	lsls	r1, r3, #3
 800152a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800152e:	00d0      	lsls	r0, r2, #3
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4621      	mov	r1, r4
 8001536:	1a51      	subs	r1, r2, r1
 8001538:	f8c7 1230 	str.w	r1, [r7, #560]	@ 0x230
 800153c:	4629      	mov	r1, r5
 800153e:	eb63 0301 	sbc.w	r3, r3, r1
 8001542:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 8001546:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800154a:	f04f 0300 	mov.w	r3, #0
 800154e:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	@ 0x230
 8001552:	f7ff f8a1 	bl	8000698 <__aeabi_uldivmod>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 800155e:	6739      	str	r1, [r7, #112]	@ 0x70
 8001560:	f143 0300 	adc.w	r3, r3, #0
 8001564:	677b      	str	r3, [r7, #116]	@ 0x74
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <Set_Random_Motion_Values+0x860>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	461a      	mov	r2, r3
 800156c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	461a      	mov	r2, r3
 8001572:	4b03      	ldr	r3, [pc, #12]	@ (8001580 <Set_Random_Motion_Values+0x860>)
 8001574:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
  }

}
 8001576:	f000 bc37 	b.w	8001de8 <Set_Random_Motion_Values+0x10c8>
 800157a:	bf00      	nop
 800157c:	200000f8 	.word	0x200000f8
 8001580:	20000104 	.word	0x20000104
    x_axes.AXIS_X += -(10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001584:	f006 ff34 	bl	80083f0 <rand>
 8001588:	4603      	mov	r3, r0
 800158a:	17da      	asrs	r2, r3, #31
 800158c:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8001590:	f8c7 222c 	str.w	r2, [r7, #556]	@ 0x22c
 8001594:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001598:	2200      	movs	r2, #0
 800159a:	469a      	mov	sl, r3
 800159c:	4693      	mov	fp, r2
 800159e:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	@ 0x228
 80015a2:	460b      	mov	r3, r1
 80015a4:	fb0a f203 	mul.w	r2, sl, r3
 80015a8:	4603      	mov	r3, r0
 80015aa:	fb03 f30b 	mul.w	r3, r3, fp
 80015ae:	4413      	add	r3, r2
 80015b0:	4602      	mov	r2, r0
 80015b2:	fba2 450a 	umull	r4, r5, r2, sl
 80015b6:	442b      	add	r3, r5
 80015b8:	461d      	mov	r5, r3
 80015ba:	4622      	mov	r2, r4
 80015bc:	462b      	mov	r3, r5
 80015be:	1891      	adds	r1, r2, r2
 80015c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80015c2:	415b      	adcs	r3, r3
 80015c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80015c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80015ca:	1911      	adds	r1, r2, r4
 80015cc:	f8c7 1220 	str.w	r1, [r7, #544]	@ 0x220
 80015d0:	416b      	adcs	r3, r5
 80015d2:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 80015d6:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80015da:	f04f 0300 	mov.w	r3, #0
 80015de:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	@ 0x220
 80015e2:	f7ff f859 	bl	8000698 <__aeabi_uldivmod>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	f06f 0009 	mvn.w	r0, #9
 80015ee:	f04f 31ff 	mov.w	r1, #4294967295
 80015f2:	1a80      	subs	r0, r0, r2
 80015f4:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
 80015f8:	eb61 0303 	sbc.w	r3, r1, r3
 80015fc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001600:	4beb      	ldr	r3, [pc, #940]	@ (80019b0 <Set_Random_Motion_Values+0xc90>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	461a      	mov	r2, r3
 8001606:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800160a:	4413      	add	r3, r2
 800160c:	461a      	mov	r2, r3
 800160e:	4be8      	ldr	r3, [pc, #928]	@ (80019b0 <Set_Random_Motion_Values+0xc90>)
 8001610:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y +=  (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001612:	f006 feed 	bl	80083f0 <rand>
 8001616:	4603      	mov	r3, r0
 8001618:	17da      	asrs	r2, r3, #31
 800161a:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 800161e:	f8c7 221c 	str.w	r2, [r7, #540]	@ 0x21c
 8001622:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001626:	2200      	movs	r2, #0
 8001628:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 800162c:	f8c7 2214 	str.w	r2, [r7, #532]	@ 0x214
 8001630:	e9d7 4586 	ldrd	r4, r5, [r7, #536]	@ 0x218
 8001634:	462b      	mov	r3, r5
 8001636:	e9d7 8984 	ldrd	r8, r9, [r7, #528]	@ 0x210
 800163a:	4642      	mov	r2, r8
 800163c:	fb02 f203 	mul.w	r2, r2, r3
 8001640:	464b      	mov	r3, r9
 8001642:	4621      	mov	r1, r4
 8001644:	fb01 f303 	mul.w	r3, r1, r3
 8001648:	4413      	add	r3, r2
 800164a:	4622      	mov	r2, r4
 800164c:	4641      	mov	r1, r8
 800164e:	fba2 1201 	umull	r1, r2, r2, r1
 8001652:	f8c7 2384 	str.w	r2, [r7, #900]	@ 0x384
 8001656:	460a      	mov	r2, r1
 8001658:	f8c7 2380 	str.w	r2, [r7, #896]	@ 0x380
 800165c:	f8d7 2384 	ldr.w	r2, [r7, #900]	@ 0x384
 8001660:	4413      	add	r3, r2
 8001662:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8001666:	e9d7 45e0 	ldrd	r4, r5, [r7, #896]	@ 0x380
 800166a:	4622      	mov	r2, r4
 800166c:	462b      	mov	r3, r5
 800166e:	f04f 0000 	mov.w	r0, #0
 8001672:	f04f 0100 	mov.w	r1, #0
 8001676:	0099      	lsls	r1, r3, #2
 8001678:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800167c:	0090      	lsls	r0, r2, #2
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4621      	mov	r1, r4
 8001684:	1851      	adds	r1, r2, r1
 8001686:	f8c7 1208 	str.w	r1, [r7, #520]	@ 0x208
 800168a:	4629      	mov	r1, r5
 800168c:	eb43 0101 	adc.w	r1, r3, r1
 8001690:	f8c7 120c 	str.w	r1, [r7, #524]	@ 0x20c
 8001694:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	e9d7 0182 	ldrd	r0, r1, [r7, #520]	@ 0x208
 80016a0:	f7fe fffa 	bl	8000698 <__aeabi_uldivmod>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	f112 010a 	adds.w	r1, r2, #10
 80016ac:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 80016b0:	f143 0300 	adc.w	r3, r3, #0
 80016b4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80016b8:	4bbd      	ldr	r3, [pc, #756]	@ (80019b0 <Set_Random_Motion_Values+0xc90>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	461a      	mov	r2, r3
 80016be:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80016c2:	4413      	add	r3, r2
 80016c4:	461a      	mov	r2, r3
 80016c6:	4bba      	ldr	r3, [pc, #744]	@ (80019b0 <Set_Random_Motion_Values+0xc90>)
 80016c8:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z += -(10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 80016ca:	f006 fe91 	bl	80083f0 <rand>
 80016ce:	4603      	mov	r3, r0
 80016d0:	17da      	asrs	r2, r3, #31
 80016d2:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
 80016d6:	f8c7 2204 	str.w	r2, [r7, #516]	@ 0x204
 80016da:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80016de:	2200      	movs	r2, #0
 80016e0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
 80016e4:	f8c7 21fc 	str.w	r2, [r7, #508]	@ 0x1fc
 80016e8:	e9d7 4580 	ldrd	r4, r5, [r7, #512]	@ 0x200
 80016ec:	462b      	mov	r3, r5
 80016ee:	e9d7 897e 	ldrd	r8, r9, [r7, #504]	@ 0x1f8
 80016f2:	4642      	mov	r2, r8
 80016f4:	fb02 f203 	mul.w	r2, r2, r3
 80016f8:	464b      	mov	r3, r9
 80016fa:	4621      	mov	r1, r4
 80016fc:	fb01 f303 	mul.w	r3, r1, r3
 8001700:	4413      	add	r3, r2
 8001702:	4622      	mov	r2, r4
 8001704:	4641      	mov	r1, r8
 8001706:	fba2 1201 	umull	r1, r2, r2, r1
 800170a:	f8c7 237c 	str.w	r2, [r7, #892]	@ 0x37c
 800170e:	460a      	mov	r2, r1
 8001710:	f8c7 2378 	str.w	r2, [r7, #888]	@ 0x378
 8001714:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
 8001718:	4413      	add	r3, r2
 800171a:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 800171e:	e9d7 45de 	ldrd	r4, r5, [r7, #888]	@ 0x378
 8001722:	4622      	mov	r2, r4
 8001724:	462b      	mov	r3, r5
 8001726:	f04f 0000 	mov.w	r0, #0
 800172a:	f04f 0100 	mov.w	r1, #0
 800172e:	00d9      	lsls	r1, r3, #3
 8001730:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001734:	00d0      	lsls	r0, r2, #3
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4621      	mov	r1, r4
 800173c:	1a51      	subs	r1, r2, r1
 800173e:	f8c7 11f0 	str.w	r1, [r7, #496]	@ 0x1f0
 8001742:	4629      	mov	r1, r5
 8001744:	eb63 0301 	sbc.w	r3, r3, r1
 8001748:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 800174c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001750:	f04f 0300 	mov.w	r3, #0
 8001754:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	@ 0x1f0
 8001758:	f7fe ff9e 	bl	8000698 <__aeabi_uldivmod>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	f06f 0009 	mvn.w	r0, #9
 8001764:	f04f 31ff 	mov.w	r1, #4294967295
 8001768:	1a80      	subs	r0, r0, r2
 800176a:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
 800176e:	eb61 0303 	sbc.w	r3, r1, r3
 8001772:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001776:	4b8e      	ldr	r3, [pc, #568]	@ (80019b0 <Set_Random_Motion_Values+0xc90>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	461a      	mov	r2, r3
 800177c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001780:	4413      	add	r3, r2
 8001782:	461a      	mov	r2, r3
 8001784:	4b8a      	ldr	r3, [pc, #552]	@ (80019b0 <Set_Random_Motion_Values+0xc90>)
 8001786:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X += -(100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8001788:	f006 fe32 	bl	80083f0 <rand>
 800178c:	4603      	mov	r3, r0
 800178e:	17da      	asrs	r2, r3, #31
 8001790:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001794:	f8c7 21ec 	str.w	r2, [r7, #492]	@ 0x1ec
 8001798:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800179c:	2200      	movs	r2, #0
 800179e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80017a2:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 80017a6:	e9d7 457a 	ldrd	r4, r5, [r7, #488]	@ 0x1e8
 80017aa:	462b      	mov	r3, r5
 80017ac:	e9d7 8978 	ldrd	r8, r9, [r7, #480]	@ 0x1e0
 80017b0:	4642      	mov	r2, r8
 80017b2:	fb02 f203 	mul.w	r2, r2, r3
 80017b6:	464b      	mov	r3, r9
 80017b8:	4621      	mov	r1, r4
 80017ba:	fb01 f303 	mul.w	r3, r1, r3
 80017be:	4413      	add	r3, r2
 80017c0:	4622      	mov	r2, r4
 80017c2:	4641      	mov	r1, r8
 80017c4:	fba2 1201 	umull	r1, r2, r2, r1
 80017c8:	f8c7 2374 	str.w	r2, [r7, #884]	@ 0x374
 80017cc:	460a      	mov	r2, r1
 80017ce:	f8c7 2370 	str.w	r2, [r7, #880]	@ 0x370
 80017d2:	f8d7 2374 	ldr.w	r2, [r7, #884]	@ 0x374
 80017d6:	4413      	add	r3, r2
 80017d8:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 80017dc:	e9d7 12dc 	ldrd	r1, r2, [r7, #880]	@ 0x370
 80017e0:	460b      	mov	r3, r1
 80017e2:	18db      	adds	r3, r3, r3
 80017e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017e6:	4613      	mov	r3, r2
 80017e8:	eb42 0303 	adc.w	r3, r2, r3
 80017ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80017f2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80017f6:	f04f 0300 	mov.w	r3, #0
 80017fa:	f7fe ff4d 	bl	8000698 <__aeabi_uldivmod>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001806:	f04f 31ff 	mov.w	r1, #4294967295
 800180a:	1a80      	subs	r0, r0, r2
 800180c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
 8001810:	eb61 0303 	sbc.w	r3, r1, r3
 8001814:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001818:	4b66      	ldr	r3, [pc, #408]	@ (80019b4 <Set_Random_Motion_Values+0xc94>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	461a      	mov	r2, r3
 800181e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001822:	4413      	add	r3, r2
 8001824:	461a      	mov	r2, r3
 8001826:	4b63      	ldr	r3, [pc, #396]	@ (80019b4 <Set_Random_Motion_Values+0xc94>)
 8001828:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y +=  (100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 800182a:	f006 fde1 	bl	80083f0 <rand>
 800182e:	4603      	mov	r3, r0
 8001830:	17da      	asrs	r2, r3, #31
 8001832:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8001836:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800183a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800183e:	2200      	movs	r2, #0
 8001840:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8001844:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
 8001848:	e9d7 4576 	ldrd	r4, r5, [r7, #472]	@ 0x1d8
 800184c:	462b      	mov	r3, r5
 800184e:	e9d7 8974 	ldrd	r8, r9, [r7, #464]	@ 0x1d0
 8001852:	4642      	mov	r2, r8
 8001854:	fb02 f203 	mul.w	r2, r2, r3
 8001858:	464b      	mov	r3, r9
 800185a:	4621      	mov	r1, r4
 800185c:	fb01 f303 	mul.w	r3, r1, r3
 8001860:	4413      	add	r3, r2
 8001862:	4622      	mov	r2, r4
 8001864:	4641      	mov	r1, r8
 8001866:	fba2 1201 	umull	r1, r2, r2, r1
 800186a:	f8c7 236c 	str.w	r2, [r7, #876]	@ 0x36c
 800186e:	460a      	mov	r2, r1
 8001870:	f8c7 2368 	str.w	r2, [r7, #872]	@ 0x368
 8001874:	f8d7 236c 	ldr.w	r2, [r7, #876]	@ 0x36c
 8001878:	4413      	add	r3, r2
 800187a:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
 800187e:	f04f 0000 	mov.w	r0, #0
 8001882:	f04f 0100 	mov.w	r1, #0
 8001886:	e9d7 45da 	ldrd	r4, r5, [r7, #872]	@ 0x368
 800188a:	462b      	mov	r3, r5
 800188c:	0099      	lsls	r1, r3, #2
 800188e:	4623      	mov	r3, r4
 8001890:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001894:	4623      	mov	r3, r4
 8001896:	0098      	lsls	r0, r3, #2
 8001898:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800189c:	f04f 0300 	mov.w	r3, #0
 80018a0:	f7fe fefa 	bl	8000698 <__aeabi_uldivmod>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80018ac:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
 80018b0:	f143 0300 	adc.w	r3, r3, #0
 80018b4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80018b8:	4b3e      	ldr	r3, [pc, #248]	@ (80019b4 <Set_Random_Motion_Values+0xc94>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	461a      	mov	r2, r3
 80018be:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80018c2:	4413      	add	r3, r2
 80018c4:	461a      	mov	r2, r3
 80018c6:	4b3b      	ldr	r3, [pc, #236]	@ (80019b4 <Set_Random_Motion_Values+0xc94>)
 80018c8:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z += -(100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 80018ca:	f006 fd91 	bl	80083f0 <rand>
 80018ce:	4603      	mov	r3, r0
 80018d0:	17da      	asrs	r2, r3, #31
 80018d2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80018d6:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 80018da:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80018de:	2200      	movs	r2, #0
 80018e0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80018e4:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 80018e8:	e9d7 4572 	ldrd	r4, r5, [r7, #456]	@ 0x1c8
 80018ec:	462b      	mov	r3, r5
 80018ee:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 80018f2:	4642      	mov	r2, r8
 80018f4:	fb02 f203 	mul.w	r2, r2, r3
 80018f8:	464b      	mov	r3, r9
 80018fa:	4621      	mov	r1, r4
 80018fc:	fb01 f303 	mul.w	r3, r1, r3
 8001900:	4413      	add	r3, r2
 8001902:	4622      	mov	r2, r4
 8001904:	4641      	mov	r1, r8
 8001906:	fba2 1201 	umull	r1, r2, r2, r1
 800190a:	f8c7 2364 	str.w	r2, [r7, #868]	@ 0x364
 800190e:	460a      	mov	r2, r1
 8001910:	f8c7 2360 	str.w	r2, [r7, #864]	@ 0x360
 8001914:	f8d7 2364 	ldr.w	r2, [r7, #868]	@ 0x364
 8001918:	4413      	add	r3, r2
 800191a:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
 800191e:	e9d7 45d8 	ldrd	r4, r5, [r7, #864]	@ 0x360
 8001922:	4622      	mov	r2, r4
 8001924:	462b      	mov	r3, r5
 8001926:	1891      	adds	r1, r2, r2
 8001928:	6239      	str	r1, [r7, #32]
 800192a:	415b      	adcs	r3, r3
 800192c:	627b      	str	r3, [r7, #36]	@ 0x24
 800192e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001932:	4621      	mov	r1, r4
 8001934:	1851      	adds	r1, r2, r1
 8001936:	61b9      	str	r1, [r7, #24]
 8001938:	4629      	mov	r1, r5
 800193a:	eb43 0101 	adc.w	r1, r3, r1
 800193e:	61f9      	str	r1, [r7, #28]
 8001940:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001944:	460b      	mov	r3, r1
 8001946:	18db      	adds	r3, r3, r3
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	4613      	mov	r3, r2
 800194c:	eb42 0303 	adc.w	r3, r2, r3
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001956:	4618      	mov	r0, r3
 8001958:	4621      	mov	r1, r4
 800195a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	f7fe fe99 	bl	8000698 <__aeabi_uldivmod>
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 800196e:	f04f 31ff 	mov.w	r1, #4294967295
 8001972:	1a80      	subs	r0, r0, r2
 8001974:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
 8001978:	eb61 0303 	sbc.w	r3, r1, r3
 800197c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001980:	4b0c      	ldr	r3, [pc, #48]	@ (80019b4 <Set_Random_Motion_Values+0xc94>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	461a      	mov	r2, r3
 8001986:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800198a:	4413      	add	r3, r2
 800198c:	461a      	mov	r2, r3
 800198e:	4b09      	ldr	r3, [pc, #36]	@ (80019b4 <Set_Random_Motion_Values+0xc94>)
 8001990:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X += -(3  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001992:	f006 fd2d 	bl	80083f0 <rand>
 8001996:	4603      	mov	r3, r0
 8001998:	17da      	asrs	r2, r3, #31
 800199a:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 800199e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80019a2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80019a6:	2200      	movs	r2, #0
 80019a8:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80019ac:	e004      	b.n	80019b8 <Set_Random_Motion_Values+0xc98>
 80019ae:	bf00      	nop
 80019b0:	200000e0 	.word	0x200000e0
 80019b4:	200000ec 	.word	0x200000ec
 80019b8:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 80019bc:	e9d7 456e 	ldrd	r4, r5, [r7, #440]	@ 0x1b8
 80019c0:	462b      	mov	r3, r5
 80019c2:	e9d7 896c 	ldrd	r8, r9, [r7, #432]	@ 0x1b0
 80019c6:	4642      	mov	r2, r8
 80019c8:	fb02 f203 	mul.w	r2, r2, r3
 80019cc:	464b      	mov	r3, r9
 80019ce:	4621      	mov	r1, r4
 80019d0:	fb01 f303 	mul.w	r3, r1, r3
 80019d4:	4413      	add	r3, r2
 80019d6:	4622      	mov	r2, r4
 80019d8:	4641      	mov	r1, r8
 80019da:	fba2 1201 	umull	r1, r2, r2, r1
 80019de:	f8c7 235c 	str.w	r2, [r7, #860]	@ 0x35c
 80019e2:	460a      	mov	r2, r1
 80019e4:	f8c7 2358 	str.w	r2, [r7, #856]	@ 0x358
 80019e8:	f8d7 235c 	ldr.w	r2, [r7, #860]	@ 0x35c
 80019ec:	4413      	add	r3, r2
 80019ee:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
 80019f2:	e9d7 45d6 	ldrd	r4, r5, [r7, #856]	@ 0x358
 80019f6:	4622      	mov	r2, r4
 80019f8:	462b      	mov	r3, r5
 80019fa:	f04f 0000 	mov.w	r0, #0
 80019fe:	f04f 0100 	mov.w	r1, #0
 8001a02:	00d9      	lsls	r1, r3, #3
 8001a04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a08:	00d0      	lsls	r0, r2, #3
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4621      	mov	r1, r4
 8001a10:	1a51      	subs	r1, r2, r1
 8001a12:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
 8001a16:	4629      	mov	r1, r5
 8001a18:	eb63 0301 	sbc.w	r3, r3, r1
 8001a1c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8001a20:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
 8001a2c:	f7fe fe34 	bl	8000698 <__aeabi_uldivmod>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	f06f 0002 	mvn.w	r0, #2
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3c:	1a80      	subs	r0, r0, r2
 8001a3e:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
 8001a42:	eb61 0303 	sbc.w	r3, r1, r3
 8001a46:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001a4a:	4bea      	ldr	r3, [pc, #936]	@ (8001df4 <Set_Random_Motion_Values+0x10d4>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001a54:	4413      	add	r3, r2
 8001a56:	461a      	mov	r2, r3
 8001a58:	4be6      	ldr	r3, [pc, #920]	@ (8001df4 <Set_Random_Motion_Values+0x10d4>)
 8001a5a:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y +=  (3  + ((uint64_t)rand()*9*cnt)/RAND_MAX);
 8001a5c:	f006 fcc8 	bl	80083f0 <rand>
 8001a60:	4603      	mov	r3, r0
 8001a62:	17da      	asrs	r2, r3, #31
 8001a64:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001a68:	f8c7 21a4 	str.w	r2, [r7, #420]	@ 0x1a4
 8001a6c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001a70:	2200      	movs	r2, #0
 8001a72:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001a76:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001a7a:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	@ 0x1a0
 8001a7e:	462b      	mov	r3, r5
 8001a80:	e9d7 8966 	ldrd	r8, r9, [r7, #408]	@ 0x198
 8001a84:	4642      	mov	r2, r8
 8001a86:	fb02 f203 	mul.w	r2, r2, r3
 8001a8a:	464b      	mov	r3, r9
 8001a8c:	4621      	mov	r1, r4
 8001a8e:	fb01 f303 	mul.w	r3, r1, r3
 8001a92:	4413      	add	r3, r2
 8001a94:	4622      	mov	r2, r4
 8001a96:	4641      	mov	r1, r8
 8001a98:	fba2 1201 	umull	r1, r2, r2, r1
 8001a9c:	f8c7 2354 	str.w	r2, [r7, #852]	@ 0x354
 8001aa0:	460a      	mov	r2, r1
 8001aa2:	f8c7 2350 	str.w	r2, [r7, #848]	@ 0x350
 8001aa6:	f8d7 2354 	ldr.w	r2, [r7, #852]	@ 0x354
 8001aaa:	4413      	add	r3, r2
 8001aac:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 8001ab0:	e9d7 45d4 	ldrd	r4, r5, [r7, #848]	@ 0x350
 8001ab4:	4622      	mov	r2, r4
 8001ab6:	462b      	mov	r3, r5
 8001ab8:	f04f 0000 	mov.w	r0, #0
 8001abc:	f04f 0100 	mov.w	r1, #0
 8001ac0:	00d9      	lsls	r1, r3, #3
 8001ac2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ac6:	00d0      	lsls	r0, r2, #3
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4621      	mov	r1, r4
 8001ace:	1851      	adds	r1, r2, r1
 8001ad0:	f8c7 1190 	str.w	r1, [r7, #400]	@ 0x190
 8001ad4:	4629      	mov	r1, r5
 8001ad6:	eb43 0101 	adc.w	r1, r3, r1
 8001ada:	f8c7 1194 	str.w	r1, [r7, #404]	@ 0x194
 8001ade:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001ae2:	f04f 0300 	mov.w	r3, #0
 8001ae6:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
 8001aea:	f7fe fdd5 	bl	8000698 <__aeabi_uldivmod>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	1cd1      	adds	r1, r2, #3
 8001af4:	f8c7 10f0 	str.w	r1, [r7, #240]	@ 0xf0
 8001af8:	f143 0300 	adc.w	r3, r3, #0
 8001afc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001b00:	4bbc      	ldr	r3, [pc, #752]	@ (8001df4 <Set_Random_Motion_Values+0x10d4>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	461a      	mov	r2, r3
 8001b06:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001b0a:	4413      	add	r3, r2
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4bb9      	ldr	r3, [pc, #740]	@ (8001df4 <Set_Random_Motion_Values+0x10d4>)
 8001b10:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z += -(3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001b12:	f006 fc6d 	bl	80083f0 <rand>
 8001b16:	4603      	mov	r3, r0
 8001b18:	17da      	asrs	r2, r3, #31
 8001b1a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001b1e:	f8c7 218c 	str.w	r2, [r7, #396]	@ 0x18c
 8001b22:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001b26:	2200      	movs	r2, #0
 8001b28:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001b2c:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8001b30:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 8001b34:	462b      	mov	r3, r5
 8001b36:	e9d7 8960 	ldrd	r8, r9, [r7, #384]	@ 0x180
 8001b3a:	4642      	mov	r2, r8
 8001b3c:	fb02 f203 	mul.w	r2, r2, r3
 8001b40:	464b      	mov	r3, r9
 8001b42:	4621      	mov	r1, r4
 8001b44:	fb01 f303 	mul.w	r3, r1, r3
 8001b48:	4413      	add	r3, r2
 8001b4a:	4622      	mov	r2, r4
 8001b4c:	4641      	mov	r1, r8
 8001b4e:	fba2 1201 	umull	r1, r2, r2, r1
 8001b52:	f8c7 234c 	str.w	r2, [r7, #844]	@ 0x34c
 8001b56:	460a      	mov	r2, r1
 8001b58:	f8c7 2348 	str.w	r2, [r7, #840]	@ 0x348
 8001b5c:	f8d7 234c 	ldr.w	r2, [r7, #844]	@ 0x34c
 8001b60:	4413      	add	r3, r2
 8001b62:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
 8001b66:	e9d7 45d2 	ldrd	r4, r5, [r7, #840]	@ 0x348
 8001b6a:	4622      	mov	r2, r4
 8001b6c:	462b      	mov	r3, r5
 8001b6e:	1891      	adds	r1, r2, r2
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	415b      	adcs	r3, r3
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b7a:	4621      	mov	r1, r4
 8001b7c:	1851      	adds	r1, r2, r1
 8001b7e:	f8c7 1178 	str.w	r1, [r7, #376]	@ 0x178
 8001b82:	4629      	mov	r1, r5
 8001b84:	eb43 0101 	adc.w	r1, r3, r1
 8001b88:	f8c7 117c 	str.w	r1, [r7, #380]	@ 0x17c
 8001b8c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001b90:	f04f 0300 	mov.w	r3, #0
 8001b94:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 8001b98:	f7fe fd7e 	bl	8000698 <__aeabi_uldivmod>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	f06f 0002 	mvn.w	r0, #2
 8001ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba8:	1a80      	subs	r0, r0, r2
 8001baa:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
 8001bae:	eb61 0303 	sbc.w	r3, r1, r3
 8001bb2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001bb6:	4b8f      	ldr	r3, [pc, #572]	@ (8001df4 <Set_Random_Motion_Values+0x10d4>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001bc0:	4413      	add	r3, r2
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	4b8b      	ldr	r3, [pc, #556]	@ (8001df4 <Set_Random_Motion_Values+0x10d4>)
 8001bc6:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001bc8:	f006 fc12 	bl	80083f0 <rand>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	17da      	asrs	r2, r3, #31
 8001bd0:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001bd4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
 8001bd8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001be2:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 8001be6:	e9d7 455c 	ldrd	r4, r5, [r7, #368]	@ 0x170
 8001bea:	462b      	mov	r3, r5
 8001bec:	e9d7 895a 	ldrd	r8, r9, [r7, #360]	@ 0x168
 8001bf0:	4642      	mov	r2, r8
 8001bf2:	fb02 f203 	mul.w	r2, r2, r3
 8001bf6:	464b      	mov	r3, r9
 8001bf8:	4621      	mov	r1, r4
 8001bfa:	fb01 f303 	mul.w	r3, r1, r3
 8001bfe:	4413      	add	r3, r2
 8001c00:	4622      	mov	r2, r4
 8001c02:	4641      	mov	r1, r8
 8001c04:	fba2 1201 	umull	r1, r2, r2, r1
 8001c08:	f8c7 2344 	str.w	r2, [r7, #836]	@ 0x344
 8001c0c:	460a      	mov	r2, r1
 8001c0e:	f8c7 2340 	str.w	r2, [r7, #832]	@ 0x340
 8001c12:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 8001c16:	4413      	add	r3, r2
 8001c18:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
 8001c1c:	e9d7 45d0 	ldrd	r4, r5, [r7, #832]	@ 0x340
 8001c20:	4622      	mov	r2, r4
 8001c22:	462b      	mov	r3, r5
 8001c24:	f04f 0000 	mov.w	r0, #0
 8001c28:	f04f 0100 	mov.w	r1, #0
 8001c2c:	00d9      	lsls	r1, r3, #3
 8001c2e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c32:	00d0      	lsls	r0, r2, #3
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4621      	mov	r1, r4
 8001c3a:	1a51      	subs	r1, r2, r1
 8001c3c:	f8c7 1160 	str.w	r1, [r7, #352]	@ 0x160
 8001c40:	4629      	mov	r1, r5
 8001c42:	eb63 0301 	sbc.w	r3, r3, r1
 8001c46:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001c4a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
 8001c56:	f7fe fd1f 	bl	8000698 <__aeabi_uldivmod>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	f112 01c8 	adds.w	r1, r2, #200	@ 0xc8
 8001c62:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 8001c66:	f143 0300 	adc.w	r3, r3, #0
 8001c6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001c6e:	4b62      	ldr	r3, [pc, #392]	@ (8001df8 <Set_Random_Motion_Values+0x10d8>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	461a      	mov	r2, r3
 8001c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001c78:	4413      	add	r3, r2
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8001df8 <Set_Random_Motion_Values+0x10d8>)
 8001c7e:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001c80:	f006 fbb6 	bl	80083f0 <rand>
 8001c84:	4603      	mov	r3, r0
 8001c86:	17da      	asrs	r2, r3, #31
 8001c88:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001c8c:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001c90:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001c94:	2200      	movs	r2, #0
 8001c96:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001c9a:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8001c9e:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	@ 0x158
 8001ca2:	462b      	mov	r3, r5
 8001ca4:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 8001ca8:	4642      	mov	r2, r8
 8001caa:	fb02 f203 	mul.w	r2, r2, r3
 8001cae:	464b      	mov	r3, r9
 8001cb0:	4621      	mov	r1, r4
 8001cb2:	fb01 f303 	mul.w	r3, r1, r3
 8001cb6:	4413      	add	r3, r2
 8001cb8:	4622      	mov	r2, r4
 8001cba:	4641      	mov	r1, r8
 8001cbc:	fba2 1201 	umull	r1, r2, r2, r1
 8001cc0:	f8c7 233c 	str.w	r2, [r7, #828]	@ 0x33c
 8001cc4:	460a      	mov	r2, r1
 8001cc6:	f8c7 2338 	str.w	r2, [r7, #824]	@ 0x338
 8001cca:	f8d7 233c 	ldr.w	r2, [r7, #828]	@ 0x33c
 8001cce:	4413      	add	r3, r2
 8001cd0:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 8001cd4:	e9d7 45ce 	ldrd	r4, r5, [r7, #824]	@ 0x338
 8001cd8:	4622      	mov	r2, r4
 8001cda:	462b      	mov	r3, r5
 8001cdc:	1891      	adds	r1, r2, r2
 8001cde:	6039      	str	r1, [r7, #0]
 8001ce0:	415b      	adcs	r3, r3
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ce8:	4621      	mov	r1, r4
 8001cea:	1851      	adds	r1, r2, r1
 8001cec:	f8c7 1148 	str.w	r1, [r7, #328]	@ 0x148
 8001cf0:	4629      	mov	r1, r5
 8001cf2:	eb43 0101 	adc.w	r1, r3, r1
 8001cf6:	f8c7 114c 	str.w	r1, [r7, #332]	@ 0x14c
 8001cfa:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001cfe:	f04f 0300 	mov.w	r3, #0
 8001d02:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8001d06:	f7fe fcc7 	bl	8000698 <__aeabi_uldivmod>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	f112 0196 	adds.w	r1, r2, #150	@ 0x96
 8001d12:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
 8001d16:	f143 0300 	adc.w	r3, r3, #0
 8001d1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001d1e:	4b36      	ldr	r3, [pc, #216]	@ (8001df8 <Set_Random_Motion_Values+0x10d8>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	461a      	mov	r2, r3
 8001d24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	4b32      	ldr	r3, [pc, #200]	@ (8001df8 <Set_Random_Motion_Values+0x10d8>)
 8001d2e:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001d30:	f006 fb5e 	bl	80083f0 <rand>
 8001d34:	4603      	mov	r3, r0
 8001d36:	17da      	asrs	r2, r3, #31
 8001d38:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001d3c:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8001d40:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001d44:	2200      	movs	r2, #0
 8001d46:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001d4a:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8001d4e:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 8001d52:	462b      	mov	r3, r5
 8001d54:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8001d58:	4642      	mov	r2, r8
 8001d5a:	fb02 f203 	mul.w	r2, r2, r3
 8001d5e:	464b      	mov	r3, r9
 8001d60:	4621      	mov	r1, r4
 8001d62:	fb01 f303 	mul.w	r3, r1, r3
 8001d66:	4413      	add	r3, r2
 8001d68:	4622      	mov	r2, r4
 8001d6a:	4641      	mov	r1, r8
 8001d6c:	fba2 1201 	umull	r1, r2, r2, r1
 8001d70:	f8c7 2334 	str.w	r2, [r7, #820]	@ 0x334
 8001d74:	460a      	mov	r2, r1
 8001d76:	f8c7 2330 	str.w	r2, [r7, #816]	@ 0x330
 8001d7a:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8001d7e:	4413      	add	r3, r2
 8001d80:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
 8001d84:	e9d7 45cc 	ldrd	r4, r5, [r7, #816]	@ 0x330
 8001d88:	4622      	mov	r2, r4
 8001d8a:	462b      	mov	r3, r5
 8001d8c:	f04f 0000 	mov.w	r0, #0
 8001d90:	f04f 0100 	mov.w	r1, #0
 8001d94:	0099      	lsls	r1, r3, #2
 8001d96:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001d9a:	0090      	lsls	r0, r2, #2
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4621      	mov	r1, r4
 8001da2:	1851      	adds	r1, r2, r1
 8001da4:	f8c7 1130 	str.w	r1, [r7, #304]	@ 0x130
 8001da8:	4629      	mov	r1, r5
 8001daa:	eb43 0101 	adc.w	r1, r3, r1
 8001dae:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 8001db2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
 8001dbe:	f7fe fc6b 	bl	8000698 <__aeabi_uldivmod>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	f112 010a 	adds.w	r1, r2, #10
 8001dca:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8001dce:	f143 0300 	adc.w	r3, r3, #0
 8001dd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001dd6:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <Set_Random_Motion_Values+0x10d8>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001de0:	4413      	add	r3, r2
 8001de2:	461a      	mov	r2, r3
 8001de4:	4b04      	ldr	r3, [pc, #16]	@ (8001df8 <Set_Random_Motion_Values+0x10d8>)
 8001de6:	609a      	str	r2, [r3, #8]
}
 8001de8:	bf00      	nop
 8001dea:	f507 777a 	add.w	r7, r7, #1000	@ 0x3e8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001df4:	200000f8 	.word	0x200000f8
 8001df8:	20000104 	.word	0x20000104

08001dfc <Reset_Motion_Values>:
 * @brief  Reset values for all motion sensor data
 * @param  None
 * @retval None
 */
static void Reset_Motion_Values(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  x_axes.AXIS_X = (x_axes.AXIS_X)%2000 == 0 ? -x_axes.AXIS_X : 10;
 8001e00:	4b6e      	ldr	r3, [pc, #440]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	4b6e      	ldr	r3, [pc, #440]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001e06:	fb83 1302 	smull	r1, r3, r3, r2
 8001e0a:	11d9      	asrs	r1, r3, #7
 8001e0c:	17d3      	asrs	r3, r2, #31
 8001e0e:	1acb      	subs	r3, r1, r3
 8001e10:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001e14:	fb01 f303 	mul.w	r3, r1, r3
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d103      	bne.n	8001e26 <Reset_Motion_Values+0x2a>
 8001e1e:	4b67      	ldr	r3, [pc, #412]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	425b      	negs	r3, r3
 8001e24:	e000      	b.n	8001e28 <Reset_Motion_Values+0x2c>
 8001e26:	230a      	movs	r3, #10
 8001e28:	4a64      	ldr	r2, [pc, #400]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e2a:	6013      	str	r3, [r2, #0]
  x_axes.AXIS_Y = (x_axes.AXIS_Y)%2000 == 0 ? -x_axes.AXIS_Y : -10;
 8001e2c:	4b63      	ldr	r3, [pc, #396]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	4b63      	ldr	r3, [pc, #396]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001e32:	fb83 1302 	smull	r1, r3, r3, r2
 8001e36:	11d9      	asrs	r1, r3, #7
 8001e38:	17d3      	asrs	r3, r2, #31
 8001e3a:	1acb      	subs	r3, r1, r3
 8001e3c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001e40:	fb01 f303 	mul.w	r3, r1, r3
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d103      	bne.n	8001e52 <Reset_Motion_Values+0x56>
 8001e4a:	4b5c      	ldr	r3, [pc, #368]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	425b      	negs	r3, r3
 8001e50:	e001      	b.n	8001e56 <Reset_Motion_Values+0x5a>
 8001e52:	f06f 0309 	mvn.w	r3, #9
 8001e56:	4a59      	ldr	r2, [pc, #356]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e58:	6053      	str	r3, [r2, #4]
  x_axes.AXIS_Z = (x_axes.AXIS_Z)%2000 == 0 ? -x_axes.AXIS_Z : 10;
 8001e5a:	4b58      	ldr	r3, [pc, #352]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	4b58      	ldr	r3, [pc, #352]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001e60:	fb83 1302 	smull	r1, r3, r3, r2
 8001e64:	11d9      	asrs	r1, r3, #7
 8001e66:	17d3      	asrs	r3, r2, #31
 8001e68:	1acb      	subs	r3, r1, r3
 8001e6a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001e6e:	fb01 f303 	mul.w	r3, r1, r3
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d103      	bne.n	8001e80 <Reset_Motion_Values+0x84>
 8001e78:	4b50      	ldr	r3, [pc, #320]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	425b      	negs	r3, r3
 8001e7e:	e000      	b.n	8001e82 <Reset_Motion_Values+0x86>
 8001e80:	230a      	movs	r3, #10
 8001e82:	4a4e      	ldr	r2, [pc, #312]	@ (8001fbc <Reset_Motion_Values+0x1c0>)
 8001e84:	6093      	str	r3, [r2, #8]
  g_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -g_axes.AXIS_X : 100;
 8001e86:	4b4f      	ldr	r3, [pc, #316]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	4b4d      	ldr	r3, [pc, #308]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001e8c:	fb83 1302 	smull	r1, r3, r3, r2
 8001e90:	11d9      	asrs	r1, r3, #7
 8001e92:	17d3      	asrs	r3, r2, #31
 8001e94:	1acb      	subs	r3, r1, r3
 8001e96:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001e9a:	fb01 f303 	mul.w	r3, r1, r3
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d103      	bne.n	8001eac <Reset_Motion_Values+0xb0>
 8001ea4:	4b47      	ldr	r3, [pc, #284]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	425b      	negs	r3, r3
 8001eaa:	e000      	b.n	8001eae <Reset_Motion_Values+0xb2>
 8001eac:	2364      	movs	r3, #100	@ 0x64
 8001eae:	4a45      	ldr	r2, [pc, #276]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001eb0:	6013      	str	r3, [r2, #0]
  g_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -g_axes.AXIS_Y : -100;
 8001eb2:	4b44      	ldr	r3, [pc, #272]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001eb4:	685a      	ldr	r2, [r3, #4]
 8001eb6:	4b42      	ldr	r3, [pc, #264]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001eb8:	fb83 1302 	smull	r1, r3, r3, r2
 8001ebc:	11d9      	asrs	r1, r3, #7
 8001ebe:	17d3      	asrs	r3, r2, #31
 8001ec0:	1acb      	subs	r3, r1, r3
 8001ec2:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001ec6:	fb01 f303 	mul.w	r3, r1, r3
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d103      	bne.n	8001ed8 <Reset_Motion_Values+0xdc>
 8001ed0:	4b3c      	ldr	r3, [pc, #240]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	425b      	negs	r3, r3
 8001ed6:	e001      	b.n	8001edc <Reset_Motion_Values+0xe0>
 8001ed8:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8001edc:	4a39      	ldr	r2, [pc, #228]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001ede:	6053      	str	r3, [r2, #4]
  g_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -g_axes.AXIS_Z : 100;
 8001ee0:	4b38      	ldr	r3, [pc, #224]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	4b36      	ldr	r3, [pc, #216]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001ee6:	fb83 1302 	smull	r1, r3, r3, r2
 8001eea:	11d9      	asrs	r1, r3, #7
 8001eec:	17d3      	asrs	r3, r2, #31
 8001eee:	1acb      	subs	r3, r1, r3
 8001ef0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001ef4:	fb01 f303 	mul.w	r3, r1, r3
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d103      	bne.n	8001f06 <Reset_Motion_Values+0x10a>
 8001efe:	4b31      	ldr	r3, [pc, #196]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	425b      	negs	r3, r3
 8001f04:	e000      	b.n	8001f08 <Reset_Motion_Values+0x10c>
 8001f06:	2364      	movs	r3, #100	@ 0x64
 8001f08:	4a2e      	ldr	r2, [pc, #184]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001f0a:	6093      	str	r3, [r2, #8]
  m_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -m_axes.AXIS_X : 3;
 8001f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	4b2b      	ldr	r3, [pc, #172]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001f12:	fb83 1302 	smull	r1, r3, r3, r2
 8001f16:	11d9      	asrs	r1, r3, #7
 8001f18:	17d3      	asrs	r3, r2, #31
 8001f1a:	1acb      	subs	r3, r1, r3
 8001f1c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001f20:	fb01 f303 	mul.w	r3, r1, r3
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d103      	bne.n	8001f32 <Reset_Motion_Values+0x136>
 8001f2a:	4b27      	ldr	r3, [pc, #156]	@ (8001fc8 <Reset_Motion_Values+0x1cc>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	425b      	negs	r3, r3
 8001f30:	e000      	b.n	8001f34 <Reset_Motion_Values+0x138>
 8001f32:	2303      	movs	r3, #3
 8001f34:	4a24      	ldr	r2, [pc, #144]	@ (8001fc8 <Reset_Motion_Values+0x1cc>)
 8001f36:	6013      	str	r3, [r2, #0]
  m_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -m_axes.AXIS_Y : -3;
 8001f38:	4b22      	ldr	r3, [pc, #136]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	4b20      	ldr	r3, [pc, #128]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001f3e:	fb83 1302 	smull	r1, r3, r3, r2
 8001f42:	11d9      	asrs	r1, r3, #7
 8001f44:	17d3      	asrs	r3, r2, #31
 8001f46:	1acb      	subs	r3, r1, r3
 8001f48:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001f4c:	fb01 f303 	mul.w	r3, r1, r3
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d103      	bne.n	8001f5e <Reset_Motion_Values+0x162>
 8001f56:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc8 <Reset_Motion_Values+0x1cc>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	425b      	negs	r3, r3
 8001f5c:	e001      	b.n	8001f62 <Reset_Motion_Values+0x166>
 8001f5e:	f06f 0302 	mvn.w	r3, #2
 8001f62:	4a19      	ldr	r2, [pc, #100]	@ (8001fc8 <Reset_Motion_Values+0x1cc>)
 8001f64:	6053      	str	r3, [r2, #4]
  m_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -m_axes.AXIS_Z : 3;
 8001f66:	4b17      	ldr	r3, [pc, #92]	@ (8001fc4 <Reset_Motion_Values+0x1c8>)
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	4b15      	ldr	r3, [pc, #84]	@ (8001fc0 <Reset_Motion_Values+0x1c4>)
 8001f6c:	fb83 1302 	smull	r1, r3, r3, r2
 8001f70:	11d9      	asrs	r1, r3, #7
 8001f72:	17d3      	asrs	r3, r2, #31
 8001f74:	1acb      	subs	r3, r1, r3
 8001f76:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001f7a:	fb01 f303 	mul.w	r3, r1, r3
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d103      	bne.n	8001f8c <Reset_Motion_Values+0x190>
 8001f84:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <Reset_Motion_Values+0x1cc>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	425b      	negs	r3, r3
 8001f8a:	e000      	b.n	8001f8e <Reset_Motion_Values+0x192>
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001fc8 <Reset_Motion_Values+0x1cc>)
 8001f90:	6093      	str	r3, [r2, #8]
  q_axes.AXIS_X = -q_axes.AXIS_X;
 8001f92:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <Reset_Motion_Values+0x1d0>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	425b      	negs	r3, r3
 8001f98:	4a0c      	ldr	r2, [pc, #48]	@ (8001fcc <Reset_Motion_Values+0x1d0>)
 8001f9a:	6013      	str	r3, [r2, #0]
  q_axes.AXIS_Y = -q_axes.AXIS_Y;
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <Reset_Motion_Values+0x1d0>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	425b      	negs	r3, r3
 8001fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8001fcc <Reset_Motion_Values+0x1d0>)
 8001fa4:	6053      	str	r3, [r2, #4]
  q_axes.AXIS_Z = -q_axes.AXIS_Z;
 8001fa6:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <Reset_Motion_Values+0x1d0>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	425b      	negs	r3, r3
 8001fac:	4a07      	ldr	r2, [pc, #28]	@ (8001fcc <Reset_Motion_Values+0x1d0>)
 8001fae:	6093      	str	r3, [r2, #8]
}
 8001fb0:	bf00      	nop
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	200000e0 	.word	0x200000e0
 8001fc0:	10624dd3 	.word	0x10624dd3
 8001fc4:	200000ec 	.word	0x200000ec
 8001fc8:	200000f8 	.word	0x200000f8
 8001fcc:	20000104 	.word	0x20000104

08001fd0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8001fda:	4b04      	ldr	r3, [pc, #16]	@ (8001fec <BSP_PB_Callback+0x1c>)
 8001fdc:	2201      	movs	r2, #1
 8001fde:	701a      	strb	r2, [r3, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	200000a6 	.word	0x200000a6

08001ff0 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8001ff0:	b590      	push	{r4, r7, lr}
 8001ff2:	b08d      	sub	sp, #52	@ 0x34
 8001ff4:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 8001ff6:	231b      	movs	r3, #27
 8001ff8:	713b      	strb	r3, [r7, #4]
 8001ffa:	23c5      	movs	r3, #197	@ 0xc5
 8001ffc:	717b      	strb	r3, [r7, #5]
 8001ffe:	23d5      	movs	r3, #213	@ 0xd5
 8002000:	71bb      	strb	r3, [r7, #6]
 8002002:	23a5      	movs	r3, #165	@ 0xa5
 8002004:	71fb      	strb	r3, [r7, #7]
 8002006:	2302      	movs	r3, #2
 8002008:	723b      	strb	r3, [r7, #8]
 800200a:	2300      	movs	r3, #0
 800200c:	727b      	strb	r3, [r7, #9]
 800200e:	23b4      	movs	r3, #180	@ 0xb4
 8002010:	72bb      	strb	r3, [r7, #10]
 8002012:	239a      	movs	r3, #154	@ 0x9a
 8002014:	72fb      	strb	r3, [r7, #11]
 8002016:	23e1      	movs	r3, #225	@ 0xe1
 8002018:	733b      	strb	r3, [r7, #12]
 800201a:	2311      	movs	r3, #17
 800201c:	737b      	strb	r3, [r7, #13]
 800201e:	2301      	movs	r3, #1
 8002020:	73bb      	strb	r3, [r7, #14]
 8002022:	2300      	movs	r3, #0
 8002024:	73fb      	strb	r3, [r7, #15]
 8002026:	2300      	movs	r3, #0
 8002028:	743b      	strb	r3, [r7, #16]
 800202a:	2300      	movs	r3, #0
 800202c:	747b      	strb	r3, [r7, #17]
 800202e:	2300      	movs	r3, #0
 8002030:	74bb      	strb	r3, [r7, #18]
 8002032:	2300      	movs	r3, #0
 8002034:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8002036:	4b52      	ldr	r3, [pc, #328]	@ (8002180 <Add_HWServW2ST_Service+0x190>)
 8002038:	461c      	mov	r4, r3
 800203a:	1d3b      	adds	r3, r7, #4
 800203c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800203e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 8002042:	4b50      	ldr	r3, [pc, #320]	@ (8002184 <Add_HWServW2ST_Service+0x194>)
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2310      	movs	r3, #16
 8002048:	2201      	movs	r2, #1
 800204a:	494d      	ldr	r1, [pc, #308]	@ (8002180 <Add_HWServW2ST_Service+0x190>)
 800204c:	2002      	movs	r0, #2
 800204e:	f005 fa75 	bl	800753c <aci_gatt_add_serv>
 8002052:	4603      	mov	r3, r0
 8002054:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8002056:	7dfb      	ldrb	r3, [r7, #23]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 800205c:	2347      	movs	r3, #71	@ 0x47
 800205e:	e08a      	b.n	8002176 <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8002060:	231b      	movs	r3, #27
 8002062:	713b      	strb	r3, [r7, #4]
 8002064:	23c5      	movs	r3, #197	@ 0xc5
 8002066:	717b      	strb	r3, [r7, #5]
 8002068:	23d5      	movs	r3, #213	@ 0xd5
 800206a:	71bb      	strb	r3, [r7, #6]
 800206c:	23a5      	movs	r3, #165	@ 0xa5
 800206e:	71fb      	strb	r3, [r7, #7]
 8002070:	2302      	movs	r3, #2
 8002072:	723b      	strb	r3, [r7, #8]
 8002074:	2300      	movs	r3, #0
 8002076:	727b      	strb	r3, [r7, #9]
 8002078:	2336      	movs	r3, #54	@ 0x36
 800207a:	72bb      	strb	r3, [r7, #10]
 800207c:	23ac      	movs	r3, #172	@ 0xac
 800207e:	72fb      	strb	r3, [r7, #11]
 8002080:	23e1      	movs	r3, #225	@ 0xe1
 8002082:	733b      	strb	r3, [r7, #12]
 8002084:	2311      	movs	r3, #17
 8002086:	737b      	strb	r3, [r7, #13]
 8002088:	2301      	movs	r3, #1
 800208a:	73bb      	strb	r3, [r7, #14]
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]
 8002090:	2300      	movs	r3, #0
 8002092:	743b      	strb	r3, [r7, #16]
 8002094:	2300      	movs	r3, #0
 8002096:	747b      	strb	r3, [r7, #17]
 8002098:	2300      	movs	r3, #0
 800209a:	74bb      	strb	r3, [r7, #18]
 800209c:	2300      	movs	r3, #0
 800209e:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 80020a0:	7cbb      	ldrb	r3, [r7, #18]
 80020a2:	f043 0304 	orr.w	r3, r3, #4
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 80020aa:	7cbb      	ldrb	r3, [r7, #18]
 80020ac:	f043 0310 	orr.w	r3, r3, #16
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80020b4:	4b34      	ldr	r3, [pc, #208]	@ (8002188 <Add_HWServW2ST_Service+0x198>)
 80020b6:	461c      	mov	r4, r3
 80020b8:	1d3b      	adds	r3, r7, #4
 80020ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80020c0:	4b30      	ldr	r3, [pc, #192]	@ (8002184 <Add_HWServW2ST_Service+0x194>)
 80020c2:	8818      	ldrh	r0, [r3, #0]
 80020c4:	4b31      	ldr	r3, [pc, #196]	@ (800218c <Add_HWServW2ST_Service+0x19c>)
 80020c6:	9305      	str	r3, [sp, #20]
 80020c8:	2300      	movs	r3, #0
 80020ca:	9304      	str	r3, [sp, #16]
 80020cc:	2310      	movs	r3, #16
 80020ce:	9303      	str	r3, [sp, #12]
 80020d0:	2304      	movs	r3, #4
 80020d2:	9302      	str	r3, [sp, #8]
 80020d4:	2300      	movs	r3, #0
 80020d6:	9301      	str	r3, [sp, #4]
 80020d8:	2312      	movs	r3, #18
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	2308      	movs	r3, #8
 80020de:	4a2a      	ldr	r2, [pc, #168]	@ (8002188 <Add_HWServW2ST_Service+0x198>)
 80020e0:	2102      	movs	r1, #2
 80020e2:	f005 fab4 	bl	800764e <aci_gatt_add_char>
 80020e6:	4603      	mov	r3, r0
 80020e8:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 80020f0:	2347      	movs	r3, #71	@ 0x47
 80020f2:	e040      	b.n	8002176 <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 80020f4:	231b      	movs	r3, #27
 80020f6:	713b      	strb	r3, [r7, #4]
 80020f8:	23c5      	movs	r3, #197	@ 0xc5
 80020fa:	717b      	strb	r3, [r7, #5]
 80020fc:	23d5      	movs	r3, #213	@ 0xd5
 80020fe:	71bb      	strb	r3, [r7, #6]
 8002100:	23a5      	movs	r3, #165	@ 0xa5
 8002102:	71fb      	strb	r3, [r7, #7]
 8002104:	2302      	movs	r3, #2
 8002106:	723b      	strb	r3, [r7, #8]
 8002108:	2300      	movs	r3, #0
 800210a:	727b      	strb	r3, [r7, #9]
 800210c:	2336      	movs	r3, #54	@ 0x36
 800210e:	72bb      	strb	r3, [r7, #10]
 8002110:	23ac      	movs	r3, #172	@ 0xac
 8002112:	72fb      	strb	r3, [r7, #11]
 8002114:	23e1      	movs	r3, #225	@ 0xe1
 8002116:	733b      	strb	r3, [r7, #12]
 8002118:	2311      	movs	r3, #17
 800211a:	737b      	strb	r3, [r7, #13]
 800211c:	2301      	movs	r3, #1
 800211e:	73bb      	strb	r3, [r7, #14]
 8002120:	2300      	movs	r3, #0
 8002122:	73fb      	strb	r3, [r7, #15]
 8002124:	2300      	movs	r3, #0
 8002126:	743b      	strb	r3, [r7, #16]
 8002128:	2300      	movs	r3, #0
 800212a:	747b      	strb	r3, [r7, #17]
 800212c:	23e0      	movs	r3, #224	@ 0xe0
 800212e:	74bb      	strb	r3, [r7, #18]
 8002130:	2300      	movs	r3, #0
 8002132:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8002134:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <Add_HWServW2ST_Service+0x198>)
 8002136:	461c      	mov	r4, r3
 8002138:	1d3b      	adds	r3, r7, #4
 800213a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800213c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8002140:	4b10      	ldr	r3, [pc, #64]	@ (8002184 <Add_HWServW2ST_Service+0x194>)
 8002142:	8818      	ldrh	r0, [r3, #0]
 8002144:	4b12      	ldr	r3, [pc, #72]	@ (8002190 <Add_HWServW2ST_Service+0x1a0>)
 8002146:	9305      	str	r3, [sp, #20]
 8002148:	2300      	movs	r3, #0
 800214a:	9304      	str	r3, [sp, #16]
 800214c:	2310      	movs	r3, #16
 800214e:	9303      	str	r3, [sp, #12]
 8002150:	2304      	movs	r3, #4
 8002152:	9302      	str	r3, [sp, #8]
 8002154:	2300      	movs	r3, #0
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	2310      	movs	r3, #16
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	2314      	movs	r3, #20
 800215e:	4a0a      	ldr	r2, [pc, #40]	@ (8002188 <Add_HWServW2ST_Service+0x198>)
 8002160:	2102      	movs	r1, #2
 8002162:	f005 fa74 	bl	800764e <aci_gatt_add_char>
 8002166:	4603      	mov	r3, r0
 8002168:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800216a:	7dfb      	ldrb	r3, [r7, #23]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 8002170:	2347      	movs	r3, #71	@ 0x47
 8002172:	e000      	b.n	8002176 <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	371c      	adds	r7, #28
 800217a:	46bd      	mov	sp, r7
 800217c:	bd90      	pop	{r4, r7, pc}
 800217e:	bf00      	nop
 8002180:	200000b8 	.word	0x200000b8
 8002184:	200000ac 	.word	0x200000ac
 8002188:	200000c8 	.word	0x200000c8
 800218c:	200000ae 	.word	0x200000ae
 8002190:	200000b0 	.word	0x200000b0

08002194 <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 8002194:	b590      	push	{r4, r7, lr}
 8002196:	b08d      	sub	sp, #52	@ 0x34
 8002198:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 800219a:	2301      	movs	r3, #1
 800219c:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 800219e:	231b      	movs	r3, #27
 80021a0:	703b      	strb	r3, [r7, #0]
 80021a2:	23c5      	movs	r3, #197	@ 0xc5
 80021a4:	707b      	strb	r3, [r7, #1]
 80021a6:	23d5      	movs	r3, #213	@ 0xd5
 80021a8:	70bb      	strb	r3, [r7, #2]
 80021aa:	23a5      	movs	r3, #165	@ 0xa5
 80021ac:	70fb      	strb	r3, [r7, #3]
 80021ae:	2302      	movs	r3, #2
 80021b0:	713b      	strb	r3, [r7, #4]
 80021b2:	2300      	movs	r3, #0
 80021b4:	717b      	strb	r3, [r7, #5]
 80021b6:	23b4      	movs	r3, #180	@ 0xb4
 80021b8:	71bb      	strb	r3, [r7, #6]
 80021ba:	239a      	movs	r3, #154	@ 0x9a
 80021bc:	71fb      	strb	r3, [r7, #7]
 80021be:	23e1      	movs	r3, #225	@ 0xe1
 80021c0:	723b      	strb	r3, [r7, #8]
 80021c2:	2311      	movs	r3, #17
 80021c4:	727b      	strb	r3, [r7, #9]
 80021c6:	2302      	movs	r3, #2
 80021c8:	72bb      	strb	r3, [r7, #10]
 80021ca:	2300      	movs	r3, #0
 80021cc:	72fb      	strb	r3, [r7, #11]
 80021ce:	2300      	movs	r3, #0
 80021d0:	733b      	strb	r3, [r7, #12]
 80021d2:	2300      	movs	r3, #0
 80021d4:	737b      	strb	r3, [r7, #13]
 80021d6:	2300      	movs	r3, #0
 80021d8:	73bb      	strb	r3, [r7, #14]
 80021da:	2300      	movs	r3, #0
 80021dc:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80021de:	4b31      	ldr	r3, [pc, #196]	@ (80022a4 <Add_SWServW2ST_Service+0x110>)
 80021e0:	461c      	mov	r4, r3
 80021e2:	463b      	mov	r3, r7
 80021e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	461a      	mov	r2, r3
 80021f0:	0052      	lsls	r2, r2, #1
 80021f2:	4413      	add	r3, r2
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	3301      	adds	r3, #1
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	4a2b      	ldr	r2, [pc, #172]	@ (80022a8 <Add_SWServW2ST_Service+0x114>)
 80021fc:	9200      	str	r2, [sp, #0]
 80021fe:	2201      	movs	r2, #1
 8002200:	4928      	ldr	r1, [pc, #160]	@ (80022a4 <Add_SWServW2ST_Service+0x110>)
 8002202:	2002      	movs	r0, #2
 8002204:	f005 f99a 	bl	800753c <aci_gatt_add_serv>
 8002208:	4603      	mov	r3, r0
 800220a:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 800220c:	7cfb      	ldrb	r3, [r7, #19]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d13f      	bne.n	8002292 <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8002212:	231b      	movs	r3, #27
 8002214:	703b      	strb	r3, [r7, #0]
 8002216:	23c5      	movs	r3, #197	@ 0xc5
 8002218:	707b      	strb	r3, [r7, #1]
 800221a:	23d5      	movs	r3, #213	@ 0xd5
 800221c:	70bb      	strb	r3, [r7, #2]
 800221e:	23a5      	movs	r3, #165	@ 0xa5
 8002220:	70fb      	strb	r3, [r7, #3]
 8002222:	2302      	movs	r3, #2
 8002224:	713b      	strb	r3, [r7, #4]
 8002226:	2300      	movs	r3, #0
 8002228:	717b      	strb	r3, [r7, #5]
 800222a:	2336      	movs	r3, #54	@ 0x36
 800222c:	71bb      	strb	r3, [r7, #6]
 800222e:	23ac      	movs	r3, #172	@ 0xac
 8002230:	71fb      	strb	r3, [r7, #7]
 8002232:	23e1      	movs	r3, #225	@ 0xe1
 8002234:	723b      	strb	r3, [r7, #8]
 8002236:	2311      	movs	r3, #17
 8002238:	727b      	strb	r3, [r7, #9]
 800223a:	2301      	movs	r3, #1
 800223c:	72bb      	strb	r3, [r7, #10]
 800223e:	2300      	movs	r3, #0
 8002240:	72fb      	strb	r3, [r7, #11]
 8002242:	2300      	movs	r3, #0
 8002244:	733b      	strb	r3, [r7, #12]
 8002246:	2301      	movs	r3, #1
 8002248:	737b      	strb	r3, [r7, #13]
 800224a:	2300      	movs	r3, #0
 800224c:	73bb      	strb	r3, [r7, #14]
 800224e:	2300      	movs	r3, #0
 8002250:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8002252:	4b16      	ldr	r3, [pc, #88]	@ (80022ac <Add_SWServW2ST_Service+0x118>)
 8002254:	461c      	mov	r4, r3
 8002256:	463b      	mov	r3, r7
 8002258:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800225a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 800225e:	4b12      	ldr	r3, [pc, #72]	@ (80022a8 <Add_SWServW2ST_Service+0x114>)
 8002260:	8818      	ldrh	r0, [r3, #0]
 8002262:	4b13      	ldr	r3, [pc, #76]	@ (80022b0 <Add_SWServW2ST_Service+0x11c>)
 8002264:	9305      	str	r3, [sp, #20]
 8002266:	2300      	movs	r3, #0
 8002268:	9304      	str	r3, [sp, #16]
 800226a:	2310      	movs	r3, #16
 800226c:	9303      	str	r3, [sp, #12]
 800226e:	2304      	movs	r3, #4
 8002270:	9302      	str	r3, [sp, #8]
 8002272:	2300      	movs	r3, #0
 8002274:	9301      	str	r3, [sp, #4]
 8002276:	2310      	movs	r3, #16
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	2308      	movs	r3, #8
 800227c:	4a0b      	ldr	r2, [pc, #44]	@ (80022ac <Add_SWServW2ST_Service+0x118>)
 800227e:	2102      	movs	r1, #2
 8002280:	f005 f9e5 	bl	800764e <aci_gatt_add_char>
 8002284:	4603      	mov	r3, r0
 8002286:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8002288:	7cfb      	ldrb	r3, [r7, #19]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d103      	bne.n	8002296 <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 800228e:	2300      	movs	r3, #0
 8002290:	e003      	b.n	800229a <Add_SWServW2ST_Service+0x106>
    goto fail;
 8002292:	bf00      	nop
 8002294:	e000      	b.n	8002298 <Add_SWServW2ST_Service+0x104>
    goto fail;
 8002296:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8002298:	2347      	movs	r3, #71	@ 0x47
}
 800229a:	4618      	mov	r0, r3
 800229c:	371c      	adds	r7, #28
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd90      	pop	{r4, r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200000b8 	.word	0x200000b8
 80022a8:	200000b2 	.word	0x200000b2
 80022ac:	200000c8 	.word	0x200000c8
 80022b0:	200000b4 	.word	0x200000b4

080022b4 <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08c      	sub	sp, #48	@ 0x30
 80022b8:	af02      	add	r7, sp, #8
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 80022c0:	f001 fa6a 	bl	8003798 <HAL_GetTick>
 80022c4:	4603      	mov	r3, r0
 80022c6:	08db      	lsrs	r3, r3, #3
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	743b      	strb	r3, [r7, #16]
 80022cc:	f001 fa64 	bl	8003798 <HAL_GetTick>
 80022d0:	4603      	mov	r3, r0
 80022d2:	0adb      	lsrs	r3, r3, #11
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	425b      	negs	r3, r3
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	74bb      	strb	r3, [r7, #18]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	425b      	negs	r3, r3
 80022ea:	121b      	asrs	r3, r3, #8
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	753b      	strb	r3, [r7, #20]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	121b      	asrs	r3, r3, #8
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	425b      	negs	r3, r3
 800230a:	b2db      	uxtb	r3, r3
 800230c:	75bb      	strb	r3, [r7, #22]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	425b      	negs	r3, r3
 8002314:	121b      	asrs	r3, r3, #8
 8002316:	b2db      	uxtb	r3, r3
 8002318:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	763b      	strb	r3, [r7, #24]
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	121b      	asrs	r3, r3, #8
 8002328:	b2db      	uxtb	r3, r3
 800232a:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	b2db      	uxtb	r3, r3
 8002332:	76bb      	strb	r3, [r7, #26]
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	121b      	asrs	r3, r3, #8
 800233a:	b2db      	uxtb	r3, r3
 800233c:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	773b      	strb	r3, [r7, #28]
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	121b      	asrs	r3, r3, #8
 800234c:	b2db      	uxtb	r3, r3
 800234e:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	77bb      	strb	r3, [r7, #30]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	121b      	asrs	r3, r3, #8
 800235e:	b2db      	uxtb	r3, r3
 8002360:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	b2db      	uxtb	r3, r3
 8002368:	f887 3020 	strb.w	r3, [r7, #32]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	121b      	asrs	r3, r3, #8
 8002372:	b2db      	uxtb	r3, r3
 8002374:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	b2db      	uxtb	r3, r3
 800237e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	121b      	asrs	r3, r3, #8
 8002388:	b2db      	uxtb	r3, r3
 800238a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 800238e:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <Acc_Update+0x10c>)
 8002390:	8818      	ldrh	r0, [r3, #0]
 8002392:	4b0c      	ldr	r3, [pc, #48]	@ (80023c4 <Acc_Update+0x110>)
 8002394:	8819      	ldrh	r1, [r3, #0]
 8002396:	f107 0310 	add.w	r3, r7, #16
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	2314      	movs	r3, #20
 800239e:	2200      	movs	r2, #0
 80023a0:	f005 fa20 	bl	80077e4 <aci_gatt_update_char_value>
 80023a4:	4603      	mov	r3, r0
 80023a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 80023aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 80023b2:	2347      	movs	r3, #71	@ 0x47
 80023b4:	e000      	b.n	80023b8 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3728      	adds	r7, #40	@ 0x28
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	200000ac 	.word	0x200000ac
 80023c4:	200000b0 	.word	0x200000b0

080023c8 <Quat_Update>:
 * @brief  Update quaternions characteristic value
 * @param  SensorAxes_t *data Structure containing the quaterions
 * @retval tBleStatus      Status
 */
tBleStatus Quat_Update(AxesRaw_t *data)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af02      	add	r7, sp, #8
 80023ce:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+6*SEND_N_QUATERNIONS];

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 80023d0:	f001 f9e2 	bl	8003798 <HAL_GetTick>
 80023d4:	4603      	mov	r3, r0
 80023d6:	08db      	lsrs	r3, r3, #3
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	733b      	strb	r3, [r7, #12]
 80023dc:	f001 f9dc 	bl	8003798 <HAL_GetTick>
 80023e0:	4603      	mov	r3, r0
 80023e2:	0adb      	lsrs	r3, r3, #11
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	737b      	strb	r3, [r7, #13]

#if SEND_N_QUATERNIONS == 1
  HOST_TO_LE_16(buff+2,data[0].AXIS_X);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	73bb      	strb	r3, [r7, #14]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	121b      	asrs	r3, r3, #8
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	73fb      	strb	r3, [r7, #15]
  HOST_TO_LE_16(buff+4,data[0].AXIS_Y);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	743b      	strb	r3, [r7, #16]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	121b      	asrs	r3, r3, #8
 8002408:	b2db      	uxtb	r3, r3
 800240a:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,data[0].AXIS_Z);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	74bb      	strb	r3, [r7, #18]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	121b      	asrs	r3, r3, #8
 800241a:	b2db      	uxtb	r3, r3
 800241c:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+18,data[2].AXIS_Z);
#else
#error SEND_N_QUATERNIONS could be only 1,2,3
#endif

  ret = aci_gatt_update_char_value(SWServW2STHandle, QuaternionsCharHandle,
 800241e:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <Quat_Update+0x84>)
 8002420:	8818      	ldrh	r0, [r3, #0]
 8002422:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <Quat_Update+0x88>)
 8002424:	8819      	ldrh	r1, [r3, #0]
 8002426:	f107 030c 	add.w	r3, r7, #12
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	2308      	movs	r3, #8
 800242e:	2200      	movs	r2, #0
 8002430:	f005 f9d8 	bl	80077e4 <aci_gatt_update_char_value>
 8002434:	4603      	mov	r3, r0
 8002436:	75fb      	strb	r3, [r7, #23]
				   0, 2+6*SEND_N_QUATERNIONS, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8002438:	7dfb      	ldrb	r3, [r7, #23]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <Quat_Update+0x7a>
    PRINTF("Error while updating Sensor Fusion characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 800243e:	2347      	movs	r3, #71	@ 0x47
 8002440:	e000      	b.n	8002444 <Quat_Update+0x7c>
  }

  return BLE_STATUS_SUCCESS;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	200000b2 	.word	0x200000b2
 8002450:	200000b4 	.word	0x200000b4

08002454 <Read_Request_CB>:
* Description    : Update the sensor values.
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
void Read_Request_CB(uint16_t handle)
{
 8002454:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002458:	b08e      	sub	sp, #56	@ 0x38
 800245a:	af00      	add	r7, sp, #0
 800245c:	4603      	mov	r3, r0
 800245e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 8002460:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002462:	4b57      	ldr	r3, [pc, #348]	@ (80025c0 <Read_Request_CB+0x16c>)
 8002464:	881b      	ldrh	r3, [r3, #0]
 8002466:	3301      	adds	r3, #1
 8002468:	429a      	cmp	r2, r3
 800246a:	d105      	bne.n	8002478 <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 800246c:	4a55      	ldr	r2, [pc, #340]	@ (80025c4 <Read_Request_CB+0x170>)
 800246e:	4956      	ldr	r1, [pc, #344]	@ (80025c8 <Read_Request_CB+0x174>)
 8002470:	4856      	ldr	r0, [pc, #344]	@ (80025cc <Read_Request_CB+0x178>)
 8002472:	f7ff ff1f 	bl	80022b4 <Acc_Update>
 8002476:	e091      	b.n	800259c <Read_Request_CB+0x148>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 8002478:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800247a:	4b55      	ldr	r3, [pc, #340]	@ (80025d0 <Read_Request_CB+0x17c>)
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	429a      	cmp	r2, r3
 8002482:	f040 808b 	bne.w	800259c <Read_Request_CB+0x148>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 8002486:	f005 ffb3 	bl	80083f0 <rand>
 800248a:	4603      	mov	r3, r0
 800248c:	17da      	asrs	r2, r3, #31
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	61fa      	str	r2, [r7, #28]
 8002492:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002496:	f04f 0000 	mov.w	r0, #0
 800249a:	f04f 0100 	mov.w	r1, #0
 800249e:	0099      	lsls	r1, r3, #2
 80024a0:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80024a4:	0090      	lsls	r0, r2, #2
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	69b9      	ldr	r1, [r7, #24]
 80024ac:	1851      	adds	r1, r2, r1
 80024ae:	6139      	str	r1, [r7, #16]
 80024b0:	69f9      	ldr	r1, [r7, #28]
 80024b2:	eb43 0101 	adc.w	r1, r3, r1
 80024b6:	6179      	str	r1, [r7, #20]
 80024b8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80024bc:	f04f 0300 	mov.w	r3, #0
 80024c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80024c4:	f7fe f8e8 	bl	8000698 <__aeabi_uldivmod>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	4610      	mov	r0, r2
 80024ce:	4619      	mov	r1, r3
 80024d0:	f7fe f85c 	bl	800058c <__aeabi_ul2d>
 80024d4:	f04f 0200 	mov.w	r2, #0
 80024d8:	4b3e      	ldr	r3, [pc, #248]	@ (80025d4 <Read_Request_CB+0x180>)
 80024da:	f7fd fed7 	bl	800028c <__adddf3>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4610      	mov	r0, r2
 80024e4:	4619      	mov	r1, r3
 80024e6:	f7fe f887 	bl	80005f8 <__aeabi_d2f>
 80024ea:	4603      	mov	r3, r0
 80024ec:	637b      	str	r3, [r7, #52]	@ 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 80024ee:	f005 ff7f 	bl	80083f0 <rand>
 80024f2:	4603      	mov	r3, r0
 80024f4:	17da      	asrs	r2, r3, #31
 80024f6:	4698      	mov	r8, r3
 80024f8:	4691      	mov	r9, r2
 80024fa:	4642      	mov	r2, r8
 80024fc:	464b      	mov	r3, r9
 80024fe:	1891      	adds	r1, r2, r2
 8002500:	6039      	str	r1, [r7, #0]
 8002502:	415b      	adcs	r3, r3
 8002504:	607b      	str	r3, [r7, #4]
 8002506:	e9d7 2300 	ldrd	r2, r3, [r7]
 800250a:	eb12 0408 	adds.w	r4, r2, r8
 800250e:	eb43 0509 	adc.w	r5, r3, r9
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	f04f 0300 	mov.w	r3, #0
 800251a:	016b      	lsls	r3, r5, #5
 800251c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002520:	0162      	lsls	r2, r4, #5
 8002522:	eb14 0a02 	adds.w	sl, r4, r2
 8002526:	eb45 0b03 	adc.w	fp, r5, r3
 800252a:	eb1a 0308 	adds.w	r3, sl, r8
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	eb4b 0309 	adc.w	r3, fp, r9
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800253a:	f04f 0300 	mov.w	r3, #0
 800253e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002542:	f7fe f8a9 	bl	8000698 <__aeabi_uldivmod>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4610      	mov	r0, r2
 800254c:	4619      	mov	r1, r3
 800254e:	f7fe f81d 	bl	800058c <__aeabi_ul2d>
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	4b20      	ldr	r3, [pc, #128]	@ (80025d8 <Read_Request_CB+0x184>)
 8002558:	f7fd fe98 	bl	800028c <__adddf3>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
 8002560:	4610      	mov	r0, r2
 8002562:	4619      	mov	r1, r3
 8002564:	f7fe f848 	bl	80005f8 <__aeabi_d2f>
 8002568:	4603      	mov	r3, r0
 800256a:	633b      	str	r3, [r7, #48]	@ 0x30
    BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 800256c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002570:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80025dc <Read_Request_CB+0x188>
 8002574:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002578:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800257c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002580:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002584:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800258c:	ee17 3a90 	vmov	r3, s15
 8002590:	b21b      	sxth	r3, r3
 8002592:	4619      	mov	r1, r3
 8002594:	ee16 0a90 	vmov	r0, s13
 8002598:	f000 f824 	bl	80025e4 <BlueMS_Environmental_Update>
  }

  if(connection_handle !=0)
 800259c:	4b10      	ldr	r3, [pc, #64]	@ (80025e0 <Read_Request_CB+0x18c>)
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d007      	beq.n	80025b4 <Read_Request_CB+0x160>
  {
    ret = aci_gatt_allow_read(connection_handle);
 80025a4:	4b0e      	ldr	r3, [pc, #56]	@ (80025e0 <Read_Request_CB+0x18c>)
 80025a6:	881b      	ldrh	r3, [r3, #0]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f005 f9ab 	bl	8007904 <aci_gatt_allow_read>
 80025ae:	4603      	mov	r3, r0
 80025b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINTF("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 80025b4:	bf00      	nop
 80025b6:	3738      	adds	r7, #56	@ 0x38
 80025b8:	46bd      	mov	sp, r7
 80025ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025be:	bf00      	nop
 80025c0:	200000b0 	.word	0x200000b0
 80025c4:	200000f8 	.word	0x200000f8
 80025c8:	200000ec 	.word	0x200000ec
 80025cc:	200000e0 	.word	0x200000e0
 80025d0:	200000ae 	.word	0x200000ae
 80025d4:	403b0000 	.word	0x403b0000
 80025d8:	408f4000 	.word	0x408f4000
 80025dc:	42c80000 	.word	0x42c80000
 80025e0:	200000d8 	.word	0x200000d8

080025e4 <BlueMS_Environmental_Update>:

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	460b      	mov	r3, r1
 80025ee:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 80025f0:	f001 f8d2 	bl	8003798 <HAL_GetTick>
 80025f4:	4603      	mov	r3, r0
 80025f6:	08db      	lsrs	r3, r3, #3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	733b      	strb	r3, [r7, #12]
 80025fc:	f001 f8cc 	bl	8003798 <HAL_GetTick>
 8002600:	4603      	mov	r3, r0
 8002602:	0adb      	lsrs	r3, r3, #11
 8002604:	b2db      	uxtb	r3, r3
 8002606:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	b2db      	uxtb	r3, r3
 800260c:	73bb      	strb	r3, [r7, #14]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	121b      	asrs	r3, r3, #8
 8002612:	b2db      	uxtb	r3, r3
 8002614:	73fb      	strb	r3, [r7, #15]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	141b      	asrs	r3, r3, #16
 800261a:	b2db      	uxtb	r3, r3
 800261c:	743b      	strb	r3, [r7, #16]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	161b      	asrs	r3, r3, #24
 8002622:	b2db      	uxtb	r3, r3
 8002624:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8002626:	887b      	ldrh	r3, [r7, #2]
 8002628:	b2db      	uxtb	r3, r3
 800262a:	74bb      	strb	r3, [r7, #18]
 800262c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002630:	121b      	asrs	r3, r3, #8
 8002632:	b21b      	sxth	r3, r3
 8002634:	b2db      	uxtb	r3, r3
 8002636:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8002638:	4b0b      	ldr	r3, [pc, #44]	@ (8002668 <BlueMS_Environmental_Update+0x84>)
 800263a:	8818      	ldrh	r0, [r3, #0]
 800263c:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <BlueMS_Environmental_Update+0x88>)
 800263e:	8819      	ldrh	r1, [r3, #0]
 8002640:	f107 030c 	add.w	r3, r7, #12
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	2308      	movs	r3, #8
 8002648:	2200      	movs	r2, #0
 800264a:	f005 f8cb 	bl	80077e4 <aci_gatt_update_char_value>
 800264e:	4603      	mov	r3, r0
 8002650:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8002652:	7dfb      	ldrb	r3, [r7, #23]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002658:	2347      	movs	r3, #71	@ 0x47
 800265a:	e000      	b.n	800265e <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	200000ac 	.word	0x200000ac
 800266c:	200000ae 	.word	0x200000ae

08002670 <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b092      	sub	sp, #72	@ 0x48
 8002674:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8002676:	4a35      	ldr	r2, [pc, #212]	@ (800274c <Set_DeviceConnectable+0xdc>)
 8002678:	f107 031c 	add.w	r3, r7, #28
 800267c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002680:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 8002684:	2302      	movs	r3, #2
 8002686:	703b      	strb	r3, [r7, #0]
 8002688:	230a      	movs	r3, #10
 800268a:	707b      	strb	r3, [r7, #1]
 800268c:	2300      	movs	r3, #0
 800268e:	70bb      	strb	r3, [r7, #2]
 8002690:	2308      	movs	r3, #8
 8002692:	70fb      	strb	r3, [r7, #3]
 8002694:	2309      	movs	r3, #9
 8002696:	713b      	strb	r3, [r7, #4]
 8002698:	2353      	movs	r3, #83	@ 0x53
 800269a:	717b      	strb	r3, [r7, #5]
 800269c:	2341      	movs	r3, #65	@ 0x41
 800269e:	71bb      	strb	r3, [r7, #6]
 80026a0:	2352      	movs	r3, #82	@ 0x52
 80026a2:	71fb      	strb	r3, [r7, #7]
 80026a4:	2364      	movs	r3, #100	@ 0x64
 80026a6:	723b      	strb	r3, [r7, #8]
 80026a8:	2375      	movs	r3, #117	@ 0x75
 80026aa:	727b      	strb	r3, [r7, #9]
 80026ac:	2364      	movs	r3, #100	@ 0x64
 80026ae:	72bb      	strb	r3, [r7, #10]
 80026b0:	2365      	movs	r3, #101	@ 0x65
 80026b2:	72fb      	strb	r3, [r7, #11]
 80026b4:	230d      	movs	r3, #13
 80026b6:	733b      	strb	r3, [r7, #12]
 80026b8:	23ff      	movs	r3, #255	@ 0xff
 80026ba:	737b      	strb	r3, [r7, #13]
 80026bc:	2301      	movs	r3, #1
 80026be:	73bb      	strb	r3, [r7, #14]
 80026c0:	2380      	movs	r3, #128	@ 0x80
 80026c2:	73fb      	strb	r3, [r7, #15]
 80026c4:	2300      	movs	r3, #0
 80026c6:	743b      	strb	r3, [r7, #16]
 80026c8:	23f4      	movs	r3, #244	@ 0xf4
 80026ca:	747b      	strb	r3, [r7, #17]
 80026cc:	2300      	movs	r3, #0
 80026ce:	74bb      	strb	r3, [r7, #18]
 80026d0:	2300      	movs	r3, #0
 80026d2:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 80026d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002750 <Set_DeviceConnectable+0xe0>)
 80026d6:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 80026d8:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 80026da:	4b1d      	ldr	r3, [pc, #116]	@ (8002750 <Set_DeviceConnectable+0xe0>)
 80026dc:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 80026de:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 80026e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002750 <Set_DeviceConnectable+0xe0>)
 80026e2:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 80026e4:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 80026e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002750 <Set_DeviceConnectable+0xe0>)
 80026e8:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 80026ea:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 80026ec:	4b18      	ldr	r3, [pc, #96]	@ (8002750 <Set_DeviceConnectable+0xe0>)
 80026ee:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 80026f0:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 80026f2:	4b17      	ldr	r3, [pc, #92]	@ (8002750 <Set_DeviceConnectable+0xe0>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 80026f6:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 80026f8:	7cbb      	ldrb	r3, [r7, #18]
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_resp_data(0, NULL);
 8002702:	2100      	movs	r1, #0
 8002704:	2000      	movs	r0, #0
 8002706:	f005 fa5e 	bl	8007bc6 <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 800270a:	2300      	movs	r3, #0
 800270c:	9306      	str	r3, [sp, #24]
 800270e:	2300      	movs	r3, #0
 8002710:	9305      	str	r3, [sp, #20]
 8002712:	2300      	movs	r3, #0
 8002714:	9304      	str	r3, [sp, #16]
 8002716:	2300      	movs	r3, #0
 8002718:	9303      	str	r3, [sp, #12]
 800271a:	f107 031c 	add.w	r3, r7, #28
 800271e:	9302      	str	r3, [sp, #8]
 8002720:	2308      	movs	r3, #8
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	2300      	movs	r3, #0
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	2301      	movs	r3, #1
 800272a:	22c0      	movs	r2, #192	@ 0xc0
 800272c:	21a0      	movs	r1, #160	@ 0xa0
 800272e:	2000      	movs	r0, #0
 8002730:	f004 fd4f 	bl	80071d2 <aci_gap_set_discoverable>
 8002734:	4603      	mov	r3, r0
 8002736:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                 STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 800273a:	463b      	mov	r3, r7
 800273c:	4619      	mov	r1, r3
 800273e:	201a      	movs	r0, #26
 8002740:	f004 fe88 	bl	8007454 <aci_gap_update_adv_data>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 8002744:	bf00      	nop
 8002746:	3728      	adds	r7, #40	@ 0x28
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	080093e4 	.word	0x080093e4
 8002750:	200000a0 	.word	0x200000a0

08002754 <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	61fb      	str	r3, [r7, #28]
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	3301      	adds	r3, #1
 8002764:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type != HCI_EVENT_PKT)
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b04      	cmp	r3, #4
 800276c:	d139      	bne.n	80027e2 <user_notify+0x8e>
    return;

  switch(event_pckt->evt){
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2bff      	cmp	r3, #255	@ 0xff
 8002774:	d01f      	beq.n	80027b6 <user_notify+0x62>
 8002776:	2bff      	cmp	r3, #255	@ 0xff
 8002778:	dc38      	bgt.n	80027ec <user_notify+0x98>
 800277a:	2b05      	cmp	r3, #5
 800277c:	d002      	beq.n	8002784 <user_notify+0x30>
 800277e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002780:	d003      	beq.n	800278a <user_notify+0x36>
 8002782:	e033      	b.n	80027ec <user_notify+0x98>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8002784:	f000 f836 	bl	80027f4 <GAP_DisconnectionComplete_CB>
    }
    break;
 8002788:	e030      	b.n	80027ec <user_notify+0x98>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	3302      	adds	r3, #2
 800278e:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d126      	bne.n	80027e6 <user_notify+0x92>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3301      	adds	r3, #1
 800279c:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	1d5a      	adds	r2, r3, #5
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	4619      	mov	r1, r3
 80027ac:	4610      	mov	r0, r2
 80027ae:	f000 f837 	bl	8002820 <GAP_ConnectionComplete_CB>
        }
        break;
 80027b2:	bf00      	nop
      }
    }
    break;
 80027b4:	e017      	b.n	80027e6 <user_notify+0x92>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	3302      	adds	r3, #2
 80027ba:	617b      	str	r3, [r7, #20]
      switch(blue_evt->ecode){
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	461a      	mov	r2, r3
 80027c4:	f640 4314 	movw	r3, #3092	@ 0xc14
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d10e      	bne.n	80027ea <user_notify+0x96>

      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	3302      	adds	r3, #2
 80027d0:	613b      	str	r3, [r7, #16]
          Read_Request_CB(pr->attr_handle);
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	885b      	ldrh	r3, [r3, #2]
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff fe3b 	bl	8002454 <Read_Request_CB>
        }
        break;
 80027de:	bf00      	nop
      }

    }
    break;
 80027e0:	e003      	b.n	80027ea <user_notify+0x96>
    return;
 80027e2:	bf00      	nop
 80027e4:	e002      	b.n	80027ec <user_notify+0x98>
    break;
 80027e6:	bf00      	nop
 80027e8:	e000      	b.n	80027ec <user_notify+0x98>
    break;
 80027ea:	bf00      	nop
  }
}
 80027ec:	3720      	adds	r7, #32
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
	...

080027f4 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  connected = FALSE;
 80027f8:	4b06      	ldr	r3, [pc, #24]	@ (8002814 <GAP_DisconnectionComplete_CB+0x20>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 80027fe:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <GAP_DisconnectionComplete_CB+0x24>)
 8002800:	2201      	movs	r2, #1
 8002802:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8002804:	4b05      	ldr	r3, [pc, #20]	@ (800281c <GAP_DisconnectionComplete_CB+0x28>)
 8002806:	2200      	movs	r2, #0
 8002808:	701a      	strb	r2, [r3, #0]
}
 800280a:	bf00      	nop
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	200000dc 	.word	0x200000dc
 8002818:	20000001 	.word	0x20000001
 800281c:	200000da 	.word	0x200000da

08002820 <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 800282c:	4b0a      	ldr	r3, [pc, #40]	@ (8002858 <GAP_ConnectionComplete_CB+0x38>)
 800282e:	2201      	movs	r2, #1
 8002830:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 8002832:	4a0a      	ldr	r2, [pc, #40]	@ (800285c <GAP_ConnectionComplete_CB+0x3c>)
 8002834:	887b      	ldrh	r3, [r7, #2]
 8002836:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 8002838:	2305      	movs	r3, #5
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	e002      	b.n	8002844 <GAP_ConnectionComplete_CB+0x24>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	3b01      	subs	r3, #1
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f9      	bne.n	800283e <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 800284a:	bf00      	nop
 800284c:	bf00      	nop
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	200000dc 	.word	0x200000dc
 800285c:	200000d8 	.word	0x200000d8

08002860 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b088      	sub	sp, #32
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002868:	4b1f      	ldr	r3, [pc, #124]	@ (80028e8 <HCI_TL_SPI_Init+0x88>)
 800286a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286c:	4a1e      	ldr	r2, [pc, #120]	@ (80028e8 <HCI_TL_SPI_Init+0x88>)
 800286e:	f043 0301 	orr.w	r3, r3, #1
 8002872:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002874:	4b1c      	ldr	r3, [pc, #112]	@ (80028e8 <HCI_TL_SPI_Init+0x88>)
 8002876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8002880:	2301      	movs	r3, #1
 8002882:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002884:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002888:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800288e:	f107 030c 	add.w	r3, r7, #12
 8002892:	4619      	mov	r1, r3
 8002894:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002898:	f001 f91e 	bl	8003ad8 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 800289c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a2:	2301      	movs	r3, #1
 80028a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80028ae:	f107 030c 	add.w	r3, r7, #12
 80028b2:	4619      	mov	r1, r3
 80028b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028b8:	f001 f90e 	bl	8003ad8 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80028bc:	2302      	movs	r3, #2
 80028be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c0:	2301      	movs	r3, #1
 80028c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80028cc:	f107 030c 	add.w	r3, r7, #12
 80028d0:	4619      	mov	r1, r3
 80028d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028d6:	f001 f8ff 	bl	8003ad8 <HAL_GPIO_Init>

  return BSP_SPI1_Init();
 80028da:	f000 faeb 	bl	8002eb4 <BSP_SPI1_Init>
 80028de:	4603      	mov	r3, r0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3720      	adds	r7, #32
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40021000 	.word	0x40021000

080028ec <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 80028f0:	2101      	movs	r1, #1
 80028f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028f6:	f001 fa99 	bl	8003e2c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 80028fa:	2102      	movs	r1, #2
 80028fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002900:	f001 fa94 	bl	8003e2c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8002904:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002908:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800290c:	f001 fa8e 	bl	8003e2c <HAL_GPIO_DeInit>
  return 0;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	bd80      	pop	{r7, pc}

08002916 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800291a:	2201      	movs	r2, #1
 800291c:	2102      	movs	r1, #2
 800291e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002922:	f001 fb8f 	bl	8004044 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8002926:	2200      	movs	r2, #0
 8002928:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800292c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002930:	f001 fb88 	bl	8004044 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8002934:	2005      	movs	r0, #5
 8002936:	f000 ff3b 	bl	80037b0 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 800293a:	2201      	movs	r2, #1
 800293c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002940:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002944:	f001 fb7e 	bl	8004044 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8002948:	2005      	movs	r0, #5
 800294a:	f000 ff31 	bl	80037b0 <HAL_Delay>
  return 0;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	bd80      	pop	{r7, pc}

08002954 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	460b      	mov	r3, r1
 800295e:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8002960:	2300      	movs	r3, #0
 8002962:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8002964:	23ff      	movs	r3, #255	@ 0xff
 8002966:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8002968:	230b      	movs	r3, #11
 800296a:	617b      	str	r3, [r7, #20]
 800296c:	2300      	movs	r3, #0
 800296e:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8002970:	2200      	movs	r2, #0
 8002972:	2102      	movs	r1, #2
 8002974:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002978:	f001 fb64 	bl	8004044 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800297c:	f107 010c 	add.w	r1, r7, #12
 8002980:	f107 0314 	add.w	r3, r7, #20
 8002984:	2205      	movs	r2, #5
 8002986:	4618      	mov	r0, r3
 8002988:	f000 fac4 	bl	8002f14 <BSP_SPI1_SendRecv>

  if(header_slave[0] == 0x02)
 800298c:	7b3b      	ldrb	r3, [r7, #12]
 800298e:	2b02      	cmp	r3, #2
 8002990:	d12a      	bne.n	80029e8 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8002992:	7c3b      	ldrb	r3, [r7, #16]
 8002994:	b21b      	sxth	r3, r3
 8002996:	021b      	lsls	r3, r3, #8
 8002998:	b21a      	sxth	r2, r3
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	b21b      	sxth	r3, r3
 800299e:	4313      	orrs	r3, r2
 80029a0:	b21b      	sxth	r3, r3
 80029a2:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80029a4:	8bfb      	ldrh	r3, [r7, #30]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d01e      	beq.n	80029e8 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80029aa:	8bfa      	ldrh	r2, [r7, #30]
 80029ac:	887b      	ldrh	r3, [r7, #2]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d901      	bls.n	80029b6 <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 80029b2:	887b      	ldrh	r3, [r7, #2]
 80029b4:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80029b6:	2300      	movs	r3, #0
 80029b8:	777b      	strb	r3, [r7, #29]
 80029ba:	e010      	b.n	80029de <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80029bc:	f107 011b 	add.w	r1, r7, #27
 80029c0:	f107 031c 	add.w	r3, r7, #28
 80029c4:	2201      	movs	r2, #1
 80029c6:	4618      	mov	r0, r3
 80029c8:	f000 faa4 	bl	8002f14 <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 80029cc:	7f7b      	ldrb	r3, [r7, #29]
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	4413      	add	r3, r2
 80029d2:	7efa      	ldrb	r2, [r7, #27]
 80029d4:	b2d2      	uxtb	r2, r2
 80029d6:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 80029d8:	7f7b      	ldrb	r3, [r7, #29]
 80029da:	3301      	adds	r3, #1
 80029dc:	777b      	strb	r3, [r7, #29]
 80029de:	7f7b      	ldrb	r3, [r7, #29]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	8bfa      	ldrh	r2, [r7, #30]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d8e9      	bhi.n	80029bc <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80029e8:	2201      	movs	r2, #1
 80029ea:	2102      	movs	r1, #2
 80029ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029f0:	f001 fb28 	bl	8004044 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 80029f4:	7f7b      	ldrb	r3, [r7, #29]
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3720      	adds	r7, #32
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
	...

08002a00 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b088      	sub	sp, #32
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8002a0c:	230a      	movs	r3, #10
 8002a0e:	613b      	str	r3, [r7, #16]
 8002a10:	2300      	movs	r3, #0
 8002a12:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8002a14:	f000 fec0 	bl	8003798 <HAL_GetTick>
 8002a18:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2102      	movs	r1, #2
 8002a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a26:	f001 fb0d 	bl	8004044 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8002a2a:	f107 0108 	add.w	r1, r7, #8
 8002a2e:	f107 0310 	add.w	r3, r7, #16
 8002a32:	2205      	movs	r2, #5
 8002a34:	4618      	mov	r0, r3
 8002a36:	f000 fa6d 	bl	8002f14 <BSP_SPI1_SendRecv>

    if(header_slave[0] == 0x02)
 8002a3a:	7a3b      	ldrb	r3, [r7, #8]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d10f      	bne.n	8002a60 <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8002a40:	7a7b      	ldrb	r3, [r7, #9]
 8002a42:	461a      	mov	r2, r3
 8002a44:	887b      	ldrh	r3, [r7, #2]
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d806      	bhi.n	8002a58 <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8002a4a:	887b      	ldrh	r3, [r7, #2]
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4912      	ldr	r1, [pc, #72]	@ (8002a98 <HCI_TL_SPI_Send+0x98>)
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 fa5f 	bl	8002f14 <BSP_SPI1_SendRecv>
 8002a56:	e006      	b.n	8002a66 <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 8002a58:	f06f 0301 	mvn.w	r3, #1
 8002a5c:	61fb      	str	r3, [r7, #28]
 8002a5e:	e002      	b.n	8002a66 <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8002a60:	f04f 33ff 	mov.w	r3, #4294967295
 8002a64:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8002a66:	2201      	movs	r2, #1
 8002a68:	2102      	movs	r1, #2
 8002a6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a6e:	f001 fae9 	bl	8004044 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8002a72:	f000 fe91 	bl	8003798 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b0f      	cmp	r3, #15
 8002a7e:	d903      	bls.n	8002a88 <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 8002a80:	f06f 0302 	mvn.w	r3, #2
 8002a84:	61fb      	str	r3, [r7, #28]
      break;
 8002a86:	e002      	b.n	8002a8e <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	dbc5      	blt.n	8002a1a <HCI_TL_SPI_Send+0x1a>

  return result;
 8002a8e:	69fb      	ldr	r3, [r7, #28]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3720      	adds	r7, #32
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	20000118 	.word	0x20000118

08002a9c <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aa6:	f001 fab5 	bl	8004014 <HAL_GPIO_ReadPin>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	bf0c      	ite	eq
 8002ab0:	2301      	moveq	r3, #1
 8002ab2:	2300      	movne	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	bd80      	pop	{r7, pc}
	...

08002abc <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b088      	sub	sp, #32
 8002ac0:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8002ac2:	4b13      	ldr	r3, [pc, #76]	@ (8002b10 <hci_tl_lowlevel_init+0x54>)
 8002ac4:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8002ac6:	4b13      	ldr	r3, [pc, #76]	@ (8002b14 <hci_tl_lowlevel_init+0x58>)
 8002ac8:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8002aca:	4b13      	ldr	r3, [pc, #76]	@ (8002b18 <hci_tl_lowlevel_init+0x5c>)
 8002acc:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8002ace:	4b13      	ldr	r3, [pc, #76]	@ (8002b1c <hci_tl_lowlevel_init+0x60>)
 8002ad0:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8002ad2:	4b13      	ldr	r3, [pc, #76]	@ (8002b20 <hci_tl_lowlevel_init+0x64>)
 8002ad4:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8002ad6:	4b13      	ldr	r3, [pc, #76]	@ (8002b24 <hci_tl_lowlevel_init+0x68>)
 8002ad8:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8002ada:	1d3b      	adds	r3, r7, #4
 8002adc:	4618      	mov	r0, r3
 8002ade:	f005 f991 	bl	8007e04 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8002ae2:	f04f 51b0 	mov.w	r1, #369098752	@ 0x16000000
 8002ae6:	4810      	ldr	r0, [pc, #64]	@ (8002b28 <hci_tl_lowlevel_init+0x6c>)
 8002ae8:	f000 ffb1 	bl	8003a4e <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8002aec:	4a0f      	ldr	r2, [pc, #60]	@ (8002b2c <hci_tl_lowlevel_init+0x70>)
 8002aee:	2100      	movs	r1, #0
 8002af0:	480d      	ldr	r0, [pc, #52]	@ (8002b28 <hci_tl_lowlevel_init+0x6c>)
 8002af2:	f000 ff92 	bl	8003a1a <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002af6:	2200      	movs	r2, #0
 8002af8:	2100      	movs	r1, #0
 8002afa:	2006      	movs	r0, #6
 8002afc:	f000 ff57 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002b00:	2006      	movs	r0, #6
 8002b02:	f000 ff70 	bl	80039e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8002b06:	bf00      	nop
 8002b08:	3720      	adds	r7, #32
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	08002861 	.word	0x08002861
 8002b14:	080028ed 	.word	0x080028ed
 8002b18:	08002a01 	.word	0x08002a01
 8002b1c:	08002955 	.word	0x08002955
 8002b20:	08002917 	.word	0x08002917
 8002b24:	08002f55 	.word	0x08002f55
 8002b28:	20000110 	.word	0x20000110
 8002b2c:	08002b31 	.word	0x08002b31

08002b30 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8002b34:	e005      	b.n	8002b42 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8002b36:	2000      	movs	r0, #0
 8002b38:	f005 fac8 	bl	80080cc <hci_notify_asynch_evt>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d105      	bne.n	8002b4e <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8002b42:	f7ff ffab 	bl	8002a9c <IsDataAvailable>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1f4      	bne.n	8002b36 <hci_tl_lowlevel_isr+0x6>
 8002b4c:	e000      	b.n	8002b50 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8002b4e:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b56:	f000 fdaf 	bl	80036b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b5a:	f000 f809 	bl	8002b70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b5e:	f000 f8a7 	bl	8002cb0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002b62:	f000 f857 	bl	8002c14 <MX_TIM2_Init>
  MX_BlueNRG_MS_Init();
 8002b66:	f7fd ff2d 	bl	80009c4 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_BlueNRG_MS_Process();
 8002b6a:	f7fd ffd7 	bl	8000b1c <MX_BlueNRG_MS_Process>
 8002b6e:	e7fc      	b.n	8002b6a <main+0x18>

08002b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b096      	sub	sp, #88	@ 0x58
 8002b74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b76:	f107 0314 	add.w	r3, r7, #20
 8002b7a:	2244      	movs	r2, #68	@ 0x44
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f005 fd79 	bl	8008676 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b84:	463b      	mov	r3, r7
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	605a      	str	r2, [r3, #4]
 8002b8c:	609a      	str	r2, [r3, #8]
 8002b8e:	60da      	str	r2, [r3, #12]
 8002b90:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002b92:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002b96:	f001 fa95 	bl	80040c4 <HAL_PWREx_ControlVoltageScaling>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002ba0:	f000 f8fc 	bl	8002d9c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ba8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bae:	2310      	movs	r3, #16
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002bbe:	230a      	movs	r3, #10
 8002bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002bc2:	2307      	movs	r3, #7
 8002bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bce:	f107 0314 	add.w	r3, r7, #20
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f001 facc 	bl	8004170 <HAL_RCC_OscConfig>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002bde:	f000 f8dd 	bl	8002d9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002be2:	230f      	movs	r3, #15
 8002be4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002be6:	2303      	movs	r3, #3
 8002be8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bea:	2300      	movs	r3, #0
 8002bec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002bf6:	463b      	mov	r3, r7
 8002bf8:	2104      	movs	r1, #4
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f001 fe94 	bl	8004928 <HAL_RCC_ClockConfig>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002c06:	f000 f8c9 	bl	8002d9c <Error_Handler>
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	3758      	adds	r7, #88	@ 0x58
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c1a:	f107 0310 	add.w	r3, r7, #16
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	605a      	str	r2, [r3, #4]
 8002c24:	609a      	str	r2, [r3, #8]
 8002c26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c28:	1d3b      	adds	r3, r7, #4
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	605a      	str	r2, [r3, #4]
 8002c30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c32:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c34:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c40:	4b1a      	ldr	r3, [pc, #104]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002c46:	4b19      	ldr	r3, [pc, #100]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c48:	f04f 32ff 	mov.w	r2, #4294967295
 8002c4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c4e:	4b17      	ldr	r3, [pc, #92]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c54:	4b15      	ldr	r3, [pc, #84]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c5a:	4814      	ldr	r0, [pc, #80]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c5c:	f003 f982 	bl	8005f64 <HAL_TIM_Base_Init>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002c66:	f000 f899 	bl	8002d9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c70:	f107 0310 	add.w	r3, r7, #16
 8002c74:	4619      	mov	r1, r3
 8002c76:	480d      	ldr	r0, [pc, #52]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c78:	f003 f9cb 	bl	8006012 <HAL_TIM_ConfigClockSource>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002c82:	f000 f88b 	bl	8002d9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c86:	2300      	movs	r3, #0
 8002c88:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c8e:	1d3b      	adds	r3, r7, #4
 8002c90:	4619      	mov	r1, r3
 8002c92:	4806      	ldr	r0, [pc, #24]	@ (8002cac <MX_TIM2_Init+0x98>)
 8002c94:	f003 fbc6 	bl	8006424 <HAL_TIMEx_MasterConfigSynchronization>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002c9e:	f000 f87d 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ca2:	bf00      	nop
 8002ca4:	3720      	adds	r7, #32
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20000218 	.word	0x20000218

08002cb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b08a      	sub	sp, #40	@ 0x28
 8002cb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb6:	f107 0314 	add.w	r3, r7, #20
 8002cba:	2200      	movs	r2, #0
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	605a      	str	r2, [r3, #4]
 8002cc0:	609a      	str	r2, [r3, #8]
 8002cc2:	60da      	str	r2, [r3, #12]
 8002cc4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cc6:	4b34      	ldr	r3, [pc, #208]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cca:	4a33      	ldr	r2, [pc, #204]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002ccc:	f043 0304 	orr.w	r3, r3, #4
 8002cd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cd2:	4b31      	ldr	r3, [pc, #196]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cde:	4b2e      	ldr	r3, [pc, #184]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	4a2d      	ldr	r2, [pc, #180]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002ce4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ce8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cea:	4b2b      	ldr	r3, [pc, #172]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf6:	4b28      	ldr	r3, [pc, #160]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cfa:	4a27      	ldr	r2, [pc, #156]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d02:	4b25      	ldr	r3, [pc, #148]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	60bb      	str	r3, [r7, #8]
 8002d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d0e:	4b22      	ldr	r3, [pc, #136]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d12:	4a21      	ldr	r2, [pc, #132]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002d14:	f043 0302 	orr.w	r3, r3, #2
 8002d18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d98 <MX_GPIO_Init+0xe8>)
 8002d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	607b      	str	r3, [r7, #4]
 8002d24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 8002d26:	2200      	movs	r2, #0
 8002d28:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d30:	f001 f988 	bl	8004044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d34:	2301      	movs	r3, #1
 8002d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d42:	f107 0314 	add.w	r3, r7, #20
 8002d46:	4619      	mov	r1, r3
 8002d48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d4c:	f000 fec4 	bl	8003ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 8002d50:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002d54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d56:	2301      	movs	r3, #1
 8002d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d62:	f107 0314 	add.w	r3, r7, #20
 8002d66:	4619      	mov	r1, r3
 8002d68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d6c:	f000 feb4 	bl	8003ad8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002d70:	2200      	movs	r2, #0
 8002d72:	2100      	movs	r1, #0
 8002d74:	2006      	movs	r0, #6
 8002d76:	f000 fe1a 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002d7a:	2006      	movs	r0, #6
 8002d7c:	f000 fe33 	bl	80039e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002d80:	2200      	movs	r2, #0
 8002d82:	2100      	movs	r1, #0
 8002d84:	2028      	movs	r0, #40	@ 0x28
 8002d86:	f000 fe12 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d8a:	2028      	movs	r0, #40	@ 0x28
 8002d8c:	f000 fe2b 	bl	80039e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002d90:	bf00      	nop
 8002d92:	3728      	adds	r7, #40	@ 0x28
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40021000 	.word	0x40021000

08002d9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002da0:	b672      	cpsid	i
}
 8002da2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002da4:	bf00      	nop
 8002da6:	e7fd      	b.n	8002da4 <Error_Handler+0x8>

08002da8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dae:	4b0f      	ldr	r3, [pc, #60]	@ (8002dec <HAL_MspInit+0x44>)
 8002db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002db2:	4a0e      	ldr	r2, [pc, #56]	@ (8002dec <HAL_MspInit+0x44>)
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002dba:	4b0c      	ldr	r3, [pc, #48]	@ (8002dec <HAL_MspInit+0x44>)
 8002dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	607b      	str	r3, [r7, #4]
 8002dc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dc6:	4b09      	ldr	r3, [pc, #36]	@ (8002dec <HAL_MspInit+0x44>)
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dca:	4a08      	ldr	r2, [pc, #32]	@ (8002dec <HAL_MspInit+0x44>)
 8002dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dd2:	4b06      	ldr	r3, [pc, #24]	@ (8002dec <HAL_MspInit+0x44>)
 8002dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dda:	603b      	str	r3, [r7, #0]
 8002ddc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	40021000 	.word	0x40021000

08002df0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e00:	d10b      	bne.n	8002e1a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e02:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <HAL_TIM_Base_MspInit+0x38>)
 8002e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e06:	4a08      	ldr	r2, [pc, #32]	@ (8002e28 <HAL_TIM_Base_MspInit+0x38>)
 8002e08:	f043 0301 	orr.w	r3, r3, #1
 8002e0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e0e:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <HAL_TIM_Base_MspInit+0x38>)
 8002e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	60fb      	str	r3, [r7, #12]
 8002e18:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002e1a:	bf00      	nop
 8002e1c:	3714      	adds	r7, #20
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000

08002e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e30:	bf00      	nop
 8002e32:	e7fd      	b.n	8002e30 <NMI_Handler+0x4>

08002e34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e38:	bf00      	nop
 8002e3a:	e7fd      	b.n	8002e38 <HardFault_Handler+0x4>

08002e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e40:	bf00      	nop
 8002e42:	e7fd      	b.n	8002e40 <MemManage_Handler+0x4>

08002e44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e48:	bf00      	nop
 8002e4a:	e7fd      	b.n	8002e48 <BusFault_Handler+0x4>

08002e4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e50:	bf00      	nop
 8002e52:	e7fd      	b.n	8002e50 <UsageFault_Handler+0x4>

08002e54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e58:	bf00      	nop
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr

08002e62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e62:	b480      	push	{r7}
 8002e64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e66:	bf00      	nop
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e74:	bf00      	nop
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e82:	f000 fc75 	bl	8003770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e86:	bf00      	nop
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8002e90:	4802      	ldr	r0, [pc, #8]	@ (8002e9c <EXTI0_IRQHandler+0x10>)
 8002e92:	f000 fdf1 	bl	8003a78 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	20000110 	.word	0x20000110

08002ea0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8002ea4:	4802      	ldr	r0, [pc, #8]	@ (8002eb0 <EXTI15_10_IRQHandler+0x10>)
 8002ea6:	f000 fde7 	bl	8003a78 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	20000010 	.word	0x20000010

08002eb4 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8002ebe:	4b12      	ldr	r3, [pc, #72]	@ (8002f08 <BSP_SPI1_Init+0x54>)
 8002ec0:	4a12      	ldr	r2, [pc, #72]	@ (8002f0c <BSP_SPI1_Init+0x58>)
 8002ec2:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8002ec4:	4b12      	ldr	r3, [pc, #72]	@ (8002f10 <BSP_SPI1_Init+0x5c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	1c5a      	adds	r2, r3, #1
 8002eca:	4911      	ldr	r1, [pc, #68]	@ (8002f10 <BSP_SPI1_Init+0x5c>)
 8002ecc:	600a      	str	r2, [r1, #0]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d114      	bne.n	8002efc <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8002ed2:	480d      	ldr	r0, [pc, #52]	@ (8002f08 <BSP_SPI1_Init+0x54>)
 8002ed4:	f002 fed4 	bl	8005c80 <HAL_SPI_GetState>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10e      	bne.n	8002efc <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8002ede:	480a      	ldr	r0, [pc, #40]	@ (8002f08 <BSP_SPI1_Init+0x54>)
 8002ee0:	f000 f882 	bl	8002fe8 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d108      	bne.n	8002efc <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8002eea:	4807      	ldr	r0, [pc, #28]	@ (8002f08 <BSP_SPI1_Init+0x54>)
 8002eec:	f000 f83a 	bl	8002f64 <MX_SPI1_Init>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d002      	beq.n	8002efc <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8002ef6:	f06f 0307 	mvn.w	r3, #7
 8002efa:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8002efc:	687b      	ldr	r3, [r7, #4]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	20000264 	.word	0x20000264
 8002f0c:	40013000 	.word	0x40013000
 8002f10:	200002c8 	.word	0x200002c8

08002f14 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b088      	sub	sp, #32
 8002f18:	af02      	add	r7, sp, #8
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	4613      	mov	r3, r2
 8002f20:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8002f26:	88fb      	ldrh	r3, [r7, #6]
 8002f28:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f2c:	9200      	str	r2, [sp, #0]
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	68f9      	ldr	r1, [r7, #12]
 8002f32:	4807      	ldr	r0, [pc, #28]	@ (8002f50 <BSP_SPI1_SendRecv+0x3c>)
 8002f34:	f002 fc85 	bl	8005842 <HAL_SPI_TransmitReceive>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8002f3e:	f06f 0305 	mvn.w	r3, #5
 8002f42:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8002f44:	697b      	ldr	r3, [r7, #20]
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3718      	adds	r7, #24
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20000264 	.word	0x20000264

08002f54 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002f58:	f000 fc1e 	bl	8003798 <HAL_GetTick>
 8002f5c:	4603      	mov	r3, r0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a1c      	ldr	r2, [pc, #112]	@ (8002fe4 <MX_SPI1_Init+0x80>)
 8002f74:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f7c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f8a:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f9e:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2218      	movs	r2, #24
 8002fa4:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2207      	movs	r2, #7
 8002fbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2208      	movs	r2, #8
 8002fc8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f002 fb8c 	bl	80056e8 <HAL_SPI_Init>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40013000 	.word	0x40013000

08002fe8 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08a      	sub	sp, #40	@ 0x28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80030a4 <SPI1_MspInit+0xbc>)
 8002ff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ff4:	4a2b      	ldr	r2, [pc, #172]	@ (80030a4 <SPI1_MspInit+0xbc>)
 8002ff6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ffa:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ffc:	4b29      	ldr	r3, [pc, #164]	@ (80030a4 <SPI1_MspInit+0xbc>)
 8002ffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003000:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003004:	613b      	str	r3, [r7, #16]
 8003006:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003008:	4b26      	ldr	r3, [pc, #152]	@ (80030a4 <SPI1_MspInit+0xbc>)
 800300a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300c:	4a25      	ldr	r2, [pc, #148]	@ (80030a4 <SPI1_MspInit+0xbc>)
 800300e:	f043 0301 	orr.w	r3, r3, #1
 8003012:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003014:	4b23      	ldr	r3, [pc, #140]	@ (80030a4 <SPI1_MspInit+0xbc>)
 8003016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003020:	4b20      	ldr	r3, [pc, #128]	@ (80030a4 <SPI1_MspInit+0xbc>)
 8003022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003024:	4a1f      	ldr	r2, [pc, #124]	@ (80030a4 <SPI1_MspInit+0xbc>)
 8003026:	f043 0302 	orr.w	r3, r3, #2
 800302a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800302c:	4b1d      	ldr	r3, [pc, #116]	@ (80030a4 <SPI1_MspInit+0xbc>)
 800302e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	60bb      	str	r3, [r7, #8]
 8003036:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8003038:	2340      	movs	r3, #64	@ 0x40
 800303a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800303c:	2302      	movs	r3, #2
 800303e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003040:	2300      	movs	r3, #0
 8003042:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003044:	2303      	movs	r3, #3
 8003046:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8003048:	2305      	movs	r3, #5
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 800304c:	f107 0314 	add.w	r3, r7, #20
 8003050:	4619      	mov	r1, r3
 8003052:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003056:	f000 fd3f 	bl	8003ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 800305a:	2380      	movs	r3, #128	@ 0x80
 800305c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800305e:	2302      	movs	r3, #2
 8003060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003066:	2303      	movs	r3, #3
 8003068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 800306a:	2305      	movs	r3, #5
 800306c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800306e:	f107 0314 	add.w	r3, r7, #20
 8003072:	4619      	mov	r1, r3
 8003074:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003078:	f000 fd2e 	bl	8003ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 800307c:	2308      	movs	r3, #8
 800307e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003080:	2302      	movs	r3, #2
 8003082:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003084:	2300      	movs	r3, #0
 8003086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003088:	2303      	movs	r3, #3
 800308a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 800308c:	2305      	movs	r3, #5
 800308e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8003090:	f107 0314 	add.w	r3, r7, #20
 8003094:	4619      	mov	r1, r3
 8003096:	4804      	ldr	r0, [pc, #16]	@ (80030a8 <SPI1_MspInit+0xc0>)
 8003098:	f000 fd1e 	bl	8003ad8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 800309c:	bf00      	nop
 800309e:	3728      	adds	r7, #40	@ 0x28
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	40021000 	.word	0x40021000
 80030a8:	48000400 	.word	0x48000400

080030ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return 1;
 80030b0:	2301      	movs	r3, #1
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <_kill>:

int _kill(int pid, int sig)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030c6:	f005 fb25 	bl	8008714 <__errno>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2216      	movs	r2, #22
 80030ce:	601a      	str	r2, [r3, #0]
  return -1;
 80030d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <_exit>:

void _exit (int status)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030e4:	f04f 31ff 	mov.w	r1, #4294967295
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7ff ffe7 	bl	80030bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80030ee:	bf00      	nop
 80030f0:	e7fd      	b.n	80030ee <_exit+0x12>

080030f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]
 8003102:	e00a      	b.n	800311a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003104:	f3af 8000 	nop.w
 8003108:	4601      	mov	r1, r0
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	60ba      	str	r2, [r7, #8]
 8003110:	b2ca      	uxtb	r2, r1
 8003112:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	3301      	adds	r3, #1
 8003118:	617b      	str	r3, [r7, #20]
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	429a      	cmp	r2, r3
 8003120:	dbf0      	blt.n	8003104 <_read+0x12>
  }

  return len;
 8003122:	687b      	ldr	r3, [r7, #4]
}
 8003124:	4618      	mov	r0, r3
 8003126:	3718      	adds	r7, #24
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003138:	2300      	movs	r3, #0
 800313a:	617b      	str	r3, [r7, #20]
 800313c:	e009      	b.n	8003152 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	1c5a      	adds	r2, r3, #1
 8003142:	60ba      	str	r2, [r7, #8]
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f000 fa3c 	bl	80035c4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	3301      	adds	r3, #1
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	697a      	ldr	r2, [r7, #20]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	429a      	cmp	r2, r3
 8003158:	dbf1      	blt.n	800313e <_write+0x12>
  }
  return len;
 800315a:	687b      	ldr	r3, [r7, #4]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <_close>:

int _close(int file)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800316c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003170:	4618      	mov	r0, r3
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800318c:	605a      	str	r2, [r3, #4]
  return 0;
 800318e:	2300      	movs	r3, #0
}
 8003190:	4618      	mov	r0, r3
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <_isatty>:

int _isatty(int file)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031a4:	2301      	movs	r3, #1
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	60f8      	str	r0, [r7, #12]
 80031ba:	60b9      	str	r1, [r7, #8]
 80031bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031d4:	4a14      	ldr	r2, [pc, #80]	@ (8003228 <_sbrk+0x5c>)
 80031d6:	4b15      	ldr	r3, [pc, #84]	@ (800322c <_sbrk+0x60>)
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031e0:	4b13      	ldr	r3, [pc, #76]	@ (8003230 <_sbrk+0x64>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d102      	bne.n	80031ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031e8:	4b11      	ldr	r3, [pc, #68]	@ (8003230 <_sbrk+0x64>)
 80031ea:	4a12      	ldr	r2, [pc, #72]	@ (8003234 <_sbrk+0x68>)
 80031ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031ee:	4b10      	ldr	r3, [pc, #64]	@ (8003230 <_sbrk+0x64>)
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4413      	add	r3, r2
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d207      	bcs.n	800320c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031fc:	f005 fa8a 	bl	8008714 <__errno>
 8003200:	4603      	mov	r3, r0
 8003202:	220c      	movs	r2, #12
 8003204:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003206:	f04f 33ff 	mov.w	r3, #4294967295
 800320a:	e009      	b.n	8003220 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800320c:	4b08      	ldr	r3, [pc, #32]	@ (8003230 <_sbrk+0x64>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003212:	4b07      	ldr	r3, [pc, #28]	@ (8003230 <_sbrk+0x64>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4413      	add	r3, r2
 800321a:	4a05      	ldr	r2, [pc, #20]	@ (8003230 <_sbrk+0x64>)
 800321c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800321e:	68fb      	ldr	r3, [r7, #12]
}
 8003220:	4618      	mov	r0, r3
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	20018000 	.word	0x20018000
 800322c:	00000400 	.word	0x00000400
 8003230:	200002cc 	.word	0x200002cc
 8003234:	20000798 	.word	0x20000798

08003238 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800323c:	4b06      	ldr	r3, [pc, #24]	@ (8003258 <SystemInit+0x20>)
 800323e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003242:	4a05      	ldr	r2, [pc, #20]	@ (8003258 <SystemInit+0x20>)
 8003244:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003248:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800324c:	bf00      	nop
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <Reset_Handler>:
 800325c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003294 <LoopForever+0x2>
 8003260:	f7ff ffea 	bl	8003238 <SystemInit>
 8003264:	480c      	ldr	r0, [pc, #48]	@ (8003298 <LoopForever+0x6>)
 8003266:	490d      	ldr	r1, [pc, #52]	@ (800329c <LoopForever+0xa>)
 8003268:	4a0d      	ldr	r2, [pc, #52]	@ (80032a0 <LoopForever+0xe>)
 800326a:	2300      	movs	r3, #0
 800326c:	e002      	b.n	8003274 <LoopCopyDataInit>

0800326e <CopyDataInit>:
 800326e:	58d4      	ldr	r4, [r2, r3]
 8003270:	50c4      	str	r4, [r0, r3]
 8003272:	3304      	adds	r3, #4

08003274 <LoopCopyDataInit>:
 8003274:	18c4      	adds	r4, r0, r3
 8003276:	428c      	cmp	r4, r1
 8003278:	d3f9      	bcc.n	800326e <CopyDataInit>
 800327a:	4a0a      	ldr	r2, [pc, #40]	@ (80032a4 <LoopForever+0x12>)
 800327c:	4c0a      	ldr	r4, [pc, #40]	@ (80032a8 <LoopForever+0x16>)
 800327e:	2300      	movs	r3, #0
 8003280:	e001      	b.n	8003286 <LoopFillZerobss>

08003282 <FillZerobss>:
 8003282:	6013      	str	r3, [r2, #0]
 8003284:	3204      	adds	r2, #4

08003286 <LoopFillZerobss>:
 8003286:	42a2      	cmp	r2, r4
 8003288:	d3fb      	bcc.n	8003282 <FillZerobss>
 800328a:	f005 fa49 	bl	8008720 <__libc_init_array>
 800328e:	f7ff fc60 	bl	8002b52 <main>

08003292 <LoopForever>:
 8003292:	e7fe      	b.n	8003292 <LoopForever>
 8003294:	20018000 	.word	0x20018000
 8003298:	20000000 	.word	0x20000000
 800329c:	20000080 	.word	0x20000080
 80032a0:	08009538 	.word	0x08009538
 80032a4:	20000080 	.word	0x20000080
 80032a8:	20000798 	.word	0x20000798

080032ac <ADC1_2_IRQHandler>:
 80032ac:	e7fe      	b.n	80032ac <ADC1_2_IRQHandler>
	...

080032b0 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	4a04      	ldr	r2, [pc, #16]	@ (80032d0 <BSP_LED_Init+0x20>)
 80032be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032c2:	4798      	blx	r3
  return BSP_ERROR_NONE;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	08009434 	.word	0x08009434

080032d4 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80032de:	79fb      	ldrb	r3, [r7, #7]
 80032e0:	4a06      	ldr	r2, [pc, #24]	@ (80032fc <BSP_LED_Toggle+0x28>)
 80032e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e6:	2220      	movs	r2, #32
 80032e8:	4611      	mov	r1, r2
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 fec2 	bl	8004074 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000008 	.word	0x20000008

08003300 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8003300:	b580      	push	{r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003306:	4b1c      	ldr	r3, [pc, #112]	@ (8003378 <LED_USER_GPIO_Init+0x78>)
 8003308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800330a:	4a1b      	ldr	r2, [pc, #108]	@ (8003378 <LED_USER_GPIO_Init+0x78>)
 800330c:	f043 0301 	orr.w	r3, r3, #1
 8003310:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003312:	4b19      	ldr	r3, [pc, #100]	@ (8003378 <LED_USER_GPIO_Init+0x78>)
 8003314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	60bb      	str	r3, [r7, #8]
 800331c:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800331e:	f107 030c 	add.w	r3, r7, #12
 8003322:	2200      	movs	r2, #0
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	605a      	str	r2, [r3, #4]
 8003328:	609a      	str	r2, [r3, #8]
 800332a:	60da      	str	r2, [r3, #12]
 800332c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800332e:	4b12      	ldr	r3, [pc, #72]	@ (8003378 <LED_USER_GPIO_Init+0x78>)
 8003330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003332:	4a11      	ldr	r2, [pc, #68]	@ (8003378 <LED_USER_GPIO_Init+0x78>)
 8003334:	f043 0301 	orr.w	r3, r3, #1
 8003338:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800333a:	4b0f      	ldr	r3, [pc, #60]	@ (8003378 <LED_USER_GPIO_Init+0x78>)
 800333c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	607b      	str	r3, [r7, #4]
 8003344:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8003346:	2200      	movs	r2, #0
 8003348:	2120      	movs	r1, #32
 800334a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800334e:	f000 fe79 	bl	8004044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8003352:	2320      	movs	r3, #32
 8003354:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003356:	2301      	movs	r3, #1
 8003358:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800335a:	2300      	movs	r3, #0
 800335c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8003362:	f107 030c 	add.w	r3, r7, #12
 8003366:	4619      	mov	r1, r3
 8003368:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800336c:	f000 fbb4 	bl	8003ad8 <HAL_GPIO_Init>

}
 8003370:	bf00      	nop
 8003372:	3720      	adds	r7, #32
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000

0800337c <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	4603      	mov	r3, r0
 8003384:	460a      	mov	r2, r1
 8003386:	71fb      	strb	r3, [r7, #7]
 8003388:	4613      	mov	r3, r2
 800338a:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800338c:	2300      	movs	r3, #0
 800338e:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	4a1f      	ldr	r2, [pc, #124]	@ (8003410 <BSP_PB_Init+0x94>)
 8003394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003398:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 800339a:	79bb      	ldrb	r3, [r7, #6]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d132      	bne.n	8003406 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 80033a0:	79fb      	ldrb	r3, [r7, #7]
 80033a2:	00db      	lsls	r3, r3, #3
 80033a4:	4a1b      	ldr	r2, [pc, #108]	@ (8003414 <BSP_PB_Init+0x98>)
 80033a6:	441a      	add	r2, r3
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	491b      	ldr	r1, [pc, #108]	@ (8003418 <BSP_PB_Init+0x9c>)
 80033ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80033b0:	4619      	mov	r1, r3
 80033b2:	4610      	mov	r0, r2
 80033b4:	f000 fb4b 	bl	8003a4e <HAL_EXTI_GetHandle>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d003      	beq.n	80033c6 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80033be:	f06f 0303 	mvn.w	r3, #3
 80033c2:	60fb      	str	r3, [r7, #12]
 80033c4:	e01f      	b.n	8003406 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 80033c6:	79fb      	ldrb	r3, [r7, #7]
 80033c8:	00db      	lsls	r3, r3, #3
 80033ca:	4a12      	ldr	r2, [pc, #72]	@ (8003414 <BSP_PB_Init+0x98>)
 80033cc:	1898      	adds	r0, r3, r2
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	4a12      	ldr	r2, [pc, #72]	@ (800341c <BSP_PB_Init+0xa0>)
 80033d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033d6:	461a      	mov	r2, r3
 80033d8:	2100      	movs	r1, #0
 80033da:	f000 fb1e 	bl	8003a1a <HAL_EXTI_RegisterCallback>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d003      	beq.n	80033ec <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80033e4:	f06f 0303 	mvn.w	r3, #3
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	e00c      	b.n	8003406 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80033ec:	2028      	movs	r0, #40	@ 0x28
 80033ee:	79fb      	ldrb	r3, [r7, #7]
 80033f0:	4a0b      	ldr	r2, [pc, #44]	@ (8003420 <BSP_PB_Init+0xa4>)
 80033f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f6:	2200      	movs	r2, #0
 80033f8:	4619      	mov	r1, r3
 80033fa:	f000 fad8 	bl	80039ae <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80033fe:	2328      	movs	r3, #40	@ 0x28
 8003400:	4618      	mov	r0, r3
 8003402:	f000 faf0 	bl	80039e6 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8003406:	68fb      	ldr	r3, [r7, #12]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	08009438 	.word	0x08009438
 8003414:	20000010 	.word	0x20000010
 8003418:	0800943c 	.word	0x0800943c
 800341c:	08009440 	.word	0x08009440
 8003420:	08009444 	.word	0x08009444

08003424 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	4a09      	ldr	r2, [pc, #36]	@ (8003458 <BSP_PB_GetState+0x34>)
 8003432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003436:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800343a:	4611      	mov	r1, r2
 800343c:	4618      	mov	r0, r3
 800343e:	f000 fde9 	bl	8004014 <HAL_GPIO_ReadPin>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	bf0c      	ite	eq
 8003448:	2301      	moveq	r3, #1
 800344a:	2300      	movne	r3, #0
 800344c:	b2db      	uxtb	r3, r3
}
 800344e:	4618      	mov	r0, r3
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	2000000c 	.word	0x2000000c

0800345c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003460:	2000      	movs	r0, #0
 8003462:	f7fe fdb5 	bl	8001fd0 <BSP_PB_Callback>
}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
	...

0800346c <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 800346c:	b580      	push	{r7, lr}
 800346e:	b088      	sub	sp, #32
 8003470:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003472:	4b19      	ldr	r3, [pc, #100]	@ (80034d8 <BUTTON_USER_GPIO_Init+0x6c>)
 8003474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003476:	4a18      	ldr	r2, [pc, #96]	@ (80034d8 <BUTTON_USER_GPIO_Init+0x6c>)
 8003478:	f043 0304 	orr.w	r3, r3, #4
 800347c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800347e:	4b16      	ldr	r3, [pc, #88]	@ (80034d8 <BUTTON_USER_GPIO_Init+0x6c>)
 8003480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003482:	f003 0304 	and.w	r3, r3, #4
 8003486:	60bb      	str	r3, [r7, #8]
 8003488:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348a:	f107 030c 	add.w	r3, r7, #12
 800348e:	2200      	movs	r2, #0
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	605a      	str	r2, [r3, #4]
 8003494:	609a      	str	r2, [r3, #8]
 8003496:	60da      	str	r2, [r3, #12]
 8003498:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800349a:	4b0f      	ldr	r3, [pc, #60]	@ (80034d8 <BUTTON_USER_GPIO_Init+0x6c>)
 800349c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800349e:	4a0e      	ldr	r2, [pc, #56]	@ (80034d8 <BUTTON_USER_GPIO_Init+0x6c>)
 80034a0:	f043 0304 	orr.w	r3, r3, #4
 80034a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034a6:	4b0c      	ldr	r3, [pc, #48]	@ (80034d8 <BUTTON_USER_GPIO_Init+0x6c>)
 80034a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	607b      	str	r3, [r7, #4]
 80034b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 80034b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80034b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80034b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80034bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 80034c2:	f107 030c 	add.w	r3, r7, #12
 80034c6:	4619      	mov	r1, r3
 80034c8:	4804      	ldr	r0, [pc, #16]	@ (80034dc <BUTTON_USER_GPIO_Init+0x70>)
 80034ca:	f000 fb05 	bl	8003ad8 <HAL_GPIO_Init>

}
 80034ce:	bf00      	nop
 80034d0:	3720      	adds	r7, #32
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40021000 	.word	0x40021000
 80034dc:	48000800 	.word	0x48000800

080034e0 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80034ee:	79fb      	ldrb	r3, [r7, #7]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d903      	bls.n	80034fc <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80034f4:	f06f 0301 	mvn.w	r3, #1
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	e025      	b.n	8003548 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	79fa      	ldrb	r2, [r7, #7]
 8003500:	4914      	ldr	r1, [pc, #80]	@ (8003554 <BSP_COM_Init+0x74>)
 8003502:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003506:	4814      	ldr	r0, [pc, #80]	@ (8003558 <BSP_COM_Init+0x78>)
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	4413      	add	r3, r2
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	4403      	add	r3, r0
 8003512:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8003514:	79fa      	ldrb	r2, [r7, #7]
 8003516:	4613      	mov	r3, r2
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	4413      	add	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	4a0e      	ldr	r2, [pc, #56]	@ (8003558 <BSP_COM_Init+0x78>)
 8003520:	4413      	add	r3, r2
 8003522:	4618      	mov	r0, r3
 8003524:	f000 f86a 	bl	80035fc <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8003528:	79fa      	ldrb	r2, [r7, #7]
 800352a:	4613      	mov	r3, r2
 800352c:	011b      	lsls	r3, r3, #4
 800352e:	4413      	add	r3, r2
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	4a09      	ldr	r2, [pc, #36]	@ (8003558 <BSP_COM_Init+0x78>)
 8003534:	4413      	add	r3, r2
 8003536:	4618      	mov	r0, r3
 8003538:	f000 f810 	bl	800355c <MX_USART2_UART_Init>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d002      	beq.n	8003548 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003542:	f06f 0303 	mvn.w	r3, #3
 8003546:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003548:	68fb      	ldr	r3, [r7, #12]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	20000018 	.word	0x20000018
 8003558:	200002d0 	.word	0x200002d0

0800355c <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8003564:	2300      	movs	r3, #0
 8003566:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a15      	ldr	r2, [pc, #84]	@ (80035c0 <MX_USART2_UART_Init+0x64>)
 800356c:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003574:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	220c      	movs	r2, #12
 800358c:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f002 ffc4 	bl	8006534 <HAL_UART_Init>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3710      	adds	r7, #16
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	40004400 	.word	0x40004400

080035c4 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 80035cc:	4b09      	ldr	r3, [pc, #36]	@ (80035f4 <__io_putchar+0x30>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	461a      	mov	r2, r3
 80035d2:	4613      	mov	r3, r2
 80035d4:	011b      	lsls	r3, r3, #4
 80035d6:	4413      	add	r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	4a07      	ldr	r2, [pc, #28]	@ (80035f8 <__io_putchar+0x34>)
 80035dc:	1898      	adds	r0, r3, r2
 80035de:	1d39      	adds	r1, r7, #4
 80035e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035e4:	2201      	movs	r2, #1
 80035e6:	f002 fffd 	bl	80065e4 <HAL_UART_Transmit>
  return ch;
 80035ea:	687b      	ldr	r3, [r7, #4]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	20000358 	.word	0x20000358
 80035f8:	200002d0 	.word	0x200002d0

080035fc <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b0ac      	sub	sp, #176	@ 0xb0
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003604:	f107 0314 	add.w	r3, r7, #20
 8003608:	2288      	movs	r2, #136	@ 0x88
 800360a:	2100      	movs	r1, #0
 800360c:	4618      	mov	r0, r3
 800360e:	f005 f832 	bl	8008676 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003612:	2302      	movs	r3, #2
 8003614:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003616:	2300      	movs	r3, #0
 8003618:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800361a:	f107 0314 	add.w	r3, r7, #20
 800361e:	4618      	mov	r0, r3
 8003620:	f001 fba6 	bl	8004d70 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003624:	4b23      	ldr	r3, [pc, #140]	@ (80036b4 <USART2_MspInit+0xb8>)
 8003626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003628:	4a22      	ldr	r2, [pc, #136]	@ (80036b4 <USART2_MspInit+0xb8>)
 800362a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800362e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003630:	4b20      	ldr	r3, [pc, #128]	@ (80036b4 <USART2_MspInit+0xb8>)
 8003632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003634:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003638:	613b      	str	r3, [r7, #16]
 800363a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800363c:	4b1d      	ldr	r3, [pc, #116]	@ (80036b4 <USART2_MspInit+0xb8>)
 800363e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003640:	4a1c      	ldr	r2, [pc, #112]	@ (80036b4 <USART2_MspInit+0xb8>)
 8003642:	f043 0301 	orr.w	r3, r3, #1
 8003646:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003648:	4b1a      	ldr	r3, [pc, #104]	@ (80036b4 <USART2_MspInit+0xb8>)
 800364a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	60fb      	str	r3, [r7, #12]
 8003652:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 8003654:	2304      	movs	r3, #4
 8003656:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800365a:	2302      	movs	r3, #2
 800365c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003660:	2300      	movs	r3, #0
 8003662:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003666:	2300      	movs	r3, #0
 8003668:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 800366c:	2307      	movs	r3, #7
 800366e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8003672:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003676:	4619      	mov	r1, r3
 8003678:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800367c:	f000 fa2c 	bl	8003ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8003680:	2308      	movs	r3, #8
 8003682:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003686:	2302      	movs	r3, #2
 8003688:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368c:	2300      	movs	r3, #0
 800368e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003692:	2300      	movs	r3, #0
 8003694:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 8003698:	2307      	movs	r3, #7
 800369a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 800369e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80036a2:	4619      	mov	r1, r3
 80036a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036a8:	f000 fa16 	bl	8003ad8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 80036ac:	bf00      	nop
 80036ae:	37b0      	adds	r7, #176	@ 0xb0
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40021000 	.word	0x40021000

080036b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036be:	2300      	movs	r3, #0
 80036c0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036c2:	4b0c      	ldr	r3, [pc, #48]	@ (80036f4 <HAL_Init+0x3c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a0b      	ldr	r2, [pc, #44]	@ (80036f4 <HAL_Init+0x3c>)
 80036c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036cc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036ce:	2003      	movs	r0, #3
 80036d0:	f000 f962 	bl	8003998 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036d4:	2000      	movs	r0, #0
 80036d6:	f000 f80f 	bl	80036f8 <HAL_InitTick>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d002      	beq.n	80036e6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	71fb      	strb	r3, [r7, #7]
 80036e4:	e001      	b.n	80036ea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80036e6:	f7ff fb5f 	bl	8002da8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80036ea:	79fb      	ldrb	r3, [r7, #7]
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3708      	adds	r7, #8
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40022000 	.word	0x40022000

080036f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003700:	2300      	movs	r3, #0
 8003702:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003704:	4b17      	ldr	r3, [pc, #92]	@ (8003764 <HAL_InitTick+0x6c>)
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d023      	beq.n	8003754 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800370c:	4b16      	ldr	r3, [pc, #88]	@ (8003768 <HAL_InitTick+0x70>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b14      	ldr	r3, [pc, #80]	@ (8003764 <HAL_InitTick+0x6c>)
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	4619      	mov	r1, r3
 8003716:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800371a:	fbb3 f3f1 	udiv	r3, r3, r1
 800371e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003722:	4618      	mov	r0, r3
 8003724:	f000 f96d 	bl	8003a02 <HAL_SYSTICK_Config>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10f      	bne.n	800374e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b0f      	cmp	r3, #15
 8003732:	d809      	bhi.n	8003748 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003734:	2200      	movs	r2, #0
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	f04f 30ff 	mov.w	r0, #4294967295
 800373c:	f000 f937 	bl	80039ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003740:	4a0a      	ldr	r2, [pc, #40]	@ (800376c <HAL_InitTick+0x74>)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6013      	str	r3, [r2, #0]
 8003746:	e007      	b.n	8003758 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	73fb      	strb	r3, [r7, #15]
 800374c:	e004      	b.n	8003758 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	73fb      	strb	r3, [r7, #15]
 8003752:	e001      	b.n	8003758 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003758:	7bfb      	ldrb	r3, [r7, #15]
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000020 	.word	0x20000020
 8003768:	20000004 	.word	0x20000004
 800376c:	2000001c 	.word	0x2000001c

08003770 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003774:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <HAL_IncTick+0x20>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	461a      	mov	r2, r3
 800377a:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_IncTick+0x24>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4413      	add	r3, r2
 8003780:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <HAL_IncTick+0x24>)
 8003782:	6013      	str	r3, [r2, #0]
}
 8003784:	bf00      	nop
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	20000020 	.word	0x20000020
 8003794:	2000035c 	.word	0x2000035c

08003798 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return uwTick;
 800379c:	4b03      	ldr	r3, [pc, #12]	@ (80037ac <HAL_GetTick+0x14>)
 800379e:	681b      	ldr	r3, [r3, #0]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	2000035c 	.word	0x2000035c

080037b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037b8:	f7ff ffee 	bl	8003798 <HAL_GetTick>
 80037bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c8:	d005      	beq.n	80037d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80037ca:	4b0a      	ldr	r3, [pc, #40]	@ (80037f4 <HAL_Delay+0x44>)
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	4413      	add	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80037d6:	bf00      	nop
 80037d8:	f7ff ffde 	bl	8003798 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d8f7      	bhi.n	80037d8 <HAL_Delay+0x28>
  {
  }
}
 80037e8:	bf00      	nop
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	20000020 	.word	0x20000020

080037f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003808:	4b0c      	ldr	r3, [pc, #48]	@ (800383c <__NVIC_SetPriorityGrouping+0x44>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003814:	4013      	ands	r3, r2
 8003816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003820:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003828:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800382a:	4a04      	ldr	r2, [pc, #16]	@ (800383c <__NVIC_SetPriorityGrouping+0x44>)
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	60d3      	str	r3, [r2, #12]
}
 8003830:	bf00      	nop
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	e000ed00 	.word	0xe000ed00

08003840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003844:	4b04      	ldr	r3, [pc, #16]	@ (8003858 <__NVIC_GetPriorityGrouping+0x18>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	0a1b      	lsrs	r3, r3, #8
 800384a:	f003 0307 	and.w	r3, r3, #7
}
 800384e:	4618      	mov	r0, r3
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386a:	2b00      	cmp	r3, #0
 800386c:	db0b      	blt.n	8003886 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800386e:	79fb      	ldrb	r3, [r7, #7]
 8003870:	f003 021f 	and.w	r2, r3, #31
 8003874:	4907      	ldr	r1, [pc, #28]	@ (8003894 <__NVIC_EnableIRQ+0x38>)
 8003876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	2001      	movs	r0, #1
 800387e:	fa00 f202 	lsl.w	r2, r0, r2
 8003882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003886:	bf00      	nop
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000e100 	.word	0xe000e100

08003898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	6039      	str	r1, [r7, #0]
 80038a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	db0a      	blt.n	80038c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	490c      	ldr	r1, [pc, #48]	@ (80038e4 <__NVIC_SetPriority+0x4c>)
 80038b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b6:	0112      	lsls	r2, r2, #4
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	440b      	add	r3, r1
 80038bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038c0:	e00a      	b.n	80038d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	4908      	ldr	r1, [pc, #32]	@ (80038e8 <__NVIC_SetPriority+0x50>)
 80038c8:	79fb      	ldrb	r3, [r7, #7]
 80038ca:	f003 030f 	and.w	r3, r3, #15
 80038ce:	3b04      	subs	r3, #4
 80038d0:	0112      	lsls	r2, r2, #4
 80038d2:	b2d2      	uxtb	r2, r2
 80038d4:	440b      	add	r3, r1
 80038d6:	761a      	strb	r2, [r3, #24]
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	e000e100 	.word	0xe000e100
 80038e8:	e000ed00 	.word	0xe000ed00

080038ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b089      	sub	sp, #36	@ 0x24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f1c3 0307 	rsb	r3, r3, #7
 8003906:	2b04      	cmp	r3, #4
 8003908:	bf28      	it	cs
 800390a:	2304      	movcs	r3, #4
 800390c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	3304      	adds	r3, #4
 8003912:	2b06      	cmp	r3, #6
 8003914:	d902      	bls.n	800391c <NVIC_EncodePriority+0x30>
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	3b03      	subs	r3, #3
 800391a:	e000      	b.n	800391e <NVIC_EncodePriority+0x32>
 800391c:	2300      	movs	r3, #0
 800391e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003920:	f04f 32ff 	mov.w	r2, #4294967295
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43da      	mvns	r2, r3
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	401a      	ands	r2, r3
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003934:	f04f 31ff 	mov.w	r1, #4294967295
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	fa01 f303 	lsl.w	r3, r1, r3
 800393e:	43d9      	mvns	r1, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003944:	4313      	orrs	r3, r2
         );
}
 8003946:	4618      	mov	r0, r3
 8003948:	3724      	adds	r7, #36	@ 0x24
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
	...

08003954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3b01      	subs	r3, #1
 8003960:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003964:	d301      	bcc.n	800396a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003966:	2301      	movs	r3, #1
 8003968:	e00f      	b.n	800398a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800396a:	4a0a      	ldr	r2, [pc, #40]	@ (8003994 <SysTick_Config+0x40>)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	3b01      	subs	r3, #1
 8003970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003972:	210f      	movs	r1, #15
 8003974:	f04f 30ff 	mov.w	r0, #4294967295
 8003978:	f7ff ff8e 	bl	8003898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800397c:	4b05      	ldr	r3, [pc, #20]	@ (8003994 <SysTick_Config+0x40>)
 800397e:	2200      	movs	r2, #0
 8003980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003982:	4b04      	ldr	r3, [pc, #16]	@ (8003994 <SysTick_Config+0x40>)
 8003984:	2207      	movs	r2, #7
 8003986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	e000e010 	.word	0xe000e010

08003998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff ff29 	bl	80037f8 <__NVIC_SetPriorityGrouping>
}
 80039a6:	bf00      	nop
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b086      	sub	sp, #24
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	4603      	mov	r3, r0
 80039b6:	60b9      	str	r1, [r7, #8]
 80039b8:	607a      	str	r2, [r7, #4]
 80039ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039bc:	2300      	movs	r3, #0
 80039be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039c0:	f7ff ff3e 	bl	8003840 <__NVIC_GetPriorityGrouping>
 80039c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	68b9      	ldr	r1, [r7, #8]
 80039ca:	6978      	ldr	r0, [r7, #20]
 80039cc:	f7ff ff8e 	bl	80038ec <NVIC_EncodePriority>
 80039d0:	4602      	mov	r2, r0
 80039d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039d6:	4611      	mov	r1, r2
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff ff5d 	bl	8003898 <__NVIC_SetPriority>
}
 80039de:	bf00      	nop
 80039e0:	3718      	adds	r7, #24
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	4603      	mov	r3, r0
 80039ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff ff31 	bl	800385c <__NVIC_EnableIRQ>
}
 80039fa:	bf00      	nop
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b082      	sub	sp, #8
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7ff ffa2 	bl	8003954 <SysTick_Config>
 8003a10:	4603      	mov	r3, r0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b087      	sub	sp, #28
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	60f8      	str	r0, [r7, #12]
 8003a22:	460b      	mov	r3, r1
 8003a24:	607a      	str	r2, [r7, #4]
 8003a26:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8003a2c:	7afb      	ldrb	r3, [r7, #11]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d103      	bne.n	8003a3a <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	605a      	str	r2, [r3, #4]
      break;
 8003a38:	e002      	b.n	8003a40 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	75fb      	strb	r3, [r7, #23]
      break;
 8003a3e:	bf00      	nop
  }

  return status;
 8003a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	371c      	adds	r7, #28
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr

08003a4e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003a4e:	b480      	push	{r7}
 8003a50:	b083      	sub	sp, #12
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
 8003a56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e003      	b.n	8003a6a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003a68:	2300      	movs	r3, #0
  }
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
	...

08003a78 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	0c1b      	lsrs	r3, r3, #16
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 031f 	and.w	r3, r3, #31
 8003a94:	2201      	movs	r2, #1
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	015a      	lsls	r2, r3, #5
 8003aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad4 <HAL_EXTI_IRQHandler+0x5c>)
 8003aa2:	4413      	add	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	4013      	ands	r3, r2
 8003aae:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d009      	beq.n	8003aca <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	4798      	blx	r3
    }
  }
}
 8003aca:	bf00      	nop
 8003acc:	3718      	adds	r7, #24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40010414 	.word	0x40010414

08003ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b087      	sub	sp, #28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ae6:	e17f      	b.n	8003de8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	2101      	movs	r1, #1
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	fa01 f303 	lsl.w	r3, r1, r3
 8003af4:	4013      	ands	r3, r2
 8003af6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f000 8171 	beq.w	8003de2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f003 0303 	and.w	r3, r3, #3
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d005      	beq.n	8003b18 <HAL_GPIO_Init+0x40>
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f003 0303 	and.w	r3, r3, #3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d130      	bne.n	8003b7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	2203      	movs	r2, #3
 8003b24:	fa02 f303 	lsl.w	r3, r2, r3
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	005b      	lsls	r3, r3, #1
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b4e:	2201      	movs	r2, #1
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	43db      	mvns	r3, r3
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	091b      	lsrs	r3, r3, #4
 8003b64:	f003 0201 	and.w	r2, r3, #1
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f003 0303 	and.w	r3, r3, #3
 8003b82:	2b03      	cmp	r3, #3
 8003b84:	d118      	bne.n	8003bb8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	43db      	mvns	r3, r3
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	08db      	lsrs	r3, r3, #3
 8003ba2:	f003 0201 	and.w	r2, r3, #1
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	693a      	ldr	r2, [r7, #16]
 8003bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	2b03      	cmp	r3, #3
 8003bc2:	d017      	beq.n	8003bf4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	2203      	movs	r2, #3
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	689a      	ldr	r2, [r3, #8]
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f003 0303 	and.w	r3, r3, #3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d123      	bne.n	8003c48 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	08da      	lsrs	r2, r3, #3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3208      	adds	r2, #8
 8003c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f003 0307 	and.w	r3, r3, #7
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	220f      	movs	r2, #15
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4013      	ands	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	691a      	ldr	r2, [r3, #16]
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f003 0307 	and.w	r3, r3, #7
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	08da      	lsrs	r2, r3, #3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	3208      	adds	r2, #8
 8003c42:	6939      	ldr	r1, [r7, #16]
 8003c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	2203      	movs	r2, #3
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 0203 	and.w	r2, r3, #3
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80ac 	beq.w	8003de2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c8a:	4b5f      	ldr	r3, [pc, #380]	@ (8003e08 <HAL_GPIO_Init+0x330>)
 8003c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c8e:	4a5e      	ldr	r2, [pc, #376]	@ (8003e08 <HAL_GPIO_Init+0x330>)
 8003c90:	f043 0301 	orr.w	r3, r3, #1
 8003c94:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c96:	4b5c      	ldr	r3, [pc, #368]	@ (8003e08 <HAL_GPIO_Init+0x330>)
 8003c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	60bb      	str	r3, [r7, #8]
 8003ca0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ca2:	4a5a      	ldr	r2, [pc, #360]	@ (8003e0c <HAL_GPIO_Init+0x334>)
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	089b      	lsrs	r3, r3, #2
 8003ca8:	3302      	adds	r3, #2
 8003caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	220f      	movs	r2, #15
 8003cba:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ccc:	d025      	beq.n	8003d1a <HAL_GPIO_Init+0x242>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a4f      	ldr	r2, [pc, #316]	@ (8003e10 <HAL_GPIO_Init+0x338>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d01f      	beq.n	8003d16 <HAL_GPIO_Init+0x23e>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a4e      	ldr	r2, [pc, #312]	@ (8003e14 <HAL_GPIO_Init+0x33c>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d019      	beq.n	8003d12 <HAL_GPIO_Init+0x23a>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a4d      	ldr	r2, [pc, #308]	@ (8003e18 <HAL_GPIO_Init+0x340>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d013      	beq.n	8003d0e <HAL_GPIO_Init+0x236>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a4c      	ldr	r2, [pc, #304]	@ (8003e1c <HAL_GPIO_Init+0x344>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d00d      	beq.n	8003d0a <HAL_GPIO_Init+0x232>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a4b      	ldr	r2, [pc, #300]	@ (8003e20 <HAL_GPIO_Init+0x348>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d007      	beq.n	8003d06 <HAL_GPIO_Init+0x22e>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a4a      	ldr	r2, [pc, #296]	@ (8003e24 <HAL_GPIO_Init+0x34c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d101      	bne.n	8003d02 <HAL_GPIO_Init+0x22a>
 8003cfe:	2306      	movs	r3, #6
 8003d00:	e00c      	b.n	8003d1c <HAL_GPIO_Init+0x244>
 8003d02:	2307      	movs	r3, #7
 8003d04:	e00a      	b.n	8003d1c <HAL_GPIO_Init+0x244>
 8003d06:	2305      	movs	r3, #5
 8003d08:	e008      	b.n	8003d1c <HAL_GPIO_Init+0x244>
 8003d0a:	2304      	movs	r3, #4
 8003d0c:	e006      	b.n	8003d1c <HAL_GPIO_Init+0x244>
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e004      	b.n	8003d1c <HAL_GPIO_Init+0x244>
 8003d12:	2302      	movs	r3, #2
 8003d14:	e002      	b.n	8003d1c <HAL_GPIO_Init+0x244>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <HAL_GPIO_Init+0x244>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	f002 0203 	and.w	r2, r2, #3
 8003d22:	0092      	lsls	r2, r2, #2
 8003d24:	4093      	lsls	r3, r2
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003d2c:	4937      	ldr	r1, [pc, #220]	@ (8003e0c <HAL_GPIO_Init+0x334>)
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	089b      	lsrs	r3, r3, #2
 8003d32:	3302      	adds	r3, #2
 8003d34:	693a      	ldr	r2, [r7, #16]
 8003d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d3a:	4b3b      	ldr	r3, [pc, #236]	@ (8003e28 <HAL_GPIO_Init+0x350>)
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	43db      	mvns	r3, r3
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	4013      	ands	r3, r2
 8003d48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d5e:	4a32      	ldr	r2, [pc, #200]	@ (8003e28 <HAL_GPIO_Init+0x350>)
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d64:	4b30      	ldr	r3, [pc, #192]	@ (8003e28 <HAL_GPIO_Init+0x350>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	4013      	ands	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d88:	4a27      	ldr	r2, [pc, #156]	@ (8003e28 <HAL_GPIO_Init+0x350>)
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d8e:	4b26      	ldr	r3, [pc, #152]	@ (8003e28 <HAL_GPIO_Init+0x350>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	43db      	mvns	r3, r3
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003db2:	4a1d      	ldr	r2, [pc, #116]	@ (8003e28 <HAL_GPIO_Init+0x350>)
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003db8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <HAL_GPIO_Init+0x350>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	43db      	mvns	r3, r3
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003dd4:	693a      	ldr	r2, [r7, #16]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ddc:	4a12      	ldr	r2, [pc, #72]	@ (8003e28 <HAL_GPIO_Init+0x350>)
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	3301      	adds	r3, #1
 8003de6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	fa22 f303 	lsr.w	r3, r2, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f47f ae78 	bne.w	8003ae8 <HAL_GPIO_Init+0x10>
  }
}
 8003df8:	bf00      	nop
 8003dfa:	bf00      	nop
 8003dfc:	371c      	adds	r7, #28
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	40010000 	.word	0x40010000
 8003e10:	48000400 	.word	0x48000400
 8003e14:	48000800 	.word	0x48000800
 8003e18:	48000c00 	.word	0x48000c00
 8003e1c:	48001000 	.word	0x48001000
 8003e20:	48001400 	.word	0x48001400
 8003e24:	48001800 	.word	0x48001800
 8003e28:	40010400 	.word	0x40010400

08003e2c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b087      	sub	sp, #28
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e36:	2300      	movs	r3, #0
 8003e38:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003e3a:	e0cd      	b.n	8003fd8 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	4013      	ands	r3, r2
 8003e48:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80c0 	beq.w	8003fd2 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003e52:	4a68      	ldr	r2, [pc, #416]	@ (8003ff4 <HAL_GPIO_DeInit+0x1c8>)
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	089b      	lsrs	r3, r3, #2
 8003e58:	3302      	adds	r3, #2
 8003e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e5e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	220f      	movs	r2, #15
 8003e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	4013      	ands	r3, r2
 8003e72:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e7a:	d025      	beq.n	8003ec8 <HAL_GPIO_DeInit+0x9c>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a5e      	ldr	r2, [pc, #376]	@ (8003ff8 <HAL_GPIO_DeInit+0x1cc>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d01f      	beq.n	8003ec4 <HAL_GPIO_DeInit+0x98>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a5d      	ldr	r2, [pc, #372]	@ (8003ffc <HAL_GPIO_DeInit+0x1d0>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d019      	beq.n	8003ec0 <HAL_GPIO_DeInit+0x94>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a5c      	ldr	r2, [pc, #368]	@ (8004000 <HAL_GPIO_DeInit+0x1d4>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d013      	beq.n	8003ebc <HAL_GPIO_DeInit+0x90>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a5b      	ldr	r2, [pc, #364]	@ (8004004 <HAL_GPIO_DeInit+0x1d8>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d00d      	beq.n	8003eb8 <HAL_GPIO_DeInit+0x8c>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a5a      	ldr	r2, [pc, #360]	@ (8004008 <HAL_GPIO_DeInit+0x1dc>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d007      	beq.n	8003eb4 <HAL_GPIO_DeInit+0x88>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a59      	ldr	r2, [pc, #356]	@ (800400c <HAL_GPIO_DeInit+0x1e0>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d101      	bne.n	8003eb0 <HAL_GPIO_DeInit+0x84>
 8003eac:	2306      	movs	r3, #6
 8003eae:	e00c      	b.n	8003eca <HAL_GPIO_DeInit+0x9e>
 8003eb0:	2307      	movs	r3, #7
 8003eb2:	e00a      	b.n	8003eca <HAL_GPIO_DeInit+0x9e>
 8003eb4:	2305      	movs	r3, #5
 8003eb6:	e008      	b.n	8003eca <HAL_GPIO_DeInit+0x9e>
 8003eb8:	2304      	movs	r3, #4
 8003eba:	e006      	b.n	8003eca <HAL_GPIO_DeInit+0x9e>
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e004      	b.n	8003eca <HAL_GPIO_DeInit+0x9e>
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	e002      	b.n	8003eca <HAL_GPIO_DeInit+0x9e>
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e000      	b.n	8003eca <HAL_GPIO_DeInit+0x9e>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	f002 0203 	and.w	r2, r2, #3
 8003ed0:	0092      	lsls	r2, r2, #2
 8003ed2:	4093      	lsls	r3, r2
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d132      	bne.n	8003f40 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003eda:	4b4d      	ldr	r3, [pc, #308]	@ (8004010 <HAL_GPIO_DeInit+0x1e4>)
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	494b      	ldr	r1, [pc, #300]	@ (8004010 <HAL_GPIO_DeInit+0x1e4>)
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003ee8:	4b49      	ldr	r3, [pc, #292]	@ (8004010 <HAL_GPIO_DeInit+0x1e4>)
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	4947      	ldr	r1, [pc, #284]	@ (8004010 <HAL_GPIO_DeInit+0x1e4>)
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003ef6:	4b46      	ldr	r3, [pc, #280]	@ (8004010 <HAL_GPIO_DeInit+0x1e4>)
 8003ef8:	68da      	ldr	r2, [r3, #12]
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	43db      	mvns	r3, r3
 8003efe:	4944      	ldr	r1, [pc, #272]	@ (8004010 <HAL_GPIO_DeInit+0x1e4>)
 8003f00:	4013      	ands	r3, r2
 8003f02:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003f04:	4b42      	ldr	r3, [pc, #264]	@ (8004010 <HAL_GPIO_DeInit+0x1e4>)
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	4940      	ldr	r1, [pc, #256]	@ (8004010 <HAL_GPIO_DeInit+0x1e4>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f003 0303 	and.w	r3, r3, #3
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	220f      	movs	r2, #15
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003f22:	4a34      	ldr	r2, [pc, #208]	@ (8003ff4 <HAL_GPIO_DeInit+0x1c8>)
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	089b      	lsrs	r3, r3, #2
 8003f28:	3302      	adds	r3, #2
 8003f2a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	43da      	mvns	r2, r3
 8003f32:	4830      	ldr	r0, [pc, #192]	@ (8003ff4 <HAL_GPIO_DeInit+0x1c8>)
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	089b      	lsrs	r3, r3, #2
 8003f38:	400a      	ands	r2, r1
 8003f3a:	3302      	adds	r3, #2
 8003f3c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	2103      	movs	r1, #3
 8003f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f4e:	431a      	orrs	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	08da      	lsrs	r2, r3, #3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	3208      	adds	r2, #8
 8003f5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	220f      	movs	r2, #15
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	43db      	mvns	r3, r3
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	08d2      	lsrs	r2, r2, #3
 8003f74:	4019      	ands	r1, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	3208      	adds	r2, #8
 8003f7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	005b      	lsls	r3, r3, #1
 8003f86:	2103      	movs	r1, #3
 8003f88:	fa01 f303 	lsl.w	r3, r1, r3
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	401a      	ands	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	2101      	movs	r1, #1
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	401a      	ands	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	2103      	movs	r1, #3
 8003fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fb6:	43db      	mvns	r3, r3
 8003fb8:	401a      	ands	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fca:	43db      	mvns	r3, r3
 8003fcc:	401a      	ands	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f47f af2b 	bne.w	8003e3c <HAL_GPIO_DeInit+0x10>
  }
}
 8003fe6:	bf00      	nop
 8003fe8:	bf00      	nop
 8003fea:	371c      	adds	r7, #28
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr
 8003ff4:	40010000 	.word	0x40010000
 8003ff8:	48000400 	.word	0x48000400
 8003ffc:	48000800 	.word	0x48000800
 8004000:	48000c00 	.word	0x48000c00
 8004004:	48001000 	.word	0x48001000
 8004008:	48001400 	.word	0x48001400
 800400c:	48001800 	.word	0x48001800
 8004010:	40010400 	.word	0x40010400

08004014 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691a      	ldr	r2, [r3, #16]
 8004024:	887b      	ldrh	r3, [r7, #2]
 8004026:	4013      	ands	r3, r2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d002      	beq.n	8004032 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800402c:	2301      	movs	r3, #1
 800402e:	73fb      	strb	r3, [r7, #15]
 8004030:	e001      	b.n	8004036 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004032:	2300      	movs	r3, #0
 8004034:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004036:	7bfb      	ldrb	r3, [r7, #15]
}
 8004038:	4618      	mov	r0, r3
 800403a:	3714      	adds	r7, #20
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	460b      	mov	r3, r1
 800404e:	807b      	strh	r3, [r7, #2]
 8004050:	4613      	mov	r3, r2
 8004052:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004054:	787b      	ldrb	r3, [r7, #1]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800405a:	887a      	ldrh	r2, [r7, #2]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004060:	e002      	b.n	8004068 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004062:	887a      	ldrh	r2, [r7, #2]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	460b      	mov	r3, r1
 800407e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004086:	887a      	ldrh	r2, [r7, #2]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	4013      	ands	r3, r2
 800408c:	041a      	lsls	r2, r3, #16
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	43d9      	mvns	r1, r3
 8004092:	887b      	ldrh	r3, [r7, #2]
 8004094:	400b      	ands	r3, r1
 8004096:	431a      	orrs	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	619a      	str	r2, [r3, #24]
}
 800409c:	bf00      	nop
 800409e:	3714      	adds	r7, #20
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80040ac:	4b04      	ldr	r3, [pc, #16]	@ (80040c0 <HAL_PWREx_GetVoltageRange+0x18>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	40007000 	.word	0x40007000

080040c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040d2:	d130      	bne.n	8004136 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80040d4:	4b23      	ldr	r3, [pc, #140]	@ (8004164 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80040dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040e0:	d038      	beq.n	8004154 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040e2:	4b20      	ldr	r3, [pc, #128]	@ (8004164 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040ea:	4a1e      	ldr	r2, [pc, #120]	@ (8004164 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040f0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80040f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004168 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2232      	movs	r2, #50	@ 0x32
 80040f8:	fb02 f303 	mul.w	r3, r2, r3
 80040fc:	4a1b      	ldr	r2, [pc, #108]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80040fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004102:	0c9b      	lsrs	r3, r3, #18
 8004104:	3301      	adds	r3, #1
 8004106:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004108:	e002      	b.n	8004110 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	3b01      	subs	r3, #1
 800410e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004110:	4b14      	ldr	r3, [pc, #80]	@ (8004164 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004118:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800411c:	d102      	bne.n	8004124 <HAL_PWREx_ControlVoltageScaling+0x60>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1f2      	bne.n	800410a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004124:	4b0f      	ldr	r3, [pc, #60]	@ (8004164 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800412c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004130:	d110      	bne.n	8004154 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e00f      	b.n	8004156 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004136:	4b0b      	ldr	r3, [pc, #44]	@ (8004164 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800413e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004142:	d007      	beq.n	8004154 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004144:	4b07      	ldr	r3, [pc, #28]	@ (8004164 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800414c:	4a05      	ldr	r2, [pc, #20]	@ (8004164 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800414e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004152:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	40007000 	.word	0x40007000
 8004168:	20000004 	.word	0x20000004
 800416c:	431bde83 	.word	0x431bde83

08004170 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b088      	sub	sp, #32
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e3ca      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004182:	4b97      	ldr	r3, [pc, #604]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 030c 	and.w	r3, r3, #12
 800418a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800418c:	4b94      	ldr	r3, [pc, #592]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f003 0303 	and.w	r3, r3, #3
 8004194:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0310 	and.w	r3, r3, #16
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 80e4 	beq.w	800436c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041a4:	69bb      	ldr	r3, [r7, #24]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d007      	beq.n	80041ba <HAL_RCC_OscConfig+0x4a>
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	2b0c      	cmp	r3, #12
 80041ae:	f040 808b 	bne.w	80042c8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	f040 8087 	bne.w	80042c8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041ba:	4b89      	ldr	r3, [pc, #548]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d005      	beq.n	80041d2 <HAL_RCC_OscConfig+0x62>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e3a2      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1a      	ldr	r2, [r3, #32]
 80041d6:	4b82      	ldr	r3, [pc, #520]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0308 	and.w	r3, r3, #8
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d004      	beq.n	80041ec <HAL_RCC_OscConfig+0x7c>
 80041e2:	4b7f      	ldr	r3, [pc, #508]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041ea:	e005      	b.n	80041f8 <HAL_RCC_OscConfig+0x88>
 80041ec:	4b7c      	ldr	r3, [pc, #496]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80041ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041f2:	091b      	lsrs	r3, r3, #4
 80041f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d223      	bcs.n	8004244 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a1b      	ldr	r3, [r3, #32]
 8004200:	4618      	mov	r0, r3
 8004202:	f000 fd55 	bl	8004cb0 <RCC_SetFlashLatencyFromMSIRange>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e383      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004210:	4b73      	ldr	r3, [pc, #460]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a72      	ldr	r2, [pc, #456]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004216:	f043 0308 	orr.w	r3, r3, #8
 800421a:	6013      	str	r3, [r2, #0]
 800421c:	4b70      	ldr	r3, [pc, #448]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	496d      	ldr	r1, [pc, #436]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800422a:	4313      	orrs	r3, r2
 800422c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800422e:	4b6c      	ldr	r3, [pc, #432]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	021b      	lsls	r3, r3, #8
 800423c:	4968      	ldr	r1, [pc, #416]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800423e:	4313      	orrs	r3, r2
 8004240:	604b      	str	r3, [r1, #4]
 8004242:	e025      	b.n	8004290 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004244:	4b66      	ldr	r3, [pc, #408]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a65      	ldr	r2, [pc, #404]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800424a:	f043 0308 	orr.w	r3, r3, #8
 800424e:	6013      	str	r3, [r2, #0]
 8004250:	4b63      	ldr	r3, [pc, #396]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	4960      	ldr	r1, [pc, #384]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800425e:	4313      	orrs	r3, r2
 8004260:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004262:	4b5f      	ldr	r3, [pc, #380]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	021b      	lsls	r3, r3, #8
 8004270:	495b      	ldr	r1, [pc, #364]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004272:	4313      	orrs	r3, r2
 8004274:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d109      	bne.n	8004290 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	4618      	mov	r0, r3
 8004282:	f000 fd15 	bl	8004cb0 <RCC_SetFlashLatencyFromMSIRange>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e343      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004290:	f000 fc4a 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8004294:	4602      	mov	r2, r0
 8004296:	4b52      	ldr	r3, [pc, #328]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	091b      	lsrs	r3, r3, #4
 800429c:	f003 030f 	and.w	r3, r3, #15
 80042a0:	4950      	ldr	r1, [pc, #320]	@ (80043e4 <HAL_RCC_OscConfig+0x274>)
 80042a2:	5ccb      	ldrb	r3, [r1, r3]
 80042a4:	f003 031f 	and.w	r3, r3, #31
 80042a8:	fa22 f303 	lsr.w	r3, r2, r3
 80042ac:	4a4e      	ldr	r2, [pc, #312]	@ (80043e8 <HAL_RCC_OscConfig+0x278>)
 80042ae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80042b0:	4b4e      	ldr	r3, [pc, #312]	@ (80043ec <HAL_RCC_OscConfig+0x27c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff fa1f 	bl	80036f8 <HAL_InitTick>
 80042ba:	4603      	mov	r3, r0
 80042bc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80042be:	7bfb      	ldrb	r3, [r7, #15]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d052      	beq.n	800436a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80042c4:	7bfb      	ldrb	r3, [r7, #15]
 80042c6:	e327      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d032      	beq.n	8004336 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042d0:	4b43      	ldr	r3, [pc, #268]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a42      	ldr	r2, [pc, #264]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80042d6:	f043 0301 	orr.w	r3, r3, #1
 80042da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042dc:	f7ff fa5c 	bl	8003798 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042e4:	f7ff fa58 	bl	8003798 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e310      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042f6:	4b3a      	ldr	r3, [pc, #232]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d0f0      	beq.n	80042e4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004302:	4b37      	ldr	r3, [pc, #220]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a36      	ldr	r2, [pc, #216]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004308:	f043 0308 	orr.w	r3, r3, #8
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	4b34      	ldr	r3, [pc, #208]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	4931      	ldr	r1, [pc, #196]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800431c:	4313      	orrs	r3, r2
 800431e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004320:	4b2f      	ldr	r3, [pc, #188]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	021b      	lsls	r3, r3, #8
 800432e:	492c      	ldr	r1, [pc, #176]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004330:	4313      	orrs	r3, r2
 8004332:	604b      	str	r3, [r1, #4]
 8004334:	e01a      	b.n	800436c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004336:	4b2a      	ldr	r3, [pc, #168]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a29      	ldr	r2, [pc, #164]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800433c:	f023 0301 	bic.w	r3, r3, #1
 8004340:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004342:	f7ff fa29 	bl	8003798 <HAL_GetTick>
 8004346:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004348:	e008      	b.n	800435c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800434a:	f7ff fa25 	bl	8003798 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e2dd      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800435c:	4b20      	ldr	r3, [pc, #128]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1f0      	bne.n	800434a <HAL_RCC_OscConfig+0x1da>
 8004368:	e000      	b.n	800436c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800436a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d074      	beq.n	8004462 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	2b08      	cmp	r3, #8
 800437c:	d005      	beq.n	800438a <HAL_RCC_OscConfig+0x21a>
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	2b0c      	cmp	r3, #12
 8004382:	d10e      	bne.n	80043a2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	2b03      	cmp	r3, #3
 8004388:	d10b      	bne.n	80043a2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800438a:	4b15      	ldr	r3, [pc, #84]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d064      	beq.n	8004460 <HAL_RCC_OscConfig+0x2f0>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d160      	bne.n	8004460 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e2ba      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043aa:	d106      	bne.n	80043ba <HAL_RCC_OscConfig+0x24a>
 80043ac:	4b0c      	ldr	r3, [pc, #48]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a0b      	ldr	r2, [pc, #44]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b6:	6013      	str	r3, [r2, #0]
 80043b8:	e026      	b.n	8004408 <HAL_RCC_OscConfig+0x298>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043c2:	d115      	bne.n	80043f0 <HAL_RCC_OscConfig+0x280>
 80043c4:	4b06      	ldr	r3, [pc, #24]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a05      	ldr	r2, [pc, #20]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043ce:	6013      	str	r3, [r2, #0]
 80043d0:	4b03      	ldr	r3, [pc, #12]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a02      	ldr	r2, [pc, #8]	@ (80043e0 <HAL_RCC_OscConfig+0x270>)
 80043d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	e014      	b.n	8004408 <HAL_RCC_OscConfig+0x298>
 80043de:	bf00      	nop
 80043e0:	40021000 	.word	0x40021000
 80043e4:	080093ec 	.word	0x080093ec
 80043e8:	20000004 	.word	0x20000004
 80043ec:	2000001c 	.word	0x2000001c
 80043f0:	4ba0      	ldr	r3, [pc, #640]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a9f      	ldr	r2, [pc, #636]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80043f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043fa:	6013      	str	r3, [r2, #0]
 80043fc:	4b9d      	ldr	r3, [pc, #628]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a9c      	ldr	r2, [pc, #624]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004402:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004406:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d013      	beq.n	8004438 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004410:	f7ff f9c2 	bl	8003798 <HAL_GetTick>
 8004414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004418:	f7ff f9be 	bl	8003798 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b64      	cmp	r3, #100	@ 0x64
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e276      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800442a:	4b92      	ldr	r3, [pc, #584]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0f0      	beq.n	8004418 <HAL_RCC_OscConfig+0x2a8>
 8004436:	e014      	b.n	8004462 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004438:	f7ff f9ae 	bl	8003798 <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004440:	f7ff f9aa 	bl	8003798 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b64      	cmp	r3, #100	@ 0x64
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e262      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004452:	4b88      	ldr	r3, [pc, #544]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1f0      	bne.n	8004440 <HAL_RCC_OscConfig+0x2d0>
 800445e:	e000      	b.n	8004462 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004460:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d060      	beq.n	8004530 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	2b04      	cmp	r3, #4
 8004472:	d005      	beq.n	8004480 <HAL_RCC_OscConfig+0x310>
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	2b0c      	cmp	r3, #12
 8004478:	d119      	bne.n	80044ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	2b02      	cmp	r3, #2
 800447e:	d116      	bne.n	80044ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004480:	4b7c      	ldr	r3, [pc, #496]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_RCC_OscConfig+0x328>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e23f      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004498:	4b76      	ldr	r3, [pc, #472]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	061b      	lsls	r3, r3, #24
 80044a6:	4973      	ldr	r1, [pc, #460]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044ac:	e040      	b.n	8004530 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d023      	beq.n	80044fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044b6:	4b6f      	ldr	r3, [pc, #444]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a6e      	ldr	r2, [pc, #440]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80044bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c2:	f7ff f969 	bl	8003798 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044ca:	f7ff f965 	bl	8003798 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e21d      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044dc:	4b65      	ldr	r3, [pc, #404]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d0f0      	beq.n	80044ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044e8:	4b62      	ldr	r3, [pc, #392]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	061b      	lsls	r3, r3, #24
 80044f6:	495f      	ldr	r1, [pc, #380]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	604b      	str	r3, [r1, #4]
 80044fc:	e018      	b.n	8004530 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a5c      	ldr	r2, [pc, #368]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004504:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004508:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450a:	f7ff f945 	bl	8003798 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004512:	f7ff f941 	bl	8003798 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e1f9      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004524:	4b53      	ldr	r3, [pc, #332]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1f0      	bne.n	8004512 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0308 	and.w	r3, r3, #8
 8004538:	2b00      	cmp	r3, #0
 800453a:	d03c      	beq.n	80045b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d01c      	beq.n	800457e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004544:	4b4b      	ldr	r3, [pc, #300]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800454a:	4a4a      	ldr	r2, [pc, #296]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004554:	f7ff f920 	bl	8003798 <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800455a:	e008      	b.n	800456e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800455c:	f7ff f91c 	bl	8003798 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e1d4      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800456e:	4b41      	ldr	r3, [pc, #260]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004570:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0ef      	beq.n	800455c <HAL_RCC_OscConfig+0x3ec>
 800457c:	e01b      	b.n	80045b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800457e:	4b3d      	ldr	r3, [pc, #244]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004580:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004584:	4a3b      	ldr	r2, [pc, #236]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004586:	f023 0301 	bic.w	r3, r3, #1
 800458a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800458e:	f7ff f903 	bl	8003798 <HAL_GetTick>
 8004592:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004594:	e008      	b.n	80045a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004596:	f7ff f8ff 	bl	8003798 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e1b7      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045a8:	4b32      	ldr	r3, [pc, #200]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80045aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1ef      	bne.n	8004596 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0304 	and.w	r3, r3, #4
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 80a6 	beq.w	8004710 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045c4:	2300      	movs	r3, #0
 80045c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80045c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80045ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10d      	bne.n	80045f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045d4:	4b27      	ldr	r3, [pc, #156]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d8:	4a26      	ldr	r2, [pc, #152]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80045da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045de:	6593      	str	r3, [r2, #88]	@ 0x58
 80045e0:	4b24      	ldr	r3, [pc, #144]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 80045e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045e8:	60bb      	str	r3, [r7, #8]
 80045ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045ec:	2301      	movs	r3, #1
 80045ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f0:	4b21      	ldr	r3, [pc, #132]	@ (8004678 <HAL_RCC_OscConfig+0x508>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d118      	bne.n	800462e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004678 <HAL_RCC_OscConfig+0x508>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a1d      	ldr	r2, [pc, #116]	@ (8004678 <HAL_RCC_OscConfig+0x508>)
 8004602:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004606:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004608:	f7ff f8c6 	bl	8003798 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004610:	f7ff f8c2 	bl	8003798 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e17a      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004622:	4b15      	ldr	r3, [pc, #84]	@ (8004678 <HAL_RCC_OscConfig+0x508>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0f0      	beq.n	8004610 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d108      	bne.n	8004648 <HAL_RCC_OscConfig+0x4d8>
 8004636:	4b0f      	ldr	r3, [pc, #60]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800463c:	4a0d      	ldr	r2, [pc, #52]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 800463e:	f043 0301 	orr.w	r3, r3, #1
 8004642:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004646:	e029      	b.n	800469c <HAL_RCC_OscConfig+0x52c>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	2b05      	cmp	r3, #5
 800464e:	d115      	bne.n	800467c <HAL_RCC_OscConfig+0x50c>
 8004650:	4b08      	ldr	r3, [pc, #32]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004656:	4a07      	ldr	r2, [pc, #28]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004658:	f043 0304 	orr.w	r3, r3, #4
 800465c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004660:	4b04      	ldr	r3, [pc, #16]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004666:	4a03      	ldr	r2, [pc, #12]	@ (8004674 <HAL_RCC_OscConfig+0x504>)
 8004668:	f043 0301 	orr.w	r3, r3, #1
 800466c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004670:	e014      	b.n	800469c <HAL_RCC_OscConfig+0x52c>
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000
 8004678:	40007000 	.word	0x40007000
 800467c:	4b9c      	ldr	r3, [pc, #624]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 800467e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004682:	4a9b      	ldr	r2, [pc, #620]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004684:	f023 0301 	bic.w	r3, r3, #1
 8004688:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800468c:	4b98      	ldr	r3, [pc, #608]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 800468e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004692:	4a97      	ldr	r2, [pc, #604]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004694:	f023 0304 	bic.w	r3, r3, #4
 8004698:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d016      	beq.n	80046d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a4:	f7ff f878 	bl	8003798 <HAL_GetTick>
 80046a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046aa:	e00a      	b.n	80046c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ac:	f7ff f874 	bl	8003798 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e12a      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046c2:	4b8b      	ldr	r3, [pc, #556]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80046c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d0ed      	beq.n	80046ac <HAL_RCC_OscConfig+0x53c>
 80046d0:	e015      	b.n	80046fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d2:	f7ff f861 	bl	8003798 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046d8:	e00a      	b.n	80046f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046da:	f7ff f85d 	bl	8003798 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d901      	bls.n	80046f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e113      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046f0:	4b7f      	ldr	r3, [pc, #508]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80046f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1ed      	bne.n	80046da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046fe:	7ffb      	ldrb	r3, [r7, #31]
 8004700:	2b01      	cmp	r3, #1
 8004702:	d105      	bne.n	8004710 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004704:	4b7a      	ldr	r3, [pc, #488]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004708:	4a79      	ldr	r2, [pc, #484]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 800470a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800470e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004714:	2b00      	cmp	r3, #0
 8004716:	f000 80fe 	beq.w	8004916 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471e:	2b02      	cmp	r3, #2
 8004720:	f040 80d0 	bne.w	80048c4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004724:	4b72      	ldr	r3, [pc, #456]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f003 0203 	and.w	r2, r3, #3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004734:	429a      	cmp	r2, r3
 8004736:	d130      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004742:	3b01      	subs	r3, #1
 8004744:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004746:	429a      	cmp	r2, r3
 8004748:	d127      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004754:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004756:	429a      	cmp	r2, r3
 8004758:	d11f      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004764:	2a07      	cmp	r2, #7
 8004766:	bf14      	ite	ne
 8004768:	2201      	movne	r2, #1
 800476a:	2200      	moveq	r2, #0
 800476c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800476e:	4293      	cmp	r3, r2
 8004770:	d113      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477c:	085b      	lsrs	r3, r3, #1
 800477e:	3b01      	subs	r3, #1
 8004780:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004782:	429a      	cmp	r2, r3
 8004784:	d109      	bne.n	800479a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004790:	085b      	lsrs	r3, r3, #1
 8004792:	3b01      	subs	r3, #1
 8004794:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004796:	429a      	cmp	r2, r3
 8004798:	d06e      	beq.n	8004878 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	2b0c      	cmp	r3, #12
 800479e:	d069      	beq.n	8004874 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80047a0:	4b53      	ldr	r3, [pc, #332]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d105      	bne.n	80047b8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80047ac:	4b50      	ldr	r3, [pc, #320]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0ad      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80047bc:	4b4c      	ldr	r3, [pc, #304]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a4b      	ldr	r2, [pc, #300]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047c8:	f7fe ffe6 	bl	8003798 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d0:	f7fe ffe2 	bl	8003798 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e09a      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047e2:	4b43      	ldr	r3, [pc, #268]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1f0      	bne.n	80047d0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047ee:	4b40      	ldr	r3, [pc, #256]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80047f0:	68da      	ldr	r2, [r3, #12]
 80047f2:	4b40      	ldr	r3, [pc, #256]	@ (80048f4 <HAL_RCC_OscConfig+0x784>)
 80047f4:	4013      	ands	r3, r2
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80047fe:	3a01      	subs	r2, #1
 8004800:	0112      	lsls	r2, r2, #4
 8004802:	4311      	orrs	r1, r2
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004808:	0212      	lsls	r2, r2, #8
 800480a:	4311      	orrs	r1, r2
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004810:	0852      	lsrs	r2, r2, #1
 8004812:	3a01      	subs	r2, #1
 8004814:	0552      	lsls	r2, r2, #21
 8004816:	4311      	orrs	r1, r2
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800481c:	0852      	lsrs	r2, r2, #1
 800481e:	3a01      	subs	r2, #1
 8004820:	0652      	lsls	r2, r2, #25
 8004822:	4311      	orrs	r1, r2
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004828:	0912      	lsrs	r2, r2, #4
 800482a:	0452      	lsls	r2, r2, #17
 800482c:	430a      	orrs	r2, r1
 800482e:	4930      	ldr	r1, [pc, #192]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004830:	4313      	orrs	r3, r2
 8004832:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004834:	4b2e      	ldr	r3, [pc, #184]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a2d      	ldr	r2, [pc, #180]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 800483a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800483e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004840:	4b2b      	ldr	r3, [pc, #172]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	4a2a      	ldr	r2, [pc, #168]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004846:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800484a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800484c:	f7fe ffa4 	bl	8003798 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004854:	f7fe ffa0 	bl	8003798 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e058      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004866:	4b22      	ldr	r3, [pc, #136]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f0      	beq.n	8004854 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004872:	e050      	b.n	8004916 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e04f      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004878:	4b1d      	ldr	r3, [pc, #116]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d148      	bne.n	8004916 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004884:	4b1a      	ldr	r3, [pc, #104]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a19      	ldr	r2, [pc, #100]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 800488a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800488e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004890:	4b17      	ldr	r3, [pc, #92]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	4a16      	ldr	r2, [pc, #88]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 8004896:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800489a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800489c:	f7fe ff7c 	bl	8003798 <HAL_GetTick>
 80048a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048a2:	e008      	b.n	80048b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048a4:	f7fe ff78 	bl	8003798 <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d901      	bls.n	80048b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	e030      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048b6:	4b0e      	ldr	r3, [pc, #56]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d0f0      	beq.n	80048a4 <HAL_RCC_OscConfig+0x734>
 80048c2:	e028      	b.n	8004916 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	2b0c      	cmp	r3, #12
 80048c8:	d023      	beq.n	8004912 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ca:	4b09      	ldr	r3, [pc, #36]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a08      	ldr	r2, [pc, #32]	@ (80048f0 <HAL_RCC_OscConfig+0x780>)
 80048d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d6:	f7fe ff5f 	bl	8003798 <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048dc:	e00c      	b.n	80048f8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048de:	f7fe ff5b 	bl	8003798 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d905      	bls.n	80048f8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e013      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
 80048f0:	40021000 	.word	0x40021000
 80048f4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048f8:	4b09      	ldr	r3, [pc, #36]	@ (8004920 <HAL_RCC_OscConfig+0x7b0>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1ec      	bne.n	80048de <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004904:	4b06      	ldr	r3, [pc, #24]	@ (8004920 <HAL_RCC_OscConfig+0x7b0>)
 8004906:	68da      	ldr	r2, [r3, #12]
 8004908:	4905      	ldr	r1, [pc, #20]	@ (8004920 <HAL_RCC_OscConfig+0x7b0>)
 800490a:	4b06      	ldr	r3, [pc, #24]	@ (8004924 <HAL_RCC_OscConfig+0x7b4>)
 800490c:	4013      	ands	r3, r2
 800490e:	60cb      	str	r3, [r1, #12]
 8004910:	e001      	b.n	8004916 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3720      	adds	r7, #32
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	40021000 	.word	0x40021000
 8004924:	feeefffc 	.word	0xfeeefffc

08004928 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d101      	bne.n	800493c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0e7      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800493c:	4b75      	ldr	r3, [pc, #468]	@ (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0307 	and.w	r3, r3, #7
 8004944:	683a      	ldr	r2, [r7, #0]
 8004946:	429a      	cmp	r2, r3
 8004948:	d910      	bls.n	800496c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800494a:	4b72      	ldr	r3, [pc, #456]	@ (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f023 0207 	bic.w	r2, r3, #7
 8004952:	4970      	ldr	r1, [pc, #448]	@ (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	4313      	orrs	r3, r2
 8004958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800495a:	4b6e      	ldr	r3, [pc, #440]	@ (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0307 	and.w	r3, r3, #7
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	429a      	cmp	r2, r3
 8004966:	d001      	beq.n	800496c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e0cf      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d010      	beq.n	800499a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	4b66      	ldr	r3, [pc, #408]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004984:	429a      	cmp	r2, r3
 8004986:	d908      	bls.n	800499a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004988:	4b63      	ldr	r3, [pc, #396]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	4960      	ldr	r1, [pc, #384]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004996:	4313      	orrs	r3, r2
 8004998:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d04c      	beq.n	8004a40 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b03      	cmp	r3, #3
 80049ac:	d107      	bne.n	80049be <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049ae:	4b5a      	ldr	r3, [pc, #360]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d121      	bne.n	80049fe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e0a6      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d107      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049c6:	4b54      	ldr	r3, [pc, #336]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d115      	bne.n	80049fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e09a      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d107      	bne.n	80049ee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049de:	4b4e      	ldr	r3, [pc, #312]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d109      	bne.n	80049fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e08e      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ee:	4b4a      	ldr	r3, [pc, #296]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e086      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049fe:	4b46      	ldr	r3, [pc, #280]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f023 0203 	bic.w	r2, r3, #3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	4943      	ldr	r1, [pc, #268]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a10:	f7fe fec2 	bl	8003798 <HAL_GetTick>
 8004a14:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a16:	e00a      	b.n	8004a2e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a18:	f7fe febe 	bl	8003798 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d901      	bls.n	8004a2e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e06e      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2e:	4b3a      	ldr	r3, [pc, #232]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 020c 	and.w	r2, r3, #12
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d1eb      	bne.n	8004a18 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d010      	beq.n	8004a6e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	4b31      	ldr	r3, [pc, #196]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d208      	bcs.n	8004a6e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a5c:	4b2e      	ldr	r3, [pc, #184]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	492b      	ldr	r1, [pc, #172]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a6e:	4b29      	ldr	r3, [pc, #164]	@ (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0307 	and.w	r3, r3, #7
 8004a76:	683a      	ldr	r2, [r7, #0]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d210      	bcs.n	8004a9e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a7c:	4b25      	ldr	r3, [pc, #148]	@ (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f023 0207 	bic.w	r2, r3, #7
 8004a84:	4923      	ldr	r1, [pc, #140]	@ (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a8c:	4b21      	ldr	r3, [pc, #132]	@ (8004b14 <HAL_RCC_ClockConfig+0x1ec>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	683a      	ldr	r2, [r7, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d001      	beq.n	8004a9e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e036      	b.n	8004b0c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d008      	beq.n	8004abc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	4918      	ldr	r1, [pc, #96]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0308 	and.w	r3, r3, #8
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d009      	beq.n	8004adc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ac8:	4b13      	ldr	r3, [pc, #76]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	4910      	ldr	r1, [pc, #64]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004adc:	f000 f824 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8004b18 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	091b      	lsrs	r3, r3, #4
 8004ae8:	f003 030f 	and.w	r3, r3, #15
 8004aec:	490b      	ldr	r1, [pc, #44]	@ (8004b1c <HAL_RCC_ClockConfig+0x1f4>)
 8004aee:	5ccb      	ldrb	r3, [r1, r3]
 8004af0:	f003 031f 	and.w	r3, r3, #31
 8004af4:	fa22 f303 	lsr.w	r3, r2, r3
 8004af8:	4a09      	ldr	r2, [pc, #36]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f8>)
 8004afa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004afc:	4b09      	ldr	r3, [pc, #36]	@ (8004b24 <HAL_RCC_ClockConfig+0x1fc>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7fe fdf9 	bl	80036f8 <HAL_InitTick>
 8004b06:	4603      	mov	r3, r0
 8004b08:	72fb      	strb	r3, [r7, #11]

  return status;
 8004b0a:	7afb      	ldrb	r3, [r7, #11]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	40022000 	.word	0x40022000
 8004b18:	40021000 	.word	0x40021000
 8004b1c:	080093ec 	.word	0x080093ec
 8004b20:	20000004 	.word	0x20000004
 8004b24:	2000001c 	.word	0x2000001c

08004b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b089      	sub	sp, #36	@ 0x24
 8004b2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	61fb      	str	r3, [r7, #28]
 8004b32:	2300      	movs	r3, #0
 8004b34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b36:	4b3e      	ldr	r3, [pc, #248]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 030c 	and.w	r3, r3, #12
 8004b3e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b40:	4b3b      	ldr	r3, [pc, #236]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0303 	and.w	r3, r3, #3
 8004b48:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d005      	beq.n	8004b5c <HAL_RCC_GetSysClockFreq+0x34>
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	2b0c      	cmp	r3, #12
 8004b54:	d121      	bne.n	8004b9a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d11e      	bne.n	8004b9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b5c:	4b34      	ldr	r3, [pc, #208]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0308 	and.w	r3, r3, #8
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d107      	bne.n	8004b78 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b68:	4b31      	ldr	r3, [pc, #196]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b6e:	0a1b      	lsrs	r3, r3, #8
 8004b70:	f003 030f 	and.w	r3, r3, #15
 8004b74:	61fb      	str	r3, [r7, #28]
 8004b76:	e005      	b.n	8004b84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b78:	4b2d      	ldr	r3, [pc, #180]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	091b      	lsrs	r3, r3, #4
 8004b7e:	f003 030f 	and.w	r3, r3, #15
 8004b82:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b84:	4a2b      	ldr	r2, [pc, #172]	@ (8004c34 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b8c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d10d      	bne.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b98:	e00a      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d102      	bne.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ba0:	4b25      	ldr	r3, [pc, #148]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ba2:	61bb      	str	r3, [r7, #24]
 8004ba4:	e004      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	d101      	bne.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bac:	4b23      	ldr	r3, [pc, #140]	@ (8004c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8004bae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	2b0c      	cmp	r3, #12
 8004bb4:	d134      	bne.n	8004c20 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d003      	beq.n	8004bce <HAL_RCC_GetSysClockFreq+0xa6>
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2b03      	cmp	r3, #3
 8004bca:	d003      	beq.n	8004bd4 <HAL_RCC_GetSysClockFreq+0xac>
 8004bcc:	e005      	b.n	8004bda <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004bce:	4b1a      	ldr	r3, [pc, #104]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x110>)
 8004bd0:	617b      	str	r3, [r7, #20]
      break;
 8004bd2:	e005      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004bd4:	4b19      	ldr	r3, [pc, #100]	@ (8004c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8004bd6:	617b      	str	r3, [r7, #20]
      break;
 8004bd8:	e002      	b.n	8004be0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	617b      	str	r3, [r7, #20]
      break;
 8004bde:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004be0:	4b13      	ldr	r3, [pc, #76]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	091b      	lsrs	r3, r3, #4
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	3301      	adds	r3, #1
 8004bec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004bee:	4b10      	ldr	r3, [pc, #64]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	0a1b      	lsrs	r3, r3, #8
 8004bf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	fb03 f202 	mul.w	r2, r3, r2
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c04:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c06:	4b0a      	ldr	r3, [pc, #40]	@ (8004c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	0e5b      	lsrs	r3, r3, #25
 8004c0c:	f003 0303 	and.w	r3, r3, #3
 8004c10:	3301      	adds	r3, #1
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c1e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004c20:	69bb      	ldr	r3, [r7, #24]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3724      	adds	r7, #36	@ 0x24
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	40021000 	.word	0x40021000
 8004c34:	08009404 	.word	0x08009404
 8004c38:	00f42400 	.word	0x00f42400
 8004c3c:	007a1200 	.word	0x007a1200

08004c40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c44:	4b03      	ldr	r3, [pc, #12]	@ (8004c54 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c46:	681b      	ldr	r3, [r3, #0]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	20000004 	.word	0x20000004

08004c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c5c:	f7ff fff0 	bl	8004c40 <HAL_RCC_GetHCLKFreq>
 8004c60:	4602      	mov	r2, r0
 8004c62:	4b06      	ldr	r3, [pc, #24]	@ (8004c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	0a1b      	lsrs	r3, r3, #8
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	4904      	ldr	r1, [pc, #16]	@ (8004c80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c6e:	5ccb      	ldrb	r3, [r1, r3]
 8004c70:	f003 031f 	and.w	r3, r3, #31
 8004c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	080093fc 	.word	0x080093fc

08004c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c88:	f7ff ffda 	bl	8004c40 <HAL_RCC_GetHCLKFreq>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	4b06      	ldr	r3, [pc, #24]	@ (8004ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	0adb      	lsrs	r3, r3, #11
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	4904      	ldr	r1, [pc, #16]	@ (8004cac <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c9a:	5ccb      	ldrb	r3, [r1, r3]
 8004c9c:	f003 031f 	and.w	r3, r3, #31
 8004ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	080093fc 	.word	0x080093fc

08004cb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004cb8:	2300      	movs	r3, #0
 8004cba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004cbc:	4b2a      	ldr	r3, [pc, #168]	@ (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004cc8:	f7ff f9ee 	bl	80040a8 <HAL_PWREx_GetVoltageRange>
 8004ccc:	6178      	str	r0, [r7, #20]
 8004cce:	e014      	b.n	8004cfa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cd0:	4b25      	ldr	r3, [pc, #148]	@ (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd4:	4a24      	ldr	r2, [pc, #144]	@ (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cda:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cdc:	4b22      	ldr	r3, [pc, #136]	@ (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ce8:	f7ff f9de 	bl	80040a8 <HAL_PWREx_GetVoltageRange>
 8004cec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004cee:	4b1e      	ldr	r3, [pc, #120]	@ (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cf2:	4a1d      	ldr	r2, [pc, #116]	@ (8004d68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cf4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cf8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d00:	d10b      	bne.n	8004d1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b80      	cmp	r3, #128	@ 0x80
 8004d06:	d919      	bls.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8004d0c:	d902      	bls.n	8004d14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d0e:	2302      	movs	r3, #2
 8004d10:	613b      	str	r3, [r7, #16]
 8004d12:	e013      	b.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d14:	2301      	movs	r3, #1
 8004d16:	613b      	str	r3, [r7, #16]
 8004d18:	e010      	b.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b80      	cmp	r3, #128	@ 0x80
 8004d1e:	d902      	bls.n	8004d26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004d20:	2303      	movs	r3, #3
 8004d22:	613b      	str	r3, [r7, #16]
 8004d24:	e00a      	b.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b80      	cmp	r3, #128	@ 0x80
 8004d2a:	d102      	bne.n	8004d32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	613b      	str	r3, [r7, #16]
 8004d30:	e004      	b.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b70      	cmp	r3, #112	@ 0x70
 8004d36:	d101      	bne.n	8004d3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d38:	2301      	movs	r3, #1
 8004d3a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f023 0207 	bic.w	r2, r3, #7
 8004d44:	4909      	ldr	r1, [pc, #36]	@ (8004d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004d4c:	4b07      	ldr	r3, [pc, #28]	@ (8004d6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	693a      	ldr	r2, [r7, #16]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d001      	beq.n	8004d5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e000      	b.n	8004d60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004d5e:	2300      	movs	r3, #0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3718      	adds	r7, #24
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	40022000 	.word	0x40022000

08004d70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d78:	2300      	movs	r3, #0
 8004d7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d041      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d90:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d94:	d02a      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004d96:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d9a:	d824      	bhi.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d9c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004da0:	d008      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004da2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004da6:	d81e      	bhi.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00a      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004dac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004db0:	d010      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004db2:	e018      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004db4:	4b86      	ldr	r3, [pc, #536]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	4a85      	ldr	r2, [pc, #532]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dbe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004dc0:	e015      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f000 fabb 	bl	8005344 <RCCEx_PLLSAI1_Config>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004dd2:	e00c      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3320      	adds	r3, #32
 8004dd8:	2100      	movs	r1, #0
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 fba6 	bl	800552c <RCCEx_PLLSAI2_Config>
 8004de0:	4603      	mov	r3, r0
 8004de2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004de4:	e003      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	74fb      	strb	r3, [r7, #19]
      break;
 8004dea:	e000      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004dec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dee:	7cfb      	ldrb	r3, [r7, #19]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10b      	bne.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004df4:	4b76      	ldr	r3, [pc, #472]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dfa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e02:	4973      	ldr	r1, [pc, #460]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004e0a:	e001      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e0c:	7cfb      	ldrb	r3, [r7, #19]
 8004e0e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d041      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e20:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004e24:	d02a      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004e26:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004e2a:	d824      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004e2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004e30:	d008      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004e32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004e36:	d81e      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00a      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004e3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e40:	d010      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e42:	e018      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e44:	4b62      	ldr	r3, [pc, #392]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4a61      	ldr	r2, [pc, #388]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e4e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e50:	e015      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	3304      	adds	r3, #4
 8004e56:	2100      	movs	r1, #0
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 fa73 	bl	8005344 <RCCEx_PLLSAI1_Config>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e62:	e00c      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3320      	adds	r3, #32
 8004e68:	2100      	movs	r1, #0
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fb5e 	bl	800552c <RCCEx_PLLSAI2_Config>
 8004e70:	4603      	mov	r3, r0
 8004e72:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e74:	e003      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	74fb      	strb	r3, [r7, #19]
      break;
 8004e7a:	e000      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004e7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e7e:	7cfb      	ldrb	r3, [r7, #19]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e84:	4b52      	ldr	r3, [pc, #328]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e8a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e92:	494f      	ldr	r1, [pc, #316]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004e9a:	e001      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9c:	7cfb      	ldrb	r3, [r7, #19]
 8004e9e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f000 80a0 	beq.w	8004fee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004eb2:	4b47      	ldr	r3, [pc, #284]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d101      	bne.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e000      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00d      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ec8:	4b41      	ldr	r3, [pc, #260]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ecc:	4a40      	ldr	r2, [pc, #256]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ece:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ed2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ed4:	4b3e      	ldr	r3, [pc, #248]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004edc:	60bb      	str	r3, [r7, #8]
 8004ede:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004eea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004eee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ef0:	f7fe fc52 	bl	8003798 <HAL_GetTick>
 8004ef4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ef6:	e009      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ef8:	f7fe fc4e 	bl	8003798 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d902      	bls.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	74fb      	strb	r3, [r7, #19]
        break;
 8004f0a:	e005      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f0c:	4b31      	ldr	r3, [pc, #196]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0ef      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004f18:	7cfb      	ldrb	r3, [r7, #19]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d15c      	bne.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f1e:	4b2c      	ldr	r3, [pc, #176]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f28:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d01f      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d019      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f3c:	4b24      	ldr	r3, [pc, #144]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f46:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f48:	4b21      	ldr	r3, [pc, #132]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f4e:	4a20      	ldr	r2, [pc, #128]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f58:	4b1d      	ldr	r3, [pc, #116]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f5e:	4a1c      	ldr	r2, [pc, #112]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f68:	4a19      	ldr	r2, [pc, #100]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d016      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f7a:	f7fe fc0d 	bl	8003798 <HAL_GetTick>
 8004f7e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f80:	e00b      	b.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f82:	f7fe fc09 	bl	8003798 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d902      	bls.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	74fb      	strb	r3, [r7, #19]
            break;
 8004f98:	e006      	b.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0ec      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004fa8:	7cfb      	ldrb	r3, [r7, #19]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10c      	bne.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fae:	4b08      	ldr	r3, [pc, #32]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fbe:	4904      	ldr	r1, [pc, #16]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004fc6:	e009      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fc8:	7cfb      	ldrb	r3, [r7, #19]
 8004fca:	74bb      	strb	r3, [r7, #18]
 8004fcc:	e006      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004fce:	bf00      	nop
 8004fd0:	40021000 	.word	0x40021000
 8004fd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fd8:	7cfb      	ldrb	r3, [r7, #19]
 8004fda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fdc:	7c7b      	ldrb	r3, [r7, #17]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d105      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fe2:	4b9e      	ldr	r3, [pc, #632]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe6:	4a9d      	ldr	r2, [pc, #628]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00a      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ffa:	4b98      	ldr	r3, [pc, #608]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005000:	f023 0203 	bic.w	r2, r3, #3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005008:	4994      	ldr	r1, [pc, #592]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800500a:	4313      	orrs	r3, r2
 800500c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00a      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800501c:	4b8f      	ldr	r3, [pc, #572]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005022:	f023 020c 	bic.w	r2, r3, #12
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800502a:	498c      	ldr	r1, [pc, #560]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800502c:	4313      	orrs	r3, r2
 800502e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0304 	and.w	r3, r3, #4
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00a      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800503e:	4b87      	ldr	r3, [pc, #540]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005044:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504c:	4983      	ldr	r1, [pc, #524]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800504e:	4313      	orrs	r3, r2
 8005050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0308 	and.w	r3, r3, #8
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00a      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005060:	4b7e      	ldr	r3, [pc, #504]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005066:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800506e:	497b      	ldr	r1, [pc, #492]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005070:	4313      	orrs	r3, r2
 8005072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0310 	and.w	r3, r3, #16
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00a      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005082:	4b76      	ldr	r3, [pc, #472]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005088:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005090:	4972      	ldr	r1, [pc, #456]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005092:	4313      	orrs	r3, r2
 8005094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0320 	and.w	r3, r3, #32
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00a      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050a4:	4b6d      	ldr	r3, [pc, #436]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050b2:	496a      	ldr	r1, [pc, #424]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00a      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050c6:	4b65      	ldr	r3, [pc, #404]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050cc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050d4:	4961      	ldr	r1, [pc, #388]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00a      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050e8:	4b5c      	ldr	r3, [pc, #368]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050f6:	4959      	ldr	r1, [pc, #356]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00a      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800510a:	4b54      	ldr	r3, [pc, #336]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005110:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005118:	4950      	ldr	r1, [pc, #320]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511a:	4313      	orrs	r3, r2
 800511c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005128:	2b00      	cmp	r3, #0
 800512a:	d00a      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800512c:	4b4b      	ldr	r3, [pc, #300]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005132:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800513a:	4948      	ldr	r1, [pc, #288]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800513c:	4313      	orrs	r3, r2
 800513e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00a      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800514e:	4b43      	ldr	r3, [pc, #268]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005154:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800515c:	493f      	ldr	r1, [pc, #252]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800515e:	4313      	orrs	r3, r2
 8005160:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d028      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005170:	4b3a      	ldr	r3, [pc, #232]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005176:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800517e:	4937      	ldr	r1, [pc, #220]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005180:	4313      	orrs	r3, r2
 8005182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800518a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800518e:	d106      	bne.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005190:	4b32      	ldr	r3, [pc, #200]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	4a31      	ldr	r2, [pc, #196]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005196:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800519a:	60d3      	str	r3, [r2, #12]
 800519c:	e011      	b.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051a6:	d10c      	bne.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	3304      	adds	r3, #4
 80051ac:	2101      	movs	r1, #1
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 f8c8 	bl	8005344 <RCCEx_PLLSAI1_Config>
 80051b4:	4603      	mov	r3, r0
 80051b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80051b8:	7cfb      	ldrb	r3, [r7, #19]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80051be:	7cfb      	ldrb	r3, [r7, #19]
 80051c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d028      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80051ce:	4b23      	ldr	r3, [pc, #140]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051dc:	491f      	ldr	r1, [pc, #124]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051ec:	d106      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051ee:	4b1b      	ldr	r3, [pc, #108]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	4a1a      	ldr	r2, [pc, #104]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051f8:	60d3      	str	r3, [r2, #12]
 80051fa:	e011      	b.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005200:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005204:	d10c      	bne.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	3304      	adds	r3, #4
 800520a:	2101      	movs	r1, #1
 800520c:	4618      	mov	r0, r3
 800520e:	f000 f899 	bl	8005344 <RCCEx_PLLSAI1_Config>
 8005212:	4603      	mov	r3, r0
 8005214:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005216:	7cfb      	ldrb	r3, [r7, #19]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d001      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800521c:	7cfb      	ldrb	r3, [r7, #19]
 800521e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d02b      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800522c:	4b0b      	ldr	r3, [pc, #44]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800523a:	4908      	ldr	r1, [pc, #32]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005246:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800524a:	d109      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800524c:	4b03      	ldr	r3, [pc, #12]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	4a02      	ldr	r2, [pc, #8]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005252:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005256:	60d3      	str	r3, [r2, #12]
 8005258:	e014      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800525a:	bf00      	nop
 800525c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005264:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005268:	d10c      	bne.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	3304      	adds	r3, #4
 800526e:	2101      	movs	r1, #1
 8005270:	4618      	mov	r0, r3
 8005272:	f000 f867 	bl	8005344 <RCCEx_PLLSAI1_Config>
 8005276:	4603      	mov	r3, r0
 8005278:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800527a:	7cfb      	ldrb	r3, [r7, #19]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005280:	7cfb      	ldrb	r3, [r7, #19]
 8005282:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d02f      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005290:	4b2b      	ldr	r3, [pc, #172]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005296:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800529e:	4928      	ldr	r1, [pc, #160]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052ae:	d10d      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	3304      	adds	r3, #4
 80052b4:	2102      	movs	r1, #2
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 f844 	bl	8005344 <RCCEx_PLLSAI1_Config>
 80052bc:	4603      	mov	r3, r0
 80052be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052c0:	7cfb      	ldrb	r3, [r7, #19]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d014      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80052c6:	7cfb      	ldrb	r3, [r7, #19]
 80052c8:	74bb      	strb	r3, [r7, #18]
 80052ca:	e011      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052d4:	d10c      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	3320      	adds	r3, #32
 80052da:	2102      	movs	r1, #2
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 f925 	bl	800552c <RCCEx_PLLSAI2_Config>
 80052e2:	4603      	mov	r3, r0
 80052e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052e6:	7cfb      	ldrb	r3, [r7, #19]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80052ec:	7cfb      	ldrb	r3, [r7, #19]
 80052ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00a      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80052fc:	4b10      	ldr	r3, [pc, #64]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005302:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800530a:	490d      	ldr	r1, [pc, #52]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800530c:	4313      	orrs	r3, r2
 800530e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00b      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800531e:	4b08      	ldr	r3, [pc, #32]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005324:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800532e:	4904      	ldr	r1, [pc, #16]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005336:	7cbb      	ldrb	r3, [r7, #18]
}
 8005338:	4618      	mov	r0, r3
 800533a:	3718      	adds	r7, #24
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}
 8005340:	40021000 	.word	0x40021000

08005344 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005352:	4b75      	ldr	r3, [pc, #468]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d018      	beq.n	8005390 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800535e:	4b72      	ldr	r3, [pc, #456]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	f003 0203 	and.w	r2, r3, #3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	429a      	cmp	r2, r3
 800536c:	d10d      	bne.n	800538a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
       ||
 8005372:	2b00      	cmp	r3, #0
 8005374:	d009      	beq.n	800538a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005376:	4b6c      	ldr	r3, [pc, #432]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	091b      	lsrs	r3, r3, #4
 800537c:	f003 0307 	and.w	r3, r3, #7
 8005380:	1c5a      	adds	r2, r3, #1
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685b      	ldr	r3, [r3, #4]
       ||
 8005386:	429a      	cmp	r2, r3
 8005388:	d047      	beq.n	800541a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	73fb      	strb	r3, [r7, #15]
 800538e:	e044      	b.n	800541a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2b03      	cmp	r3, #3
 8005396:	d018      	beq.n	80053ca <RCCEx_PLLSAI1_Config+0x86>
 8005398:	2b03      	cmp	r3, #3
 800539a:	d825      	bhi.n	80053e8 <RCCEx_PLLSAI1_Config+0xa4>
 800539c:	2b01      	cmp	r3, #1
 800539e:	d002      	beq.n	80053a6 <RCCEx_PLLSAI1_Config+0x62>
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d009      	beq.n	80053b8 <RCCEx_PLLSAI1_Config+0x74>
 80053a4:	e020      	b.n	80053e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053a6:	4b60      	ldr	r3, [pc, #384]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d11d      	bne.n	80053ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053b6:	e01a      	b.n	80053ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053b8:	4b5b      	ldr	r3, [pc, #364]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d116      	bne.n	80053f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053c8:	e013      	b.n	80053f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053ca:	4b57      	ldr	r3, [pc, #348]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d10f      	bne.n	80053f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053d6:	4b54      	ldr	r3, [pc, #336]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d109      	bne.n	80053f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053e6:	e006      	b.n	80053f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	73fb      	strb	r3, [r7, #15]
      break;
 80053ec:	e004      	b.n	80053f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053ee:	bf00      	nop
 80053f0:	e002      	b.n	80053f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053f2:	bf00      	nop
 80053f4:	e000      	b.n	80053f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80053f8:	7bfb      	ldrb	r3, [r7, #15]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10d      	bne.n	800541a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80053fe:	4b4a      	ldr	r3, [pc, #296]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6819      	ldr	r1, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	3b01      	subs	r3, #1
 8005410:	011b      	lsls	r3, r3, #4
 8005412:	430b      	orrs	r3, r1
 8005414:	4944      	ldr	r1, [pc, #272]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005416:	4313      	orrs	r3, r2
 8005418:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800541a:	7bfb      	ldrb	r3, [r7, #15]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d17d      	bne.n	800551c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005420:	4b41      	ldr	r3, [pc, #260]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a40      	ldr	r2, [pc, #256]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005426:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800542a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800542c:	f7fe f9b4 	bl	8003798 <HAL_GetTick>
 8005430:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005432:	e009      	b.n	8005448 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005434:	f7fe f9b0 	bl	8003798 <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d902      	bls.n	8005448 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	73fb      	strb	r3, [r7, #15]
        break;
 8005446:	e005      	b.n	8005454 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005448:	4b37      	ldr	r3, [pc, #220]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1ef      	bne.n	8005434 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005454:	7bfb      	ldrb	r3, [r7, #15]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d160      	bne.n	800551c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d111      	bne.n	8005484 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005460:	4b31      	ldr	r3, [pc, #196]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005468:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	6892      	ldr	r2, [r2, #8]
 8005470:	0211      	lsls	r1, r2, #8
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	68d2      	ldr	r2, [r2, #12]
 8005476:	0912      	lsrs	r2, r2, #4
 8005478:	0452      	lsls	r2, r2, #17
 800547a:	430a      	orrs	r2, r1
 800547c:	492a      	ldr	r1, [pc, #168]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 800547e:	4313      	orrs	r3, r2
 8005480:	610b      	str	r3, [r1, #16]
 8005482:	e027      	b.n	80054d4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d112      	bne.n	80054b0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800548a:	4b27      	ldr	r3, [pc, #156]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005492:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	6892      	ldr	r2, [r2, #8]
 800549a:	0211      	lsls	r1, r2, #8
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	6912      	ldr	r2, [r2, #16]
 80054a0:	0852      	lsrs	r2, r2, #1
 80054a2:	3a01      	subs	r2, #1
 80054a4:	0552      	lsls	r2, r2, #21
 80054a6:	430a      	orrs	r2, r1
 80054a8:	491f      	ldr	r1, [pc, #124]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	610b      	str	r3, [r1, #16]
 80054ae:	e011      	b.n	80054d4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80054b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6892      	ldr	r2, [r2, #8]
 80054c0:	0211      	lsls	r1, r2, #8
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6952      	ldr	r2, [r2, #20]
 80054c6:	0852      	lsrs	r2, r2, #1
 80054c8:	3a01      	subs	r2, #1
 80054ca:	0652      	lsls	r2, r2, #25
 80054cc:	430a      	orrs	r2, r1
 80054ce:	4916      	ldr	r1, [pc, #88]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80054d4:	4b14      	ldr	r3, [pc, #80]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a13      	ldr	r2, [pc, #76]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054da:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e0:	f7fe f95a 	bl	8003798 <HAL_GetTick>
 80054e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054e6:	e009      	b.n	80054fc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054e8:	f7fe f956 	bl	8003798 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d902      	bls.n	80054fc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	73fb      	strb	r3, [r7, #15]
          break;
 80054fa:	e005      	b.n	8005508 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d0ef      	beq.n	80054e8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005508:	7bfb      	ldrb	r3, [r7, #15]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d106      	bne.n	800551c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800550e:	4b06      	ldr	r3, [pc, #24]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005510:	691a      	ldr	r2, [r3, #16]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	4904      	ldr	r1, [pc, #16]	@ (8005528 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005518:	4313      	orrs	r3, r2
 800551a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800551c:	7bfb      	ldrb	r3, [r7, #15]
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	40021000 	.word	0x40021000

0800552c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005536:	2300      	movs	r3, #0
 8005538:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800553a:	4b6a      	ldr	r3, [pc, #424]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	f003 0303 	and.w	r3, r3, #3
 8005542:	2b00      	cmp	r3, #0
 8005544:	d018      	beq.n	8005578 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005546:	4b67      	ldr	r3, [pc, #412]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	f003 0203 	and.w	r2, r3, #3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	429a      	cmp	r2, r3
 8005554:	d10d      	bne.n	8005572 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
       ||
 800555a:	2b00      	cmp	r3, #0
 800555c:	d009      	beq.n	8005572 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800555e:	4b61      	ldr	r3, [pc, #388]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	091b      	lsrs	r3, r3, #4
 8005564:	f003 0307 	and.w	r3, r3, #7
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
       ||
 800556e:	429a      	cmp	r2, r3
 8005570:	d047      	beq.n	8005602 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	73fb      	strb	r3, [r7, #15]
 8005576:	e044      	b.n	8005602 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2b03      	cmp	r3, #3
 800557e:	d018      	beq.n	80055b2 <RCCEx_PLLSAI2_Config+0x86>
 8005580:	2b03      	cmp	r3, #3
 8005582:	d825      	bhi.n	80055d0 <RCCEx_PLLSAI2_Config+0xa4>
 8005584:	2b01      	cmp	r3, #1
 8005586:	d002      	beq.n	800558e <RCCEx_PLLSAI2_Config+0x62>
 8005588:	2b02      	cmp	r3, #2
 800558a:	d009      	beq.n	80055a0 <RCCEx_PLLSAI2_Config+0x74>
 800558c:	e020      	b.n	80055d0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800558e:	4b55      	ldr	r3, [pc, #340]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0302 	and.w	r3, r3, #2
 8005596:	2b00      	cmp	r3, #0
 8005598:	d11d      	bne.n	80055d6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800559e:	e01a      	b.n	80055d6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055a0:	4b50      	ldr	r3, [pc, #320]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d116      	bne.n	80055da <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055b0:	e013      	b.n	80055da <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055b2:	4b4c      	ldr	r3, [pc, #304]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d10f      	bne.n	80055de <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055be:	4b49      	ldr	r3, [pc, #292]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d109      	bne.n	80055de <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80055ce:	e006      	b.n	80055de <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	73fb      	strb	r3, [r7, #15]
      break;
 80055d4:	e004      	b.n	80055e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055d6:	bf00      	nop
 80055d8:	e002      	b.n	80055e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055da:	bf00      	nop
 80055dc:	e000      	b.n	80055e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055de:	bf00      	nop
    }

    if(status == HAL_OK)
 80055e0:	7bfb      	ldrb	r3, [r7, #15]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d10d      	bne.n	8005602 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055e6:	4b3f      	ldr	r3, [pc, #252]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6819      	ldr	r1, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	3b01      	subs	r3, #1
 80055f8:	011b      	lsls	r3, r3, #4
 80055fa:	430b      	orrs	r3, r1
 80055fc:	4939      	ldr	r1, [pc, #228]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005602:	7bfb      	ldrb	r3, [r7, #15]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d167      	bne.n	80056d8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005608:	4b36      	ldr	r3, [pc, #216]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a35      	ldr	r2, [pc, #212]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800560e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005612:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005614:	f7fe f8c0 	bl	8003798 <HAL_GetTick>
 8005618:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800561a:	e009      	b.n	8005630 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800561c:	f7fe f8bc 	bl	8003798 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b02      	cmp	r3, #2
 8005628:	d902      	bls.n	8005630 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	73fb      	strb	r3, [r7, #15]
        break;
 800562e:	e005      	b.n	800563c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005630:	4b2c      	ldr	r3, [pc, #176]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1ef      	bne.n	800561c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800563c:	7bfb      	ldrb	r3, [r7, #15]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d14a      	bne.n	80056d8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d111      	bne.n	800566c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005648:	4b26      	ldr	r3, [pc, #152]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005650:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	6892      	ldr	r2, [r2, #8]
 8005658:	0211      	lsls	r1, r2, #8
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	68d2      	ldr	r2, [r2, #12]
 800565e:	0912      	lsrs	r2, r2, #4
 8005660:	0452      	lsls	r2, r2, #17
 8005662:	430a      	orrs	r2, r1
 8005664:	491f      	ldr	r1, [pc, #124]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005666:	4313      	orrs	r3, r2
 8005668:	614b      	str	r3, [r1, #20]
 800566a:	e011      	b.n	8005690 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800566c:	4b1d      	ldr	r3, [pc, #116]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800566e:	695b      	ldr	r3, [r3, #20]
 8005670:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005674:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	6892      	ldr	r2, [r2, #8]
 800567c:	0211      	lsls	r1, r2, #8
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	6912      	ldr	r2, [r2, #16]
 8005682:	0852      	lsrs	r2, r2, #1
 8005684:	3a01      	subs	r2, #1
 8005686:	0652      	lsls	r2, r2, #25
 8005688:	430a      	orrs	r2, r1
 800568a:	4916      	ldr	r1, [pc, #88]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800568c:	4313      	orrs	r3, r2
 800568e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005690:	4b14      	ldr	r3, [pc, #80]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a13      	ldr	r2, [pc, #76]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005696:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800569a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800569c:	f7fe f87c 	bl	8003798 <HAL_GetTick>
 80056a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056a2:	e009      	b.n	80056b8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056a4:	f7fe f878 	bl	8003798 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d902      	bls.n	80056b8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	73fb      	strb	r3, [r7, #15]
          break;
 80056b6:	e005      	b.n	80056c4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056b8:	4b0a      	ldr	r3, [pc, #40]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d0ef      	beq.n	80056a4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80056c4:	7bfb      	ldrb	r3, [r7, #15]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d106      	bne.n	80056d8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80056ca:	4b06      	ldr	r3, [pc, #24]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056cc:	695a      	ldr	r2, [r3, #20]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	4904      	ldr	r1, [pc, #16]	@ (80056e4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056d4:	4313      	orrs	r3, r2
 80056d6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	40021000 	.word	0x40021000

080056e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e095      	b.n	8005826 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d108      	bne.n	8005714 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800570a:	d009      	beq.n	8005720 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	61da      	str	r2, [r3, #28]
 8005712:	e005      	b.n	8005720 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d106      	bne.n	8005740 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f877 	bl	800582e <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005756:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005760:	d902      	bls.n	8005768 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005762:	2300      	movs	r3, #0
 8005764:	60fb      	str	r3, [r7, #12]
 8005766:	e002      	b.n	800576e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005768:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800576c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005776:	d007      	beq.n	8005788 <HAL_SPI_Init+0xa0>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005780:	d002      	beq.n	8005788 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005798:	431a      	orrs	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	431a      	orrs	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	431a      	orrs	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057b6:	431a      	orrs	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	69db      	ldr	r3, [r3, #28]
 80057bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057c0:	431a      	orrs	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ca:	ea42 0103 	orr.w	r1, r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	0c1b      	lsrs	r3, r3, #16
 80057e4:	f003 0204 	and.w	r2, r3, #4
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ec:	f003 0310 	and.w	r3, r3, #16
 80057f0:	431a      	orrs	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057f6:	f003 0308 	and.w	r3, r3, #8
 80057fa:	431a      	orrs	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005804:	ea42 0103 	orr.w	r1, r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	430a      	orrs	r2, r1
 8005814:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	4618      	mov	r0, r3
 8005828:	3710      	adds	r7, #16
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800582e:	b480      	push	{r7}
 8005830:	b083      	sub	sp, #12
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b08a      	sub	sp, #40	@ 0x28
 8005846:	af00      	add	r7, sp, #0
 8005848:	60f8      	str	r0, [r7, #12]
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	607a      	str	r2, [r7, #4]
 800584e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005850:	2301      	movs	r3, #1
 8005852:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005854:	f7fd ffa0 	bl	8003798 <HAL_GetTick>
 8005858:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005860:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005868:	887b      	ldrh	r3, [r7, #2]
 800586a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800586c:	887b      	ldrh	r3, [r7, #2]
 800586e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005870:	7ffb      	ldrb	r3, [r7, #31]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d00c      	beq.n	8005890 <HAL_SPI_TransmitReceive+0x4e>
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800587c:	d106      	bne.n	800588c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d102      	bne.n	800588c <HAL_SPI_TransmitReceive+0x4a>
 8005886:	7ffb      	ldrb	r3, [r7, #31]
 8005888:	2b04      	cmp	r3, #4
 800588a:	d001      	beq.n	8005890 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800588c:	2302      	movs	r3, #2
 800588e:	e1f3      	b.n	8005c78 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d005      	beq.n	80058a2 <HAL_SPI_TransmitReceive+0x60>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d002      	beq.n	80058a2 <HAL_SPI_TransmitReceive+0x60>
 800589c:	887b      	ldrh	r3, [r7, #2]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d101      	bne.n	80058a6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e1e8      	b.n	8005c78 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d101      	bne.n	80058b4 <HAL_SPI_TransmitReceive+0x72>
 80058b0:	2302      	movs	r3, #2
 80058b2:	e1e1      	b.n	8005c78 <HAL_SPI_TransmitReceive+0x436>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b04      	cmp	r3, #4
 80058c6:	d003      	beq.n	80058d0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2205      	movs	r2, #5
 80058cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	887a      	ldrh	r2, [r7, #2]
 80058e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	887a      	ldrh	r2, [r7, #2]
 80058e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	887a      	ldrh	r2, [r7, #2]
 80058f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	887a      	ldrh	r2, [r7, #2]
 80058fc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005912:	d802      	bhi.n	800591a <HAL_SPI_TransmitReceive+0xd8>
 8005914:	8abb      	ldrh	r3, [r7, #20]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d908      	bls.n	800592c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	685a      	ldr	r2, [r3, #4]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005928:	605a      	str	r2, [r3, #4]
 800592a:	e007      	b.n	800593c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800593a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005946:	2b40      	cmp	r3, #64	@ 0x40
 8005948:	d007      	beq.n	800595a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005958:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005962:	f240 8083 	bls.w	8005a6c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d002      	beq.n	8005974 <HAL_SPI_TransmitReceive+0x132>
 800596e:	8afb      	ldrh	r3, [r7, #22]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d16f      	bne.n	8005a54 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005978:	881a      	ldrh	r2, [r3, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005984:	1c9a      	adds	r2, r3, #2
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800598e:	b29b      	uxth	r3, r3
 8005990:	3b01      	subs	r3, #1
 8005992:	b29a      	uxth	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005998:	e05c      	b.n	8005a54 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f003 0302 	and.w	r3, r3, #2
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d11b      	bne.n	80059e0 <HAL_SPI_TransmitReceive+0x19e>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d016      	beq.n	80059e0 <HAL_SPI_TransmitReceive+0x19e>
 80059b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d113      	bne.n	80059e0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059bc:	881a      	ldrh	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c8:	1c9a      	adds	r2, r3, #2
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	3b01      	subs	r3, #1
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80059dc:	2300      	movs	r3, #0
 80059de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f003 0301 	and.w	r3, r3, #1
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d11c      	bne.n	8005a28 <HAL_SPI_TransmitReceive+0x1e6>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d016      	beq.n	8005a28 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68da      	ldr	r2, [r3, #12]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a04:	b292      	uxth	r2, r2
 8005a06:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0c:	1c9a      	adds	r2, r3, #2
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a24:	2301      	movs	r3, #1
 8005a26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a28:	f7fd feb6 	bl	8003798 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	6a3b      	ldr	r3, [r7, #32]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d80d      	bhi.n	8005a54 <HAL_SPI_TransmitReceive+0x212>
 8005a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3e:	d009      	beq.n	8005a54 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e111      	b.n	8005c78 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d19d      	bne.n	800599a <HAL_SPI_TransmitReceive+0x158>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d197      	bne.n	800599a <HAL_SPI_TransmitReceive+0x158>
 8005a6a:	e0e5      	b.n	8005c38 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d003      	beq.n	8005a7c <HAL_SPI_TransmitReceive+0x23a>
 8005a74:	8afb      	ldrh	r3, [r7, #22]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	f040 80d1 	bne.w	8005c1e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d912      	bls.n	8005aac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a8a:	881a      	ldrh	r2, [r3, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a96:	1c9a      	adds	r2, r3, #2
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	3b02      	subs	r3, #2
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005aaa:	e0b8      	b.n	8005c1e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	330c      	adds	r3, #12
 8005ab6:	7812      	ldrb	r2, [r2, #0]
 8005ab8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005abe:	1c5a      	adds	r2, r3, #1
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	3b01      	subs	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ad2:	e0a4      	b.n	8005c1e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d134      	bne.n	8005b4c <HAL_SPI_TransmitReceive+0x30a>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d02f      	beq.n	8005b4c <HAL_SPI_TransmitReceive+0x30a>
 8005aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d12c      	bne.n	8005b4c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d912      	bls.n	8005b22 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b00:	881a      	ldrh	r2, [r3, #0]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0c:	1c9a      	adds	r2, r3, #2
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	3b02      	subs	r3, #2
 8005b1a:	b29a      	uxth	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b20:	e012      	b.n	8005b48 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	330c      	adds	r3, #12
 8005b2c:	7812      	ldrb	r2, [r2, #0]
 8005b2e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b34:	1c5a      	adds	r2, r3, #1
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	3b01      	subs	r3, #1
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d148      	bne.n	8005bec <HAL_SPI_TransmitReceive+0x3aa>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d042      	beq.n	8005bec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d923      	bls.n	8005bba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7c:	b292      	uxth	r2, r2
 8005b7e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b84:	1c9a      	adds	r2, r3, #2
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	3b02      	subs	r3, #2
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d81f      	bhi.n	8005be8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005bb6:	605a      	str	r2, [r3, #4]
 8005bb8:	e016      	b.n	8005be8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f103 020c 	add.w	r2, r3, #12
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc6:	7812      	ldrb	r2, [r2, #0]
 8005bc8:	b2d2      	uxtb	r2, r2
 8005bca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd0:	1c5a      	adds	r2, r3, #1
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005be8:	2301      	movs	r3, #1
 8005bea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005bec:	f7fd fdd4 	bl	8003798 <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	6a3b      	ldr	r3, [r7, #32]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d803      	bhi.n	8005c04 <HAL_SPI_TransmitReceive+0x3c2>
 8005bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c02:	d102      	bne.n	8005c0a <HAL_SPI_TransmitReceive+0x3c8>
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d109      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	e02c      	b.n	8005c78 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f47f af55 	bne.w	8005ad4 <HAL_SPI_TransmitReceive+0x292>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f47f af4e 	bne.w	8005ad4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c38:	6a3a      	ldr	r2, [r7, #32]
 8005c3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005c3c:	68f8      	ldr	r0, [r7, #12]
 8005c3e:	f000 f94b 	bl	8005ed8 <SPI_EndRxTxTransaction>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d008      	beq.n	8005c5a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2220      	movs	r2, #32
 8005c4c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e00e      	b.n	8005c78 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d001      	beq.n	8005c76 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e000      	b.n	8005c78 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005c76:	2300      	movs	r3, #0
  }
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3728      	adds	r7, #40	@ 0x28
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c8e:	b2db      	uxtb	r3, r3
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	603b      	str	r3, [r7, #0]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005cac:	f7fd fd74 	bl	8003798 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb4:	1a9b      	subs	r3, r3, r2
 8005cb6:	683a      	ldr	r2, [r7, #0]
 8005cb8:	4413      	add	r3, r2
 8005cba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005cbc:	f7fd fd6c 	bl	8003798 <HAL_GetTick>
 8005cc0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005cc2:	4b39      	ldr	r3, [pc, #228]	@ (8005da8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	015b      	lsls	r3, r3, #5
 8005cc8:	0d1b      	lsrs	r3, r3, #20
 8005cca:	69fa      	ldr	r2, [r7, #28]
 8005ccc:	fb02 f303 	mul.w	r3, r2, r3
 8005cd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cd2:	e054      	b.n	8005d7e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cda:	d050      	beq.n	8005d7e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005cdc:	f7fd fd5c 	bl	8003798 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	69fa      	ldr	r2, [r7, #28]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d902      	bls.n	8005cf2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d13d      	bne.n	8005d6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d0a:	d111      	bne.n	8005d30 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d14:	d004      	beq.n	8005d20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d1e:	d107      	bne.n	8005d30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d38:	d10f      	bne.n	8005d5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d48:	601a      	str	r2, [r3, #0]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e017      	b.n	8005d9e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005d74:	2300      	movs	r3, #0
 8005d76:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	4013      	ands	r3, r2
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	bf0c      	ite	eq
 8005d8e:	2301      	moveq	r3, #1
 8005d90:	2300      	movne	r3, #0
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	461a      	mov	r2, r3
 8005d96:	79fb      	ldrb	r3, [r7, #7]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d19b      	bne.n	8005cd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3720      	adds	r7, #32
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	20000004 	.word	0x20000004

08005dac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08a      	sub	sp, #40	@ 0x28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
 8005db8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005dbe:	f7fd fceb 	bl	8003798 <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc6:	1a9b      	subs	r3, r3, r2
 8005dc8:	683a      	ldr	r2, [r7, #0]
 8005dca:	4413      	add	r3, r2
 8005dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005dce:	f7fd fce3 	bl	8003798 <HAL_GetTick>
 8005dd2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	330c      	adds	r3, #12
 8005dda:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005ddc:	4b3d      	ldr	r3, [pc, #244]	@ (8005ed4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	4613      	mov	r3, r2
 8005de2:	009b      	lsls	r3, r3, #2
 8005de4:	4413      	add	r3, r2
 8005de6:	00da      	lsls	r2, r3, #3
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	0d1b      	lsrs	r3, r3, #20
 8005dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dee:	fb02 f303 	mul.w	r3, r2, r3
 8005df2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005df4:	e060      	b.n	8005eb8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005dfc:	d107      	bne.n	8005e0e <SPI_WaitFifoStateUntilTimeout+0x62>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d104      	bne.n	8005e0e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005e0c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e14:	d050      	beq.n	8005eb8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e16:	f7fd fcbf 	bl	8003798 <HAL_GetTick>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	6a3b      	ldr	r3, [r7, #32]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d902      	bls.n	8005e2c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d13d      	bne.n	8005ea8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685a      	ldr	r2, [r3, #4]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e3a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e44:	d111      	bne.n	8005e6a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e4e:	d004      	beq.n	8005e5a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e58:	d107      	bne.n	8005e6a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e68:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e72:	d10f      	bne.n	8005e94 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e92:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e010      	b.n	8005eca <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689a      	ldr	r2, [r3, #8]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d196      	bne.n	8005df6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3728      	adds	r7, #40	@ 0x28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	20000004 	.word	0x20000004

08005ed8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b086      	sub	sp, #24
 8005edc:	af02      	add	r7, sp, #8
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f7ff ff5b 	bl	8005dac <SPI_WaitFifoStateUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d007      	beq.n	8005f0c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f00:	f043 0220 	orr.w	r2, r3, #32
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e027      	b.n	8005f5c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	9300      	str	r3, [sp, #0]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2200      	movs	r2, #0
 8005f14:	2180      	movs	r1, #128	@ 0x80
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f7ff fec0 	bl	8005c9c <SPI_WaitFlagStateUntilTimeout>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d007      	beq.n	8005f32 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f26:	f043 0220 	orr.w	r2, r3, #32
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	e014      	b.n	8005f5c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	9300      	str	r3, [sp, #0]
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f7ff ff34 	bl	8005dac <SPI_WaitFifoStateUntilTimeout>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d007      	beq.n	8005f5a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f4e:	f043 0220 	orr.w	r2, r3, #32
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e000      	b.n	8005f5c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e049      	b.n	800600a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d106      	bne.n	8005f90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f7fc ff30 	bl	8002df0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	3304      	adds	r3, #4
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	f000 f8fe 	bl	80061a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b084      	sub	sp, #16
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
 800601a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800601c:	2300      	movs	r3, #0
 800601e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006026:	2b01      	cmp	r3, #1
 8006028:	d101      	bne.n	800602e <HAL_TIM_ConfigClockSource+0x1c>
 800602a:	2302      	movs	r3, #2
 800602c:	e0b6      	b.n	800619c <HAL_TIM_ConfigClockSource+0x18a>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2202      	movs	r2, #2
 800603a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800604c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006050:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006058:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800606a:	d03e      	beq.n	80060ea <HAL_TIM_ConfigClockSource+0xd8>
 800606c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006070:	f200 8087 	bhi.w	8006182 <HAL_TIM_ConfigClockSource+0x170>
 8006074:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006078:	f000 8086 	beq.w	8006188 <HAL_TIM_ConfigClockSource+0x176>
 800607c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006080:	d87f      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 8006082:	2b70      	cmp	r3, #112	@ 0x70
 8006084:	d01a      	beq.n	80060bc <HAL_TIM_ConfigClockSource+0xaa>
 8006086:	2b70      	cmp	r3, #112	@ 0x70
 8006088:	d87b      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 800608a:	2b60      	cmp	r3, #96	@ 0x60
 800608c:	d050      	beq.n	8006130 <HAL_TIM_ConfigClockSource+0x11e>
 800608e:	2b60      	cmp	r3, #96	@ 0x60
 8006090:	d877      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 8006092:	2b50      	cmp	r3, #80	@ 0x50
 8006094:	d03c      	beq.n	8006110 <HAL_TIM_ConfigClockSource+0xfe>
 8006096:	2b50      	cmp	r3, #80	@ 0x50
 8006098:	d873      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 800609a:	2b40      	cmp	r3, #64	@ 0x40
 800609c:	d058      	beq.n	8006150 <HAL_TIM_ConfigClockSource+0x13e>
 800609e:	2b40      	cmp	r3, #64	@ 0x40
 80060a0:	d86f      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 80060a2:	2b30      	cmp	r3, #48	@ 0x30
 80060a4:	d064      	beq.n	8006170 <HAL_TIM_ConfigClockSource+0x15e>
 80060a6:	2b30      	cmp	r3, #48	@ 0x30
 80060a8:	d86b      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 80060aa:	2b20      	cmp	r3, #32
 80060ac:	d060      	beq.n	8006170 <HAL_TIM_ConfigClockSource+0x15e>
 80060ae:	2b20      	cmp	r3, #32
 80060b0:	d867      	bhi.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d05c      	beq.n	8006170 <HAL_TIM_ConfigClockSource+0x15e>
 80060b6:	2b10      	cmp	r3, #16
 80060b8:	d05a      	beq.n	8006170 <HAL_TIM_ConfigClockSource+0x15e>
 80060ba:	e062      	b.n	8006182 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060cc:	f000 f98a 	bl	80063e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060de:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68ba      	ldr	r2, [r7, #8]
 80060e6:	609a      	str	r2, [r3, #8]
      break;
 80060e8:	e04f      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060fa:	f000 f973 	bl	80063e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800610c:	609a      	str	r2, [r3, #8]
      break;
 800610e:	e03c      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800611c:	461a      	mov	r2, r3
 800611e:	f000 f8e7 	bl	80062f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2150      	movs	r1, #80	@ 0x50
 8006128:	4618      	mov	r0, r3
 800612a:	f000 f940 	bl	80063ae <TIM_ITRx_SetConfig>
      break;
 800612e:	e02c      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800613c:	461a      	mov	r2, r3
 800613e:	f000 f906 	bl	800634e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2160      	movs	r1, #96	@ 0x60
 8006148:	4618      	mov	r0, r3
 800614a:	f000 f930 	bl	80063ae <TIM_ITRx_SetConfig>
      break;
 800614e:	e01c      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800615c:	461a      	mov	r2, r3
 800615e:	f000 f8c7 	bl	80062f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	2140      	movs	r1, #64	@ 0x40
 8006168:	4618      	mov	r0, r3
 800616a:	f000 f920 	bl	80063ae <TIM_ITRx_SetConfig>
      break;
 800616e:	e00c      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4619      	mov	r1, r3
 800617a:	4610      	mov	r0, r2
 800617c:	f000 f917 	bl	80063ae <TIM_ITRx_SetConfig>
      break;
 8006180:	e003      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	73fb      	strb	r3, [r7, #15]
      break;
 8006186:	e000      	b.n	800618a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006188:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800619a:	7bfb      	ldrb	r3, [r7, #15]
}
 800619c:	4618      	mov	r0, r3
 800619e:	3710      	adds	r7, #16
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a46      	ldr	r2, [pc, #280]	@ (80062d0 <TIM_Base_SetConfig+0x12c>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d013      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061c2:	d00f      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a43      	ldr	r2, [pc, #268]	@ (80062d4 <TIM_Base_SetConfig+0x130>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d00b      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a42      	ldr	r2, [pc, #264]	@ (80062d8 <TIM_Base_SetConfig+0x134>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d007      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a41      	ldr	r2, [pc, #260]	@ (80062dc <TIM_Base_SetConfig+0x138>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d003      	beq.n	80061e4 <TIM_Base_SetConfig+0x40>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a40      	ldr	r2, [pc, #256]	@ (80062e0 <TIM_Base_SetConfig+0x13c>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d108      	bne.n	80061f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a35      	ldr	r2, [pc, #212]	@ (80062d0 <TIM_Base_SetConfig+0x12c>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d01f      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006204:	d01b      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a32      	ldr	r2, [pc, #200]	@ (80062d4 <TIM_Base_SetConfig+0x130>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d017      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a31      	ldr	r2, [pc, #196]	@ (80062d8 <TIM_Base_SetConfig+0x134>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d013      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a30      	ldr	r2, [pc, #192]	@ (80062dc <TIM_Base_SetConfig+0x138>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d00f      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a2f      	ldr	r2, [pc, #188]	@ (80062e0 <TIM_Base_SetConfig+0x13c>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d00b      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a2e      	ldr	r2, [pc, #184]	@ (80062e4 <TIM_Base_SetConfig+0x140>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d007      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a2d      	ldr	r2, [pc, #180]	@ (80062e8 <TIM_Base_SetConfig+0x144>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d003      	beq.n	800623e <TIM_Base_SetConfig+0x9a>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a2c      	ldr	r2, [pc, #176]	@ (80062ec <TIM_Base_SetConfig+0x148>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d108      	bne.n	8006250 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006244:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	4313      	orrs	r3, r2
 800624e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	4313      	orrs	r3, r2
 800625c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	689a      	ldr	r2, [r3, #8]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a16      	ldr	r2, [pc, #88]	@ (80062d0 <TIM_Base_SetConfig+0x12c>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d00f      	beq.n	800629c <TIM_Base_SetConfig+0xf8>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a18      	ldr	r2, [pc, #96]	@ (80062e0 <TIM_Base_SetConfig+0x13c>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d00b      	beq.n	800629c <TIM_Base_SetConfig+0xf8>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a17      	ldr	r2, [pc, #92]	@ (80062e4 <TIM_Base_SetConfig+0x140>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d007      	beq.n	800629c <TIM_Base_SetConfig+0xf8>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a16      	ldr	r2, [pc, #88]	@ (80062e8 <TIM_Base_SetConfig+0x144>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d003      	beq.n	800629c <TIM_Base_SetConfig+0xf8>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	4a15      	ldr	r2, [pc, #84]	@ (80062ec <TIM_Base_SetConfig+0x148>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d103      	bne.n	80062a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	691a      	ldr	r2, [r3, #16]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d105      	bne.n	80062c2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	f023 0201 	bic.w	r2, r3, #1
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	611a      	str	r2, [r3, #16]
  }
}
 80062c2:	bf00      	nop
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40012c00 	.word	0x40012c00
 80062d4:	40000400 	.word	0x40000400
 80062d8:	40000800 	.word	0x40000800
 80062dc:	40000c00 	.word	0x40000c00
 80062e0:	40013400 	.word	0x40013400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	40014400 	.word	0x40014400
 80062ec:	40014800 	.word	0x40014800

080062f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b087      	sub	sp, #28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6a1b      	ldr	r3, [r3, #32]
 8006300:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	f023 0201 	bic.w	r2, r3, #1
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800631a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	011b      	lsls	r3, r3, #4
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	4313      	orrs	r3, r2
 8006324:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	f023 030a 	bic.w	r3, r3, #10
 800632c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	4313      	orrs	r3, r2
 8006334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	621a      	str	r2, [r3, #32]
}
 8006342:	bf00      	nop
 8006344:	371c      	adds	r7, #28
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800634e:	b480      	push	{r7}
 8006350:	b087      	sub	sp, #28
 8006352:	af00      	add	r7, sp, #0
 8006354:	60f8      	str	r0, [r7, #12]
 8006356:	60b9      	str	r1, [r7, #8]
 8006358:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	f023 0210 	bic.w	r2, r3, #16
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	699b      	ldr	r3, [r3, #24]
 8006370:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006378:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	031b      	lsls	r3, r3, #12
 800637e:	693a      	ldr	r2, [r7, #16]
 8006380:	4313      	orrs	r3, r2
 8006382:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800638a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	011b      	lsls	r3, r3, #4
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	4313      	orrs	r3, r2
 8006394:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	693a      	ldr	r2, [r7, #16]
 800639a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	621a      	str	r2, [r3, #32]
}
 80063a2:	bf00      	nop
 80063a4:	371c      	adds	r7, #28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063ae:	b480      	push	{r7}
 80063b0:	b085      	sub	sp, #20
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
 80063b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	f043 0307 	orr.w	r3, r3, #7
 80063d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	609a      	str	r2, [r3, #8]
}
 80063d8:	bf00      	nop
 80063da:	3714      	adds	r7, #20
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b087      	sub	sp, #28
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	607a      	str	r2, [r7, #4]
 80063f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	021a      	lsls	r2, r3, #8
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	431a      	orrs	r2, r3
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	4313      	orrs	r3, r2
 800640c:	697a      	ldr	r2, [r7, #20]
 800640e:	4313      	orrs	r3, r2
 8006410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	609a      	str	r2, [r3, #8]
}
 8006418:	bf00      	nop
 800641a:	371c      	adds	r7, #28
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006434:	2b01      	cmp	r3, #1
 8006436:	d101      	bne.n	800643c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006438:	2302      	movs	r3, #2
 800643a:	e068      	b.n	800650e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2202      	movs	r2, #2
 8006448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a2e      	ldr	r2, [pc, #184]	@ (800651c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d004      	beq.n	8006470 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a2d      	ldr	r2, [pc, #180]	@ (8006520 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d108      	bne.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006476:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006488:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4313      	orrs	r3, r2
 8006492:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a1e      	ldr	r2, [pc, #120]	@ (800651c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d01d      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ae:	d018      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006524 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d013      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a1a      	ldr	r2, [pc, #104]	@ (8006528 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d00e      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a18      	ldr	r2, [pc, #96]	@ (800652c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d009      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a13      	ldr	r2, [pc, #76]	@ (8006520 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d004      	beq.n	80064e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a14      	ldr	r2, [pc, #80]	@ (8006530 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d10c      	bne.n	80064fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68ba      	ldr	r2, [r7, #8]
 80064fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3714      	adds	r7, #20
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	40012c00 	.word	0x40012c00
 8006520:	40013400 	.word	0x40013400
 8006524:	40000400 	.word	0x40000400
 8006528:	40000800 	.word	0x40000800
 800652c:	40000c00 	.word	0x40000c00
 8006530:	40014000 	.word	0x40014000

08006534 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e040      	b.n	80065c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800654a:	2b00      	cmp	r3, #0
 800654c:	d106      	bne.n	800655c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 f83a 	bl	80065d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2224      	movs	r2, #36	@ 0x24
 8006560:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f022 0201 	bic.w	r2, r2, #1
 8006570:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006576:	2b00      	cmp	r3, #0
 8006578:	d002      	beq.n	8006580 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 fb74 	bl	8006c68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 f8b9 	bl	80066f8 <UART_SetConfig>
 8006586:	4603      	mov	r3, r0
 8006588:	2b01      	cmp	r3, #1
 800658a:	d101      	bne.n	8006590 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e01b      	b.n	80065c8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685a      	ldr	r2, [r3, #4]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800659e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	689a      	ldr	r2, [r3, #8]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0201 	orr.w	r2, r2, #1
 80065be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 fbf3 	bl	8006dac <UART_CheckIdleState>
 80065c6:	4603      	mov	r3, r0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3708      	adds	r7, #8
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80065d8:	bf00      	nop
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b08a      	sub	sp, #40	@ 0x28
 80065e8:	af02      	add	r7, sp, #8
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	603b      	str	r3, [r7, #0]
 80065f0:	4613      	mov	r3, r2
 80065f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065f8:	2b20      	cmp	r3, #32
 80065fa:	d177      	bne.n	80066ec <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d002      	beq.n	8006608 <HAL_UART_Transmit+0x24>
 8006602:	88fb      	ldrh	r3, [r7, #6]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d101      	bne.n	800660c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e070      	b.n	80066ee <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2221      	movs	r2, #33	@ 0x21
 8006618:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800661a:	f7fd f8bd 	bl	8003798 <HAL_GetTick>
 800661e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	88fa      	ldrh	r2, [r7, #6]
 8006624:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	88fa      	ldrh	r2, [r7, #6]
 800662c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006638:	d108      	bne.n	800664c <HAL_UART_Transmit+0x68>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d104      	bne.n	800664c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006642:	2300      	movs	r3, #0
 8006644:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	61bb      	str	r3, [r7, #24]
 800664a:	e003      	b.n	8006654 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006650:	2300      	movs	r3, #0
 8006652:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006654:	e02f      	b.n	80066b6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	2200      	movs	r2, #0
 800665e:	2180      	movs	r1, #128	@ 0x80
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f000 fc4b 	bl	8006efc <UART_WaitOnFlagUntilTimeout>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d004      	beq.n	8006676 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2220      	movs	r2, #32
 8006670:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e03b      	b.n	80066ee <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d10b      	bne.n	8006694 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	881a      	ldrh	r2, [r3, #0]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006688:	b292      	uxth	r2, r2
 800668a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	3302      	adds	r3, #2
 8006690:	61bb      	str	r3, [r7, #24]
 8006692:	e007      	b.n	80066a4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	781a      	ldrb	r2, [r3, #0]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	3301      	adds	r3, #1
 80066a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	3b01      	subs	r3, #1
 80066ae:	b29a      	uxth	r2, r3
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066bc:	b29b      	uxth	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1c9      	bne.n	8006656 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	2200      	movs	r2, #0
 80066ca:	2140      	movs	r1, #64	@ 0x40
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f000 fc15 	bl	8006efc <UART_WaitOnFlagUntilTimeout>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d004      	beq.n	80066e2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2220      	movs	r2, #32
 80066dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e005      	b.n	80066ee <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2220      	movs	r2, #32
 80066e6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80066e8:	2300      	movs	r3, #0
 80066ea:	e000      	b.n	80066ee <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80066ec:	2302      	movs	r3, #2
  }
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3720      	adds	r7, #32
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
	...

080066f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066fc:	b08a      	sub	sp, #40	@ 0x28
 80066fe:	af00      	add	r7, sp, #0
 8006700:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	689a      	ldr	r2, [r3, #8]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	691b      	ldr	r3, [r3, #16]
 8006710:	431a      	orrs	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	431a      	orrs	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	69db      	ldr	r3, [r3, #28]
 800671c:	4313      	orrs	r3, r2
 800671e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	4ba4      	ldr	r3, [pc, #656]	@ (80069b8 <UART_SetConfig+0x2c0>)
 8006728:	4013      	ands	r3, r2
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	6812      	ldr	r2, [r2, #0]
 800672e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006730:	430b      	orrs	r3, r1
 8006732:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	68da      	ldr	r2, [r3, #12]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	430a      	orrs	r2, r1
 8006748:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	699b      	ldr	r3, [r3, #24]
 800674e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a99      	ldr	r2, [pc, #612]	@ (80069bc <UART_SetConfig+0x2c4>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d004      	beq.n	8006764 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006760:	4313      	orrs	r3, r2
 8006762:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006774:	430a      	orrs	r2, r1
 8006776:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a90      	ldr	r2, [pc, #576]	@ (80069c0 <UART_SetConfig+0x2c8>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d126      	bne.n	80067d0 <UART_SetConfig+0xd8>
 8006782:	4b90      	ldr	r3, [pc, #576]	@ (80069c4 <UART_SetConfig+0x2cc>)
 8006784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006788:	f003 0303 	and.w	r3, r3, #3
 800678c:	2b03      	cmp	r3, #3
 800678e:	d81b      	bhi.n	80067c8 <UART_SetConfig+0xd0>
 8006790:	a201      	add	r2, pc, #4	@ (adr r2, 8006798 <UART_SetConfig+0xa0>)
 8006792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006796:	bf00      	nop
 8006798:	080067a9 	.word	0x080067a9
 800679c:	080067b9 	.word	0x080067b9
 80067a0:	080067b1 	.word	0x080067b1
 80067a4:	080067c1 	.word	0x080067c1
 80067a8:	2301      	movs	r3, #1
 80067aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ae:	e116      	b.n	80069de <UART_SetConfig+0x2e6>
 80067b0:	2302      	movs	r3, #2
 80067b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067b6:	e112      	b.n	80069de <UART_SetConfig+0x2e6>
 80067b8:	2304      	movs	r3, #4
 80067ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067be:	e10e      	b.n	80069de <UART_SetConfig+0x2e6>
 80067c0:	2308      	movs	r3, #8
 80067c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067c6:	e10a      	b.n	80069de <UART_SetConfig+0x2e6>
 80067c8:	2310      	movs	r3, #16
 80067ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ce:	e106      	b.n	80069de <UART_SetConfig+0x2e6>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a7c      	ldr	r2, [pc, #496]	@ (80069c8 <UART_SetConfig+0x2d0>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d138      	bne.n	800684c <UART_SetConfig+0x154>
 80067da:	4b7a      	ldr	r3, [pc, #488]	@ (80069c4 <UART_SetConfig+0x2cc>)
 80067dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067e0:	f003 030c 	and.w	r3, r3, #12
 80067e4:	2b0c      	cmp	r3, #12
 80067e6:	d82d      	bhi.n	8006844 <UART_SetConfig+0x14c>
 80067e8:	a201      	add	r2, pc, #4	@ (adr r2, 80067f0 <UART_SetConfig+0xf8>)
 80067ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ee:	bf00      	nop
 80067f0:	08006825 	.word	0x08006825
 80067f4:	08006845 	.word	0x08006845
 80067f8:	08006845 	.word	0x08006845
 80067fc:	08006845 	.word	0x08006845
 8006800:	08006835 	.word	0x08006835
 8006804:	08006845 	.word	0x08006845
 8006808:	08006845 	.word	0x08006845
 800680c:	08006845 	.word	0x08006845
 8006810:	0800682d 	.word	0x0800682d
 8006814:	08006845 	.word	0x08006845
 8006818:	08006845 	.word	0x08006845
 800681c:	08006845 	.word	0x08006845
 8006820:	0800683d 	.word	0x0800683d
 8006824:	2300      	movs	r3, #0
 8006826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800682a:	e0d8      	b.n	80069de <UART_SetConfig+0x2e6>
 800682c:	2302      	movs	r3, #2
 800682e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006832:	e0d4      	b.n	80069de <UART_SetConfig+0x2e6>
 8006834:	2304      	movs	r3, #4
 8006836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800683a:	e0d0      	b.n	80069de <UART_SetConfig+0x2e6>
 800683c:	2308      	movs	r3, #8
 800683e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006842:	e0cc      	b.n	80069de <UART_SetConfig+0x2e6>
 8006844:	2310      	movs	r3, #16
 8006846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800684a:	e0c8      	b.n	80069de <UART_SetConfig+0x2e6>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a5e      	ldr	r2, [pc, #376]	@ (80069cc <UART_SetConfig+0x2d4>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d125      	bne.n	80068a2 <UART_SetConfig+0x1aa>
 8006856:	4b5b      	ldr	r3, [pc, #364]	@ (80069c4 <UART_SetConfig+0x2cc>)
 8006858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800685c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006860:	2b30      	cmp	r3, #48	@ 0x30
 8006862:	d016      	beq.n	8006892 <UART_SetConfig+0x19a>
 8006864:	2b30      	cmp	r3, #48	@ 0x30
 8006866:	d818      	bhi.n	800689a <UART_SetConfig+0x1a2>
 8006868:	2b20      	cmp	r3, #32
 800686a:	d00a      	beq.n	8006882 <UART_SetConfig+0x18a>
 800686c:	2b20      	cmp	r3, #32
 800686e:	d814      	bhi.n	800689a <UART_SetConfig+0x1a2>
 8006870:	2b00      	cmp	r3, #0
 8006872:	d002      	beq.n	800687a <UART_SetConfig+0x182>
 8006874:	2b10      	cmp	r3, #16
 8006876:	d008      	beq.n	800688a <UART_SetConfig+0x192>
 8006878:	e00f      	b.n	800689a <UART_SetConfig+0x1a2>
 800687a:	2300      	movs	r3, #0
 800687c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006880:	e0ad      	b.n	80069de <UART_SetConfig+0x2e6>
 8006882:	2302      	movs	r3, #2
 8006884:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006888:	e0a9      	b.n	80069de <UART_SetConfig+0x2e6>
 800688a:	2304      	movs	r3, #4
 800688c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006890:	e0a5      	b.n	80069de <UART_SetConfig+0x2e6>
 8006892:	2308      	movs	r3, #8
 8006894:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006898:	e0a1      	b.n	80069de <UART_SetConfig+0x2e6>
 800689a:	2310      	movs	r3, #16
 800689c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068a0:	e09d      	b.n	80069de <UART_SetConfig+0x2e6>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a4a      	ldr	r2, [pc, #296]	@ (80069d0 <UART_SetConfig+0x2d8>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d125      	bne.n	80068f8 <UART_SetConfig+0x200>
 80068ac:	4b45      	ldr	r3, [pc, #276]	@ (80069c4 <UART_SetConfig+0x2cc>)
 80068ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80068b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80068b8:	d016      	beq.n	80068e8 <UART_SetConfig+0x1f0>
 80068ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80068bc:	d818      	bhi.n	80068f0 <UART_SetConfig+0x1f8>
 80068be:	2b80      	cmp	r3, #128	@ 0x80
 80068c0:	d00a      	beq.n	80068d8 <UART_SetConfig+0x1e0>
 80068c2:	2b80      	cmp	r3, #128	@ 0x80
 80068c4:	d814      	bhi.n	80068f0 <UART_SetConfig+0x1f8>
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d002      	beq.n	80068d0 <UART_SetConfig+0x1d8>
 80068ca:	2b40      	cmp	r3, #64	@ 0x40
 80068cc:	d008      	beq.n	80068e0 <UART_SetConfig+0x1e8>
 80068ce:	e00f      	b.n	80068f0 <UART_SetConfig+0x1f8>
 80068d0:	2300      	movs	r3, #0
 80068d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068d6:	e082      	b.n	80069de <UART_SetConfig+0x2e6>
 80068d8:	2302      	movs	r3, #2
 80068da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068de:	e07e      	b.n	80069de <UART_SetConfig+0x2e6>
 80068e0:	2304      	movs	r3, #4
 80068e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068e6:	e07a      	b.n	80069de <UART_SetConfig+0x2e6>
 80068e8:	2308      	movs	r3, #8
 80068ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068ee:	e076      	b.n	80069de <UART_SetConfig+0x2e6>
 80068f0:	2310      	movs	r3, #16
 80068f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068f6:	e072      	b.n	80069de <UART_SetConfig+0x2e6>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a35      	ldr	r2, [pc, #212]	@ (80069d4 <UART_SetConfig+0x2dc>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d12a      	bne.n	8006958 <UART_SetConfig+0x260>
 8006902:	4b30      	ldr	r3, [pc, #192]	@ (80069c4 <UART_SetConfig+0x2cc>)
 8006904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006908:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800690c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006910:	d01a      	beq.n	8006948 <UART_SetConfig+0x250>
 8006912:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006916:	d81b      	bhi.n	8006950 <UART_SetConfig+0x258>
 8006918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800691c:	d00c      	beq.n	8006938 <UART_SetConfig+0x240>
 800691e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006922:	d815      	bhi.n	8006950 <UART_SetConfig+0x258>
 8006924:	2b00      	cmp	r3, #0
 8006926:	d003      	beq.n	8006930 <UART_SetConfig+0x238>
 8006928:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800692c:	d008      	beq.n	8006940 <UART_SetConfig+0x248>
 800692e:	e00f      	b.n	8006950 <UART_SetConfig+0x258>
 8006930:	2300      	movs	r3, #0
 8006932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006936:	e052      	b.n	80069de <UART_SetConfig+0x2e6>
 8006938:	2302      	movs	r3, #2
 800693a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800693e:	e04e      	b.n	80069de <UART_SetConfig+0x2e6>
 8006940:	2304      	movs	r3, #4
 8006942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006946:	e04a      	b.n	80069de <UART_SetConfig+0x2e6>
 8006948:	2308      	movs	r3, #8
 800694a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800694e:	e046      	b.n	80069de <UART_SetConfig+0x2e6>
 8006950:	2310      	movs	r3, #16
 8006952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006956:	e042      	b.n	80069de <UART_SetConfig+0x2e6>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a17      	ldr	r2, [pc, #92]	@ (80069bc <UART_SetConfig+0x2c4>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d13a      	bne.n	80069d8 <UART_SetConfig+0x2e0>
 8006962:	4b18      	ldr	r3, [pc, #96]	@ (80069c4 <UART_SetConfig+0x2cc>)
 8006964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006968:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800696c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006970:	d01a      	beq.n	80069a8 <UART_SetConfig+0x2b0>
 8006972:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006976:	d81b      	bhi.n	80069b0 <UART_SetConfig+0x2b8>
 8006978:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800697c:	d00c      	beq.n	8006998 <UART_SetConfig+0x2a0>
 800697e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006982:	d815      	bhi.n	80069b0 <UART_SetConfig+0x2b8>
 8006984:	2b00      	cmp	r3, #0
 8006986:	d003      	beq.n	8006990 <UART_SetConfig+0x298>
 8006988:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800698c:	d008      	beq.n	80069a0 <UART_SetConfig+0x2a8>
 800698e:	e00f      	b.n	80069b0 <UART_SetConfig+0x2b8>
 8006990:	2300      	movs	r3, #0
 8006992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006996:	e022      	b.n	80069de <UART_SetConfig+0x2e6>
 8006998:	2302      	movs	r3, #2
 800699a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800699e:	e01e      	b.n	80069de <UART_SetConfig+0x2e6>
 80069a0:	2304      	movs	r3, #4
 80069a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069a6:	e01a      	b.n	80069de <UART_SetConfig+0x2e6>
 80069a8:	2308      	movs	r3, #8
 80069aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069ae:	e016      	b.n	80069de <UART_SetConfig+0x2e6>
 80069b0:	2310      	movs	r3, #16
 80069b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069b6:	e012      	b.n	80069de <UART_SetConfig+0x2e6>
 80069b8:	efff69f3 	.word	0xefff69f3
 80069bc:	40008000 	.word	0x40008000
 80069c0:	40013800 	.word	0x40013800
 80069c4:	40021000 	.word	0x40021000
 80069c8:	40004400 	.word	0x40004400
 80069cc:	40004800 	.word	0x40004800
 80069d0:	40004c00 	.word	0x40004c00
 80069d4:	40005000 	.word	0x40005000
 80069d8:	2310      	movs	r3, #16
 80069da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a9f      	ldr	r2, [pc, #636]	@ (8006c60 <UART_SetConfig+0x568>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d17a      	bne.n	8006ade <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80069e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80069ec:	2b08      	cmp	r3, #8
 80069ee:	d824      	bhi.n	8006a3a <UART_SetConfig+0x342>
 80069f0:	a201      	add	r2, pc, #4	@ (adr r2, 80069f8 <UART_SetConfig+0x300>)
 80069f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f6:	bf00      	nop
 80069f8:	08006a1d 	.word	0x08006a1d
 80069fc:	08006a3b 	.word	0x08006a3b
 8006a00:	08006a25 	.word	0x08006a25
 8006a04:	08006a3b 	.word	0x08006a3b
 8006a08:	08006a2b 	.word	0x08006a2b
 8006a0c:	08006a3b 	.word	0x08006a3b
 8006a10:	08006a3b 	.word	0x08006a3b
 8006a14:	08006a3b 	.word	0x08006a3b
 8006a18:	08006a33 	.word	0x08006a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a1c:	f7fe f91c 	bl	8004c58 <HAL_RCC_GetPCLK1Freq>
 8006a20:	61f8      	str	r0, [r7, #28]
        break;
 8006a22:	e010      	b.n	8006a46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a24:	4b8f      	ldr	r3, [pc, #572]	@ (8006c64 <UART_SetConfig+0x56c>)
 8006a26:	61fb      	str	r3, [r7, #28]
        break;
 8006a28:	e00d      	b.n	8006a46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a2a:	f7fe f87d 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8006a2e:	61f8      	str	r0, [r7, #28]
        break;
 8006a30:	e009      	b.n	8006a46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a36:	61fb      	str	r3, [r7, #28]
        break;
 8006a38:	e005      	b.n	8006a46 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006a44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 80fb 	beq.w	8006c44 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	4613      	mov	r3, r2
 8006a54:	005b      	lsls	r3, r3, #1
 8006a56:	4413      	add	r3, r2
 8006a58:	69fa      	ldr	r2, [r7, #28]
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d305      	bcc.n	8006a6a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a64:	69fa      	ldr	r2, [r7, #28]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d903      	bls.n	8006a72 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006a70:	e0e8      	b.n	8006c44 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	2200      	movs	r2, #0
 8006a76:	461c      	mov	r4, r3
 8006a78:	4615      	mov	r5, r2
 8006a7a:	f04f 0200 	mov.w	r2, #0
 8006a7e:	f04f 0300 	mov.w	r3, #0
 8006a82:	022b      	lsls	r3, r5, #8
 8006a84:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006a88:	0222      	lsls	r2, r4, #8
 8006a8a:	68f9      	ldr	r1, [r7, #12]
 8006a8c:	6849      	ldr	r1, [r1, #4]
 8006a8e:	0849      	lsrs	r1, r1, #1
 8006a90:	2000      	movs	r0, #0
 8006a92:	4688      	mov	r8, r1
 8006a94:	4681      	mov	r9, r0
 8006a96:	eb12 0a08 	adds.w	sl, r2, r8
 8006a9a:	eb43 0b09 	adc.w	fp, r3, r9
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	603b      	str	r3, [r7, #0]
 8006aa6:	607a      	str	r2, [r7, #4]
 8006aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006aac:	4650      	mov	r0, sl
 8006aae:	4659      	mov	r1, fp
 8006ab0:	f7f9 fdf2 	bl	8000698 <__aeabi_uldivmod>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	460b      	mov	r3, r1
 8006ab8:	4613      	mov	r3, r2
 8006aba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ac2:	d308      	bcc.n	8006ad6 <UART_SetConfig+0x3de>
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006aca:	d204      	bcs.n	8006ad6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	69ba      	ldr	r2, [r7, #24]
 8006ad2:	60da      	str	r2, [r3, #12]
 8006ad4:	e0b6      	b.n	8006c44 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006adc:	e0b2      	b.n	8006c44 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	69db      	ldr	r3, [r3, #28]
 8006ae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ae6:	d15e      	bne.n	8006ba6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006ae8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006aec:	2b08      	cmp	r3, #8
 8006aee:	d828      	bhi.n	8006b42 <UART_SetConfig+0x44a>
 8006af0:	a201      	add	r2, pc, #4	@ (adr r2, 8006af8 <UART_SetConfig+0x400>)
 8006af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af6:	bf00      	nop
 8006af8:	08006b1d 	.word	0x08006b1d
 8006afc:	08006b25 	.word	0x08006b25
 8006b00:	08006b2d 	.word	0x08006b2d
 8006b04:	08006b43 	.word	0x08006b43
 8006b08:	08006b33 	.word	0x08006b33
 8006b0c:	08006b43 	.word	0x08006b43
 8006b10:	08006b43 	.word	0x08006b43
 8006b14:	08006b43 	.word	0x08006b43
 8006b18:	08006b3b 	.word	0x08006b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b1c:	f7fe f89c 	bl	8004c58 <HAL_RCC_GetPCLK1Freq>
 8006b20:	61f8      	str	r0, [r7, #28]
        break;
 8006b22:	e014      	b.n	8006b4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b24:	f7fe f8ae 	bl	8004c84 <HAL_RCC_GetPCLK2Freq>
 8006b28:	61f8      	str	r0, [r7, #28]
        break;
 8006b2a:	e010      	b.n	8006b4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b2c:	4b4d      	ldr	r3, [pc, #308]	@ (8006c64 <UART_SetConfig+0x56c>)
 8006b2e:	61fb      	str	r3, [r7, #28]
        break;
 8006b30:	e00d      	b.n	8006b4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b32:	f7fd fff9 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8006b36:	61f8      	str	r0, [r7, #28]
        break;
 8006b38:	e009      	b.n	8006b4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b3e:	61fb      	str	r3, [r7, #28]
        break;
 8006b40:	e005      	b.n	8006b4e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006b4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d077      	beq.n	8006c44 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	005a      	lsls	r2, r3, #1
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	085b      	lsrs	r3, r3, #1
 8006b5e:	441a      	add	r2, r3
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b68:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	2b0f      	cmp	r3, #15
 8006b6e:	d916      	bls.n	8006b9e <UART_SetConfig+0x4a6>
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b76:	d212      	bcs.n	8006b9e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	f023 030f 	bic.w	r3, r3, #15
 8006b80:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	085b      	lsrs	r3, r3, #1
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	f003 0307 	and.w	r3, r3, #7
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	8afb      	ldrh	r3, [r7, #22]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	8afa      	ldrh	r2, [r7, #22]
 8006b9a:	60da      	str	r2, [r3, #12]
 8006b9c:	e052      	b.n	8006c44 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006ba4:	e04e      	b.n	8006c44 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ba6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006baa:	2b08      	cmp	r3, #8
 8006bac:	d827      	bhi.n	8006bfe <UART_SetConfig+0x506>
 8006bae:	a201      	add	r2, pc, #4	@ (adr r2, 8006bb4 <UART_SetConfig+0x4bc>)
 8006bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb4:	08006bd9 	.word	0x08006bd9
 8006bb8:	08006be1 	.word	0x08006be1
 8006bbc:	08006be9 	.word	0x08006be9
 8006bc0:	08006bff 	.word	0x08006bff
 8006bc4:	08006bef 	.word	0x08006bef
 8006bc8:	08006bff 	.word	0x08006bff
 8006bcc:	08006bff 	.word	0x08006bff
 8006bd0:	08006bff 	.word	0x08006bff
 8006bd4:	08006bf7 	.word	0x08006bf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bd8:	f7fe f83e 	bl	8004c58 <HAL_RCC_GetPCLK1Freq>
 8006bdc:	61f8      	str	r0, [r7, #28]
        break;
 8006bde:	e014      	b.n	8006c0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006be0:	f7fe f850 	bl	8004c84 <HAL_RCC_GetPCLK2Freq>
 8006be4:	61f8      	str	r0, [r7, #28]
        break;
 8006be6:	e010      	b.n	8006c0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006be8:	4b1e      	ldr	r3, [pc, #120]	@ (8006c64 <UART_SetConfig+0x56c>)
 8006bea:	61fb      	str	r3, [r7, #28]
        break;
 8006bec:	e00d      	b.n	8006c0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bee:	f7fd ff9b 	bl	8004b28 <HAL_RCC_GetSysClockFreq>
 8006bf2:	61f8      	str	r0, [r7, #28]
        break;
 8006bf4:	e009      	b.n	8006c0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bfa:	61fb      	str	r3, [r7, #28]
        break;
 8006bfc:	e005      	b.n	8006c0a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006c08:	bf00      	nop
    }

    if (pclk != 0U)
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d019      	beq.n	8006c44 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	085a      	lsrs	r2, r3, #1
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	441a      	add	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c22:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	2b0f      	cmp	r3, #15
 8006c28:	d909      	bls.n	8006c3e <UART_SetConfig+0x546>
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c30:	d205      	bcs.n	8006c3e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	60da      	str	r2, [r3, #12]
 8006c3c:	e002      	b.n	8006c44 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006c50:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3728      	adds	r7, #40	@ 0x28
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c5e:	bf00      	nop
 8006c60:	40008000 	.word	0x40008000
 8006c64:	00f42400 	.word	0x00f42400

08006c68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c74:	f003 0308 	and.w	r3, r3, #8
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00a      	beq.n	8006c92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	430a      	orrs	r2, r1
 8006c90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c96:	f003 0301 	and.w	r3, r3, #1
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00a      	beq.n	8006cb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	430a      	orrs	r2, r1
 8006cb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb8:	f003 0302 	and.w	r3, r3, #2
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d00a      	beq.n	8006cd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	430a      	orrs	r2, r1
 8006cd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cda:	f003 0304 	and.w	r3, r3, #4
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d00a      	beq.n	8006cf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	430a      	orrs	r2, r1
 8006cf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cfc:	f003 0310 	and.w	r3, r3, #16
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d00a      	beq.n	8006d1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	430a      	orrs	r2, r1
 8006d18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d1e:	f003 0320 	and.w	r3, r3, #32
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00a      	beq.n	8006d3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d01a      	beq.n	8006d7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	430a      	orrs	r2, r1
 8006d5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d66:	d10a      	bne.n	8006d7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	430a      	orrs	r2, r1
 8006d7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00a      	beq.n	8006da0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	605a      	str	r2, [r3, #4]
  }
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b098      	sub	sp, #96	@ 0x60
 8006db0:	af02      	add	r7, sp, #8
 8006db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006dbc:	f7fc fcec 	bl	8003798 <HAL_GetTick>
 8006dc0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0308 	and.w	r3, r3, #8
 8006dcc:	2b08      	cmp	r3, #8
 8006dce:	d12e      	bne.n	8006e2e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dd0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 f88c 	bl	8006efc <UART_WaitOnFlagUntilTimeout>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d021      	beq.n	8006e2e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	461a      	mov	r2, r3
 8006e06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e08:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e0a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1e6      	bne.n	8006dea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2220      	movs	r2, #32
 8006e20:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e062      	b.n	8006ef4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 0304 	and.w	r3, r3, #4
 8006e38:	2b04      	cmp	r3, #4
 8006e3a:	d149      	bne.n	8006ed0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e40:	9300      	str	r3, [sp, #0]
 8006e42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e44:	2200      	movs	r2, #0
 8006e46:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f856 	bl	8006efc <UART_WaitOnFlagUntilTimeout>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d03c      	beq.n	8006ed0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5e:	e853 3f00 	ldrex	r3, [r3]
 8006e62:	623b      	str	r3, [r7, #32]
   return(result);
 8006e64:	6a3b      	ldr	r3, [r7, #32]
 8006e66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	461a      	mov	r2, r3
 8006e72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e74:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e76:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e7c:	e841 2300 	strex	r3, r2, [r1]
 8006e80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1e6      	bne.n	8006e56 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	3308      	adds	r3, #8
 8006e8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	e853 3f00 	ldrex	r3, [r3]
 8006e96:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f023 0301 	bic.w	r3, r3, #1
 8006e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3308      	adds	r3, #8
 8006ea6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ea8:	61fa      	str	r2, [r7, #28]
 8006eaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	69b9      	ldr	r1, [r7, #24]
 8006eae:	69fa      	ldr	r2, [r7, #28]
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e5      	bne.n	8006e88 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e011      	b.n	8006ef4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2220      	movs	r2, #32
 8006ed4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2220      	movs	r2, #32
 8006eda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006ef2:	2300      	movs	r3, #0
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3758      	adds	r7, #88	@ 0x58
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	603b      	str	r3, [r7, #0]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f0c:	e04f      	b.n	8006fae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f0e:	69bb      	ldr	r3, [r7, #24]
 8006f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f14:	d04b      	beq.n	8006fae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f16:	f7fc fc3f 	bl	8003798 <HAL_GetTick>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	69ba      	ldr	r2, [r7, #24]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d302      	bcc.n	8006f2c <UART_WaitOnFlagUntilTimeout+0x30>
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f2c:	2303      	movs	r3, #3
 8006f2e:	e04e      	b.n	8006fce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0304 	and.w	r3, r3, #4
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d037      	beq.n	8006fae <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2b80      	cmp	r3, #128	@ 0x80
 8006f42:	d034      	beq.n	8006fae <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	2b40      	cmp	r3, #64	@ 0x40
 8006f48:	d031      	beq.n	8006fae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	69db      	ldr	r3, [r3, #28]
 8006f50:	f003 0308 	and.w	r3, r3, #8
 8006f54:	2b08      	cmp	r3, #8
 8006f56:	d110      	bne.n	8006f7a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2208      	movs	r2, #8
 8006f5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f000 f838 	bl	8006fd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2208      	movs	r2, #8
 8006f6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e029      	b.n	8006fce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	69db      	ldr	r3, [r3, #28]
 8006f80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f88:	d111      	bne.n	8006fae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f94:	68f8      	ldr	r0, [r7, #12]
 8006f96:	f000 f81e 	bl	8006fd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2220      	movs	r2, #32
 8006f9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	e00f      	b.n	8006fce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	69da      	ldr	r2, [r3, #28]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4013      	ands	r3, r2
 8006fb8:	68ba      	ldr	r2, [r7, #8]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	bf0c      	ite	eq
 8006fbe:	2301      	moveq	r3, #1
 8006fc0:	2300      	movne	r3, #0
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	79fb      	ldrb	r3, [r7, #7]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d0a0      	beq.n	8006f0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b095      	sub	sp, #84	@ 0x54
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fe6:	e853 3f00 	ldrex	r3, [r3]
 8006fea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ffc:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ffe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007000:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007002:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007004:	e841 2300 	strex	r3, r2, [r1]
 8007008:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800700a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800700c:	2b00      	cmp	r3, #0
 800700e:	d1e6      	bne.n	8006fde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	3308      	adds	r3, #8
 8007016:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007018:	6a3b      	ldr	r3, [r7, #32]
 800701a:	e853 3f00 	ldrex	r3, [r3]
 800701e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	f023 0301 	bic.w	r3, r3, #1
 8007026:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	3308      	adds	r3, #8
 800702e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007030:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007032:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007034:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007036:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007038:	e841 2300 	strex	r3, r2, [r1]
 800703c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800703e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007040:	2b00      	cmp	r3, #0
 8007042:	d1e5      	bne.n	8007010 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007048:	2b01      	cmp	r3, #1
 800704a:	d118      	bne.n	800707e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	e853 3f00 	ldrex	r3, [r3]
 8007058:	60bb      	str	r3, [r7, #8]
   return(result);
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	f023 0310 	bic.w	r3, r3, #16
 8007060:	647b      	str	r3, [r7, #68]	@ 0x44
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	461a      	mov	r2, r3
 8007068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800706a:	61bb      	str	r3, [r7, #24]
 800706c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706e:	6979      	ldr	r1, [r7, #20]
 8007070:	69ba      	ldr	r2, [r7, #24]
 8007072:	e841 2300 	strex	r3, r2, [r1]
 8007076:	613b      	str	r3, [r7, #16]
   return(result);
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1e6      	bne.n	800704c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2220      	movs	r2, #32
 8007082:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007092:	bf00      	nop
 8007094:	3754      	adds	r7, #84	@ 0x54
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr

0800709e <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b08c      	sub	sp, #48	@ 0x30
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	603b      	str	r3, [r7, #0]
 80070a6:	4603      	mov	r3, r0
 80070a8:	71fb      	strb	r3, [r7, #7]
 80070aa:	460b      	mov	r3, r1
 80070ac:	71bb      	strb	r3, [r7, #6]
 80070ae:	4613      	mov	r3, r2
 80070b0:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 80070b2:	79fb      	ldrb	r3, [r7, #7]
 80070b4:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 80070b6:	79bb      	ldrb	r3, [r7, #6]
 80070b8:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 80070ba:	797b      	ldrb	r3, [r7, #5]
 80070bc:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80070be:	f107 030c 	add.w	r3, r7, #12
 80070c2:	2207      	movs	r2, #7
 80070c4:	2100      	movs	r1, #0
 80070c6:	4618      	mov	r0, r3
 80070c8:	f001 fad5 	bl	8008676 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80070cc:	f107 0318 	add.w	r3, r7, #24
 80070d0:	2218      	movs	r2, #24
 80070d2:	2100      	movs	r1, #0
 80070d4:	4618      	mov	r0, r3
 80070d6:	f001 face 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80070da:	233f      	movs	r3, #63	@ 0x3f
 80070dc:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 80070de:	238a      	movs	r3, #138	@ 0x8a
 80070e0:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 80070e2:	f107 0314 	add.w	r3, r7, #20
 80070e6:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 80070e8:	2303      	movs	r3, #3
 80070ea:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 80070ec:	f107 030c 	add.w	r3, r7, #12
 80070f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 80070f2:	2307      	movs	r3, #7
 80070f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80070f6:	f107 0318 	add.w	r3, r7, #24
 80070fa:	2100      	movs	r1, #0
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 fea1 	bl	8007e44 <hci_send_req>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	da01      	bge.n	800710c <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8007108:	23ff      	movs	r3, #255	@ 0xff
 800710a:	e014      	b.n	8007136 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800710c:	7b3b      	ldrb	r3, [r7, #12]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d001      	beq.n	8007116 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8007112:	7b3b      	ldrb	r3, [r7, #12]
 8007114:	e00f      	b.n	8007136 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8007116:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 800711a:	b29a      	uxth	r2, r3
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8007120:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8007124:	b29a      	uxth	r2, r3
 8007126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007128:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800712a:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800712e:	b29a      	uxth	r2, r3
 8007130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007132:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3730      	adds	r7, #48	@ 0x30
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b08e      	sub	sp, #56	@ 0x38
 8007142:	af00      	add	r7, sp, #0
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
 8007148:	603b      	str	r3, [r7, #0]
 800714a:	4603      	mov	r3, r0
 800714c:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 800714e:	7bfb      	ldrb	r3, [r7, #15]
 8007150:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007152:	f107 0314 	add.w	r3, r7, #20
 8007156:	2207      	movs	r2, #7
 8007158:	2100      	movs	r1, #0
 800715a:	4618      	mov	r0, r3
 800715c:	f001 fa8b 	bl	8008676 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007160:	f107 0320 	add.w	r3, r7, #32
 8007164:	2218      	movs	r2, #24
 8007166:	2100      	movs	r1, #0
 8007168:	4618      	mov	r0, r3
 800716a:	f001 fa84 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800716e:	233f      	movs	r3, #63	@ 0x3f
 8007170:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 8007172:	238a      	movs	r3, #138	@ 0x8a
 8007174:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 8007176:	f107 031c 	add.w	r3, r7, #28
 800717a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 800717c:	2301      	movs	r3, #1
 800717e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8007180:	f107 0314 	add.w	r3, r7, #20
 8007184:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8007186:	2307      	movs	r3, #7
 8007188:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800718a:	f107 0320 	add.w	r3, r7, #32
 800718e:	2100      	movs	r1, #0
 8007190:	4618      	mov	r0, r3
 8007192:	f000 fe57 	bl	8007e44 <hci_send_req>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	da01      	bge.n	80071a0 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 800719c:	23ff      	movs	r3, #255	@ 0xff
 800719e:	e014      	b.n	80071ca <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 80071a0:	7d3b      	ldrb	r3, [r7, #20]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d001      	beq.n	80071aa <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 80071a6:	7d3b      	ldrb	r3, [r7, #20]
 80071a8:	e00f      	b.n	80071ca <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 80071aa:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 80071ae:	b29a      	uxth	r2, r3
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80071b4:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80071be:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 80071c2:	b29a      	uxth	r2, r3
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80071c8:	2300      	movs	r3, #0
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3738      	adds	r7, #56	@ 0x38
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 80071d2:	b590      	push	{r4, r7, lr}
 80071d4:	b095      	sub	sp, #84	@ 0x54
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	4604      	mov	r4, r0
 80071da:	4608      	mov	r0, r1
 80071dc:	4611      	mov	r1, r2
 80071de:	461a      	mov	r2, r3
 80071e0:	4623      	mov	r3, r4
 80071e2:	71fb      	strb	r3, [r7, #7]
 80071e4:	4603      	mov	r3, r0
 80071e6:	80bb      	strh	r3, [r7, #4]
 80071e8:	460b      	mov	r3, r1
 80071ea:	807b      	strh	r3, [r7, #2]
 80071ec:	4613      	mov	r3, r2
 80071ee:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 80071f0:	2300      	movs	r3, #0
 80071f2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14u) > sizeof(buffer))
 80071f6:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80071fa:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80071fe:	4413      	add	r3, r2
 8007200:	330e      	adds	r3, #14
 8007202:	2b28      	cmp	r3, #40	@ 0x28
 8007204:	d901      	bls.n	800720a <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8007206:	2342      	movs	r3, #66	@ 0x42
 8007208:	e0c9      	b.n	800739e <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 800720a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800720e:	3350      	adds	r3, #80	@ 0x50
 8007210:	443b      	add	r3, r7
 8007212:	79fa      	ldrb	r2, [r7, #7]
 8007214:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8007218:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800721c:	3301      	adds	r3, #1
 800721e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8007222:	88bb      	ldrh	r3, [r7, #4]
 8007224:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8007226:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800722a:	f107 0208 	add.w	r2, r7, #8
 800722e:	4413      	add	r3, r2
 8007230:	88ba      	ldrh	r2, [r7, #4]
 8007232:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8007234:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007238:	3302      	adds	r3, #2
 800723a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800723e:	887b      	ldrh	r3, [r7, #2]
 8007240:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8007242:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007246:	f107 0208 	add.w	r2, r7, #8
 800724a:	4413      	add	r3, r2
 800724c:	887a      	ldrh	r2, [r7, #2]
 800724e:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8007250:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007254:	3302      	adds	r3, #2
 8007256:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 800725a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800725e:	3350      	adds	r3, #80	@ 0x50
 8007260:	443b      	add	r3, r7
 8007262:	79ba      	ldrb	r2, [r7, #6]
 8007264:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8007268:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800726c:	3301      	adds	r3, #1
 800726e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 8007272:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007276:	3350      	adds	r3, #80	@ 0x50
 8007278:	443b      	add	r3, r7
 800727a:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800727e:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8007282:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007286:	3301      	adds	r3, #1
 8007288:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 800728c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007290:	3350      	adds	r3, #80	@ 0x50
 8007292:	443b      	add	r3, r7
 8007294:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8007298:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800729c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80072a0:	3301      	adds	r3, #1
 80072a2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 80072a6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80072aa:	f107 0208 	add.w	r2, r7, #8
 80072ae:	4413      	add	r3, r2
 80072b0:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80072b4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80072b6:	4618      	mov	r0, r3
 80072b8:	f001 fa59 	bl	800876e <memcpy>
  indx +=  LocalNameLen;
 80072bc:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80072c0:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80072c4:	4413      	add	r3, r2
 80072c6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 80072ca:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80072ce:	3350      	adds	r3, #80	@ 0x50
 80072d0:	443b      	add	r3, r7
 80072d2:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 80072d6:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80072da:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80072de:	3301      	adds	r3, #1
 80072e0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 80072e4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80072e8:	f107 0208 	add.w	r2, r7, #8
 80072ec:	4413      	add	r3, r2
 80072ee:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 80072f2:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80072f4:	4618      	mov	r0, r3
 80072f6:	f001 fa3a 	bl	800876e <memcpy>
  indx +=  ServiceUUIDLen;  
 80072fa:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80072fe:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8007302:	4413      	add	r3, r2
 8007304:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8007308:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800730c:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8007310:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007314:	f107 0208 	add.w	r2, r7, #8
 8007318:	4413      	add	r3, r2
 800731a:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800731e:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8007320:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007324:	3302      	adds	r3, #2
 8007326:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800732a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800732e:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8007332:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007336:	f107 0208 	add.w	r2, r7, #8
 800733a:	4413      	add	r3, r2
 800733c:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 8007340:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8007342:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007346:	3302      	adds	r3, #2
 8007348:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800734c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007350:	2218      	movs	r2, #24
 8007352:	2100      	movs	r1, #0
 8007354:	4618      	mov	r0, r3
 8007356:	f001 f98e 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800735a:	233f      	movs	r3, #63	@ 0x3f
 800735c:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800735e:	2383      	movs	r3, #131	@ 0x83
 8007360:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 8007362:	f107 0308 	add.w	r3, r7, #8
 8007366:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 8007368:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800736c:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800736e:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 8007372:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 8007374:	2301      	movs	r3, #1
 8007376:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 8007378:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800737c:	2100      	movs	r1, #0
 800737e:	4618      	mov	r0, r3
 8007380:	f000 fd60 	bl	8007e44 <hci_send_req>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	da01      	bge.n	800738e <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 800738a:	23ff      	movs	r3, #255	@ 0xff
 800738c:	e007      	b.n	800739e <aci_gap_set_discoverable+0x1cc>

  if (status) {
 800738e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007392:	2b00      	cmp	r3, #0
 8007394:	d002      	beq.n	800739c <aci_gap_set_discoverable+0x1ca>
    return status;
 8007396:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800739a:	e000      	b.n	800739e <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3754      	adds	r7, #84	@ 0x54
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd90      	pop	{r4, r7, pc}

080073a6 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 80073a6:	b590      	push	{r4, r7, lr}
 80073a8:	b091      	sub	sp, #68	@ 0x44
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	603a      	str	r2, [r7, #0]
 80073ae:	461a      	mov	r2, r3
 80073b0:	4603      	mov	r3, r0
 80073b2:	71fb      	strb	r3, [r7, #7]
 80073b4:	460b      	mov	r3, r1
 80073b6:	71bb      	strb	r3, [r7, #6]
 80073b8:	4613      	mov	r3, r2
 80073ba:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 80073bc:	79fb      	ldrb	r3, [r7, #7]
 80073be:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 80073c0:	79bb      	ldrb	r3, [r7, #6]
 80073c2:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 80073c4:	79bb      	ldrb	r3, [r7, #6]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00a      	beq.n	80073e0 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 80073ca:	683a      	ldr	r2, [r7, #0]
 80073cc:	f107 030e 	add.w	r3, r7, #14
 80073d0:	6814      	ldr	r4, [r2, #0]
 80073d2:	6850      	ldr	r0, [r2, #4]
 80073d4:	6891      	ldr	r1, [r2, #8]
 80073d6:	68d2      	ldr	r2, [r2, #12]
 80073d8:	601c      	str	r4, [r3, #0]
 80073da:	6058      	str	r0, [r3, #4]
 80073dc:	6099      	str	r1, [r3, #8]
 80073de:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 80073e0:	797b      	ldrb	r3, [r7, #5]
 80073e2:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 80073e4:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80073e8:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 80073ea:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80073ee:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 80073f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073f4:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 80073f8:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80073fc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007400:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007404:	2218      	movs	r2, #24
 8007406:	2100      	movs	r1, #0
 8007408:	4618      	mov	r0, r3
 800740a:	f001 f934 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800740e:	233f      	movs	r3, #63	@ 0x3f
 8007410:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8007412:	2386      	movs	r3, #134	@ 0x86
 8007414:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 8007416:	f107 030c 	add.w	r3, r7, #12
 800741a:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 800741c:	231a      	movs	r3, #26
 800741e:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 8007420:	f107 030b 	add.w	r3, r7, #11
 8007424:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 8007426:	2301      	movs	r3, #1
 8007428:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 800742a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800742e:	2100      	movs	r1, #0
 8007430:	4618      	mov	r0, r3
 8007432:	f000 fd07 	bl	8007e44 <hci_send_req>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	da01      	bge.n	8007440 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800743c:	23ff      	movs	r3, #255	@ 0xff
 800743e:	e005      	b.n	800744c <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 8007440:	7afb      	ldrb	r3, [r7, #11]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d001      	beq.n	800744a <aci_gap_set_auth_requirement+0xa4>
    return status;
 8007446:	7afb      	ldrb	r3, [r7, #11]
 8007448:	e000      	b.n	800744c <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3744      	adds	r7, #68	@ 0x44
 8007450:	46bd      	mov	sp, r7
 8007452:	bd90      	pop	{r4, r7, pc}

08007454 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b092      	sub	sp, #72	@ 0x48
 8007458:	af00      	add	r7, sp, #0
 800745a:	4603      	mov	r3, r0
 800745c:	6039      	str	r1, [r7, #0]
 800745e:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 8007460:	2300      	movs	r3, #0
 8007462:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 8007466:	79fb      	ldrb	r3, [r7, #7]
 8007468:	2b1f      	cmp	r3, #31
 800746a:	d901      	bls.n	8007470 <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 800746c:	2342      	movs	r3, #66	@ 0x42
 800746e:	e03e      	b.n	80074ee <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 8007470:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007474:	3348      	adds	r3, #72	@ 0x48
 8007476:	443b      	add	r3, r7
 8007478:	79fa      	ldrb	r2, [r7, #7]
 800747a:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800747e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007482:	3301      	adds	r3, #1
 8007484:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 8007488:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800748c:	f107 0208 	add.w	r2, r7, #8
 8007490:	4413      	add	r3, r2
 8007492:	79fa      	ldrb	r2, [r7, #7]
 8007494:	6839      	ldr	r1, [r7, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	f001 f969 	bl	800876e <memcpy>
  indx +=  AdvLen;
 800749c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80074a0:	79fb      	ldrb	r3, [r7, #7]
 80074a2:	4413      	add	r3, r2
 80074a4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80074a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80074ac:	2218      	movs	r2, #24
 80074ae:	2100      	movs	r1, #0
 80074b0:	4618      	mov	r0, r3
 80074b2:	f001 f8e0 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80074b6:	233f      	movs	r3, #63	@ 0x3f
 80074b8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 80074ba:	238e      	movs	r3, #142	@ 0x8e
 80074bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 80074be:	f107 0308 	add.w	r3, r7, #8
 80074c2:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 80074c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80074c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 80074ca:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 80074ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 80074d0:	2301      	movs	r3, #1
 80074d2:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 80074d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80074d8:	2100      	movs	r1, #0
 80074da:	4618      	mov	r0, r3
 80074dc:	f000 fcb2 	bl	8007e44 <hci_send_req>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	da01      	bge.n	80074ea <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 80074e6:	23ff      	movs	r3, #255	@ 0xff
 80074e8:	e001      	b.n	80074ee <aci_gap_update_adv_data+0x9a>
    
  return status;
 80074ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3748      	adds	r7, #72	@ 0x48
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b088      	sub	sp, #32
 80074fa:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80074fc:	f107 0308 	add.w	r3, r7, #8
 8007500:	2218      	movs	r2, #24
 8007502:	2100      	movs	r1, #0
 8007504:	4618      	mov	r0, r3
 8007506:	f001 f8b6 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800750a:	233f      	movs	r3, #63	@ 0x3f
 800750c:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800750e:	f240 1301 	movw	r3, #257	@ 0x101
 8007512:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007514:	1dfb      	adds	r3, r7, #7
 8007516:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007518:	2301      	movs	r3, #1
 800751a:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800751c:	f107 0308 	add.w	r3, r7, #8
 8007520:	2100      	movs	r1, #0
 8007522:	4618      	mov	r0, r3
 8007524:	f000 fc8e 	bl	8007e44 <hci_send_req>
 8007528:	4603      	mov	r3, r0
 800752a:	2b00      	cmp	r3, #0
 800752c:	da01      	bge.n	8007532 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800752e:	23ff      	movs	r3, #255	@ 0xff
 8007530:	e000      	b.n	8007534 <aci_gatt_init+0x3e>

  return status;
 8007532:	79fb      	ldrb	r3, [r7, #7]
}
 8007534:	4618      	mov	r0, r3
 8007536:	3720      	adds	r7, #32
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b090      	sub	sp, #64	@ 0x40
 8007540:	af00      	add	r7, sp, #0
 8007542:	6039      	str	r1, [r7, #0]
 8007544:	4611      	mov	r1, r2
 8007546:	461a      	mov	r2, r3
 8007548:	4603      	mov	r3, r0
 800754a:	71fb      	strb	r3, [r7, #7]
 800754c:	460b      	mov	r3, r1
 800754e:	71bb      	strb	r3, [r7, #6]
 8007550:	4613      	mov	r3, r2
 8007552:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8007554:	2300      	movs	r3, #0
 8007556:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 800755a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800755e:	3340      	adds	r3, #64	@ 0x40
 8007560:	443b      	add	r3, r7
 8007562:	79fa      	ldrb	r2, [r7, #7]
 8007564:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8007568:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800756c:	3301      	adds	r3, #1
 800756e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8007572:	79fb      	ldrb	r3, [r7, #7]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d103      	bne.n	8007580 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 8007578:	2302      	movs	r3, #2
 800757a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800757e:	e002      	b.n	8007586 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 8007580:	2310      	movs	r3, #16
 8007582:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8007586:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800758a:	f107 020c 	add.w	r2, r7, #12
 800758e:	4413      	add	r3, r2
 8007590:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8007594:	6839      	ldr	r1, [r7, #0]
 8007596:	4618      	mov	r0, r3
 8007598:	f001 f8e9 	bl	800876e <memcpy>
  indx +=  uuid_len;
 800759c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80075a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80075a4:	4413      	add	r3, r2
 80075a6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 80075aa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80075ae:	3340      	adds	r3, #64	@ 0x40
 80075b0:	443b      	add	r3, r7
 80075b2:	79ba      	ldrb	r2, [r7, #6]
 80075b4:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80075b8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80075bc:	3301      	adds	r3, #1
 80075be:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 80075c2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80075c6:	3340      	adds	r3, #64	@ 0x40
 80075c8:	443b      	add	r3, r7
 80075ca:	797a      	ldrb	r2, [r7, #5]
 80075cc:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80075d0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80075d4:	3301      	adds	r3, #1
 80075d6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80075da:	f107 0320 	add.w	r3, r7, #32
 80075de:	2203      	movs	r2, #3
 80075e0:	2100      	movs	r1, #0
 80075e2:	4618      	mov	r0, r3
 80075e4:	f001 f847 	bl	8008676 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80075e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075ec:	2218      	movs	r2, #24
 80075ee:	2100      	movs	r1, #0
 80075f0:	4618      	mov	r0, r3
 80075f2:	f001 f840 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80075f6:	233f      	movs	r3, #63	@ 0x3f
 80075f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 80075fa:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80075fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 8007600:	f107 030c 	add.w	r3, r7, #12
 8007604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 8007606:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800760a:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800760c:	f107 0320 	add.w	r3, r7, #32
 8007610:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8007612:	2303      	movs	r3, #3
 8007614:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8007616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800761a:	2100      	movs	r1, #0
 800761c:	4618      	mov	r0, r3
 800761e:	f000 fc11 	bl	8007e44 <hci_send_req>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	da01      	bge.n	800762c <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 8007628:	23ff      	movs	r3, #255	@ 0xff
 800762a:	e00c      	b.n	8007646 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 800762c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <aci_gatt_add_serv+0xfe>
    return resp.status;
 8007634:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007638:	e005      	b.n	8007646 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 800763a:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 800763e:	b29a      	uxth	r2, r3
 8007640:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007642:	801a      	strh	r2, [r3, #0]

  return 0;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3740      	adds	r7, #64	@ 0x40
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 800764e:	b580      	push	{r7, lr}
 8007650:	b092      	sub	sp, #72	@ 0x48
 8007652:	af00      	add	r7, sp, #0
 8007654:	603a      	str	r2, [r7, #0]
 8007656:	461a      	mov	r2, r3
 8007658:	4603      	mov	r3, r0
 800765a:	80fb      	strh	r3, [r7, #6]
 800765c:	460b      	mov	r3, r1
 800765e:	717b      	strb	r3, [r7, #5]
 8007660:	4613      	mov	r3, r2
 8007662:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8007664:	2300      	movs	r3, #0
 8007666:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 800766a:	88fb      	ldrh	r3, [r7, #6]
 800766c:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 800766e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007672:	f107 020c 	add.w	r2, r7, #12
 8007676:	4413      	add	r3, r2
 8007678:	88fa      	ldrh	r2, [r7, #6]
 800767a:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800767c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007680:	3302      	adds	r3, #2
 8007682:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 8007686:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800768a:	3348      	adds	r3, #72	@ 0x48
 800768c:	443b      	add	r3, r7
 800768e:	797a      	ldrb	r2, [r7, #5]
 8007690:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8007694:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007698:	3301      	adds	r3, #1
 800769a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800769e:	797b      	ldrb	r3, [r7, #5]
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d103      	bne.n	80076ac <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 80076a4:	2302      	movs	r3, #2
 80076a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80076aa:	e002      	b.n	80076b2 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 80076ac:	2310      	movs	r3, #16
 80076ae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 80076b2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80076b6:	f107 020c 	add.w	r2, r7, #12
 80076ba:	4413      	add	r3, r2
 80076bc:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80076c0:	6839      	ldr	r1, [r7, #0]
 80076c2:	4618      	mov	r0, r3
 80076c4:	f001 f853 	bl	800876e <memcpy>
  indx +=  uuid_len;
 80076c8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80076cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80076d0:	4413      	add	r3, r2
 80076d2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 80076d6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80076da:	3348      	adds	r3, #72	@ 0x48
 80076dc:	443b      	add	r3, r7
 80076de:	793a      	ldrb	r2, [r7, #4]
 80076e0:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80076e4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80076e8:	3301      	adds	r3, #1
 80076ea:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 80076ee:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80076f2:	3348      	adds	r3, #72	@ 0x48
 80076f4:	443b      	add	r3, r7
 80076f6:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80076fa:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80076fe:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007702:	3301      	adds	r3, #1
 8007704:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 8007708:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800770c:	3348      	adds	r3, #72	@ 0x48
 800770e:	443b      	add	r3, r7
 8007710:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8007714:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8007718:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800771c:	3301      	adds	r3, #1
 800771e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 8007722:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007726:	3348      	adds	r3, #72	@ 0x48
 8007728:	443b      	add	r3, r7
 800772a:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800772e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8007732:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007736:	3301      	adds	r3, #1
 8007738:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 800773c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007740:	3348      	adds	r3, #72	@ 0x48
 8007742:	443b      	add	r3, r7
 8007744:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8007748:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800774c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007750:	3301      	adds	r3, #1
 8007752:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 8007756:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800775a:	3348      	adds	r3, #72	@ 0x48
 800775c:	443b      	add	r3, r7
 800775e:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8007762:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8007766:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800776a:	3301      	adds	r3, #1
 800776c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007770:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007774:	2203      	movs	r2, #3
 8007776:	2100      	movs	r1, #0
 8007778:	4618      	mov	r0, r3
 800777a:	f000 ff7c 	bl	8008676 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800777e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007782:	2218      	movs	r2, #24
 8007784:	2100      	movs	r1, #0
 8007786:	4618      	mov	r0, r3
 8007788:	f000 ff75 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800778c:	233f      	movs	r3, #63	@ 0x3f
 800778e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8007790:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8007794:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 8007796:	f107 030c 	add.w	r3, r7, #12
 800779a:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800779c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80077a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 80077a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80077a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 80077a8:	2303      	movs	r3, #3
 80077aa:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 80077ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80077b0:	2100      	movs	r1, #0
 80077b2:	4618      	mov	r0, r3
 80077b4:	f000 fb46 	bl	8007e44 <hci_send_req>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	da01      	bge.n	80077c2 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 80077be:	23ff      	movs	r3, #255	@ 0xff
 80077c0:	e00c      	b.n	80077dc <aci_gatt_add_char+0x18e>

  if (resp.status) {
 80077c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d002      	beq.n	80077d0 <aci_gatt_add_char+0x182>
    return resp.status;
 80077ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80077ce:	e005      	b.n	80077dc <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 80077d0:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077d8:	801a      	strh	r2, [r3, #0]

  return 0;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3748      	adds	r7, #72	@ 0x48
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 80077e4:	b590      	push	{r4, r7, lr}
 80077e6:	b0ab      	sub	sp, #172	@ 0xac
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	4604      	mov	r4, r0
 80077ec:	4608      	mov	r0, r1
 80077ee:	4611      	mov	r1, r2
 80077f0:	461a      	mov	r2, r3
 80077f2:	4623      	mov	r3, r4
 80077f4:	80fb      	strh	r3, [r7, #6]
 80077f6:	4603      	mov	r3, r0
 80077f8:	80bb      	strh	r3, [r7, #4]
 80077fa:	460b      	mov	r3, r1
 80077fc:	70fb      	strb	r3, [r7, #3]
 80077fe:	4613      	mov	r3, r2
 8007800:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8007802:	2300      	movs	r3, #0
 8007804:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8007808:	78bb      	ldrb	r3, [r7, #2]
 800780a:	2b7a      	cmp	r3, #122	@ 0x7a
 800780c:	d901      	bls.n	8007812 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800780e:	2342      	movs	r3, #66	@ 0x42
 8007810:	e074      	b.n	80078fc <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 8007812:	88fb      	ldrh	r3, [r7, #6]
 8007814:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8007816:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800781a:	f107 0208 	add.w	r2, r7, #8
 800781e:	4413      	add	r3, r2
 8007820:	88fa      	ldrh	r2, [r7, #6]
 8007822:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8007824:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8007828:	3302      	adds	r3, #2
 800782a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 800782e:	88bb      	ldrh	r3, [r7, #4]
 8007830:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8007832:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8007836:	f107 0208 	add.w	r2, r7, #8
 800783a:	4413      	add	r3, r2
 800783c:	88ba      	ldrh	r2, [r7, #4]
 800783e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8007840:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8007844:	3302      	adds	r3, #2
 8007846:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 800784a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800784e:	33a8      	adds	r3, #168	@ 0xa8
 8007850:	443b      	add	r3, r7
 8007852:	78fa      	ldrb	r2, [r7, #3]
 8007854:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8007858:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800785c:	3301      	adds	r3, #1
 800785e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 8007862:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8007866:	33a8      	adds	r3, #168	@ 0xa8
 8007868:	443b      	add	r3, r7
 800786a:	78ba      	ldrb	r2, [r7, #2]
 800786c:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8007870:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8007874:	3301      	adds	r3, #1
 8007876:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800787a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800787e:	f107 0208 	add.w	r2, r7, #8
 8007882:	4413      	add	r3, r2
 8007884:	78ba      	ldrb	r2, [r7, #2]
 8007886:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800788a:	4618      	mov	r0, r3
 800788c:	f000 ff6f 	bl	800876e <memcpy>
  indx +=  charValueLen;
 8007890:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8007894:	78bb      	ldrb	r3, [r7, #2]
 8007896:	4413      	add	r3, r2
 8007898:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800789c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80078a0:	2218      	movs	r2, #24
 80078a2:	2100      	movs	r1, #0
 80078a4:	4618      	mov	r0, r3
 80078a6:	f000 fee6 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80078aa:	233f      	movs	r3, #63	@ 0x3f
 80078ac:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 80078b0:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80078b4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 80078b8:	f107 0308 	add.w	r3, r7, #8
 80078bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 80078c0:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80078c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 80078c8:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 80078cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 80078d0:	2301      	movs	r3, #1
 80078d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 80078d6:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80078da:	2100      	movs	r1, #0
 80078dc:	4618      	mov	r0, r3
 80078de:	f000 fab1 	bl	8007e44 <hci_send_req>
 80078e2:	4603      	mov	r3, r0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	da01      	bge.n	80078ec <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 80078e8:	23ff      	movs	r3, #255	@ 0xff
 80078ea:	e007      	b.n	80078fc <aci_gatt_update_char_value+0x118>

  if (status) {
 80078ec:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <aci_gatt_update_char_value+0x116>
    return status;
 80078f4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80078f8:	e000      	b.n	80078fc <aci_gatt_update_char_value+0x118>
  }

  return 0;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	37ac      	adds	r7, #172	@ 0xac
 8007900:	46bd      	mov	sp, r7
 8007902:	bd90      	pop	{r4, r7, pc}

08007904 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b08a      	sub	sp, #40	@ 0x28
 8007908:	af00      	add	r7, sp, #0
 800790a:	4603      	mov	r3, r0
 800790c:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 800790e:	88fb      	ldrh	r3, [r7, #6]
 8007910:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 8007912:	f107 0310 	add.w	r3, r7, #16
 8007916:	2218      	movs	r2, #24
 8007918:	2100      	movs	r1, #0
 800791a:	4618      	mov	r0, r3
 800791c:	f000 feab 	bl	8008676 <memset>
    rq.ogf = OGF_VENDOR_CMD;
 8007920:	233f      	movs	r3, #63	@ 0x3f
 8007922:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 8007924:	f240 1327 	movw	r3, #295	@ 0x127
 8007928:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 800792a:	f107 030c 	add.w	r3, r7, #12
 800792e:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 8007930:	2302      	movs	r3, #2
 8007932:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 8007934:	f107 030b 	add.w	r3, r7, #11
 8007938:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 800793a:	2301      	movs	r3, #1
 800793c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 800793e:	f107 0310 	add.w	r3, r7, #16
 8007942:	2100      	movs	r1, #0
 8007944:	4618      	mov	r0, r3
 8007946:	f000 fa7d 	bl	8007e44 <hci_send_req>
 800794a:	4603      	mov	r3, r0
 800794c:	2b00      	cmp	r3, #0
 800794e:	da01      	bge.n	8007954 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 8007950:	23ff      	movs	r3, #255	@ 0xff
 8007952:	e000      	b.n	8007956 <aci_gatt_allow_read+0x52>

    return status;
 8007954:	7afb      	ldrb	r3, [r7, #11]
}
 8007956:	4618      	mov	r0, r3
 8007958:	3728      	adds	r7, #40	@ 0x28
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}

0800795e <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800795e:	b580      	push	{r7, lr}
 8007960:	b0ac      	sub	sp, #176	@ 0xb0
 8007962:	af00      	add	r7, sp, #0
 8007964:	60ba      	str	r2, [r7, #8]
 8007966:	607b      	str	r3, [r7, #4]
 8007968:	4603      	mov	r3, r0
 800796a:	73fb      	strb	r3, [r7, #15]
 800796c:	460b      	mov	r3, r1
 800796e:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 8007970:	7bfb      	ldrb	r3, [r7, #15]
 8007972:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007976:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800797a:	2218      	movs	r2, #24
 800797c:	2100      	movs	r1, #0
 800797e:	4618      	mov	r0, r3
 8007980:	f000 fe79 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8007984:	233f      	movs	r3, #63	@ 0x3f
 8007986:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800798a:	230d      	movs	r3, #13
 800798c:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 8007990:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8007994:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 8007998:	2301      	movs	r3, #1
 800799a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 800799e:	f107 0314 	add.w	r3, r7, #20
 80079a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 80079a6:	2380      	movs	r3, #128	@ 0x80
 80079a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 80079ac:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80079b0:	2100      	movs	r1, #0
 80079b2:	4618      	mov	r0, r3
 80079b4:	f000 fa46 	bl	8007e44 <hci_send_req>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	da01      	bge.n	80079c2 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 80079be:	23ff      	movs	r3, #255	@ 0xff
 80079c0:	e01e      	b.n	8007a00 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 80079c2:	7d3b      	ldrb	r3, [r7, #20]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d001      	beq.n	80079cc <aci_hal_read_config_data+0x6e>
    return rp.status;
 80079c8:	7d3b      	ldrb	r3, [r7, #20]
 80079ca:	e019      	b.n	8007a00 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 80079cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	3b01      	subs	r3, #1
 80079d4:	b2da      	uxtb	r2, r3
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	461a      	mov	r2, r3
 80079e0:	89bb      	ldrh	r3, [r7, #12]
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d201      	bcs.n	80079ea <aci_hal_read_config_data+0x8c>
 80079e6:	89ba      	ldrh	r2, [r7, #12]
 80079e8:	e002      	b.n	80079f0 <aci_hal_read_config_data+0x92>
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	461a      	mov	r2, r3
 80079f0:	f107 0314 	add.w	r3, r7, #20
 80079f4:	3301      	adds	r3, #1
 80079f6:	4619      	mov	r1, r3
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 feb8 	bl	800876e <memcpy>
  
  return 0;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	37b0      	adds	r7, #176	@ 0xb0
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b08a      	sub	sp, #40	@ 0x28
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	4603      	mov	r3, r0
 8007a10:	460a      	mov	r2, r1
 8007a12:	71fb      	strb	r3, [r7, #7]
 8007a14:	4613      	mov	r3, r2
 8007a16:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 8007a18:	79fb      	ldrb	r3, [r7, #7]
 8007a1a:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8007a1c:	79bb      	ldrb	r3, [r7, #6]
 8007a1e:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007a20:	f107 0310 	add.w	r3, r7, #16
 8007a24:	2218      	movs	r2, #24
 8007a26:	2100      	movs	r1, #0
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f000 fe24 	bl	8008676 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8007a2e:	233f      	movs	r3, #63	@ 0x3f
 8007a30:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8007a32:	230f      	movs	r3, #15
 8007a34:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8007a36:	f107 030c 	add.w	r3, r7, #12
 8007a3a:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8007a3c:	2302      	movs	r3, #2
 8007a3e:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8007a40:	f107 030b 	add.w	r3, r7, #11
 8007a44:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8007a46:	2301      	movs	r3, #1
 8007a48:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8007a4a:	f107 0310 	add.w	r3, r7, #16
 8007a4e:	2100      	movs	r1, #0
 8007a50:	4618      	mov	r0, r3
 8007a52:	f000 f9f7 	bl	8007e44 <hci_send_req>
 8007a56:	4603      	mov	r3, r0
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	da01      	bge.n	8007a60 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8007a5c:	23ff      	movs	r3, #255	@ 0xff
 8007a5e:	e000      	b.n	8007a62 <aci_hal_set_tx_power_level+0x5a>

  return status;
 8007a60:	7afb      	ldrb	r3, [r7, #11]
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3728      	adds	r7, #40	@ 0x28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8007a6a:	b590      	push	{r4, r7, lr}
 8007a6c:	b089      	sub	sp, #36	@ 0x24
 8007a6e:	af02      	add	r7, sp, #8
 8007a70:	6078      	str	r0, [r7, #4]
 8007a72:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8007a74:	f107 0410 	add.w	r4, r7, #16
 8007a78:	f107 0215 	add.w	r2, r7, #21
 8007a7c:	f107 0112 	add.w	r1, r7, #18
 8007a80:	f107 0016 	add.w	r0, r7, #22
 8007a84:	f107 030e 	add.w	r3, r7, #14
 8007a88:	9300      	str	r3, [sp, #0]
 8007a8a:	4623      	mov	r3, r4
 8007a8c:	f000 f851 	bl	8007b32 <hci_le_read_local_version>
 8007a90:	4603      	mov	r3, r0
 8007a92:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8007a94:	7dfb      	ldrb	r3, [r7, #23]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d124      	bne.n	8007ae4 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 8007a9a:	8a7b      	ldrh	r3, [r7, #18]
 8007a9c:	0a1b      	lsrs	r3, r3, #8
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	b2da      	uxtb	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8007aa6:	8a7b      	ldrh	r3, [r7, #18]
 8007aa8:	021b      	lsls	r3, r3, #8
 8007aaa:	b29a      	uxth	r2, r3
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	881b      	ldrh	r3, [r3, #0]
 8007ab4:	b21a      	sxth	r2, r3
 8007ab6:	89fb      	ldrh	r3, [r7, #14]
 8007ab8:	b21b      	sxth	r3, r3
 8007aba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007abe:	b21b      	sxth	r3, r3
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	b21b      	sxth	r3, r3
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	881b      	ldrh	r3, [r3, #0]
 8007ace:	b21a      	sxth	r2, r3
 8007ad0:	89fb      	ldrh	r3, [r7, #14]
 8007ad2:	b21b      	sxth	r3, r3
 8007ad4:	f003 030f 	and.w	r3, r3, #15
 8007ad8:	b21b      	sxth	r3, r3
 8007ada:	4313      	orrs	r3, r2
 8007adc:	b21b      	sxth	r3, r3
 8007ade:	b29a      	uxth	r2, r3
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8007ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	371c      	adds	r7, #28
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd90      	pop	{r4, r7, pc}

08007aee <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b088      	sub	sp, #32
 8007af2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007af4:	f107 0308 	add.w	r3, r7, #8
 8007af8:	2218      	movs	r2, #24
 8007afa:	2100      	movs	r1, #0
 8007afc:	4618      	mov	r0, r3
 8007afe:	f000 fdba 	bl	8008676 <memset>
  rq.ogf = OGF_HOST_CTL;
 8007b02:	2303      	movs	r3, #3
 8007b04:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8007b06:	2303      	movs	r3, #3
 8007b08:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007b0a:	1dfb      	adds	r3, r7, #7
 8007b0c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007b12:	f107 0308 	add.w	r3, r7, #8
 8007b16:	2100      	movs	r1, #0
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f000 f993 	bl	8007e44 <hci_send_req>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	da01      	bge.n	8007b28 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8007b24:	23ff      	movs	r3, #255	@ 0xff
 8007b26:	e000      	b.n	8007b2a <hci_reset+0x3c>
  
  return status;  
 8007b28:	79fb      	ldrb	r3, [r7, #7]
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3720      	adds	r7, #32
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b08e      	sub	sp, #56	@ 0x38
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	60f8      	str	r0, [r7, #12]
 8007b3a:	60b9      	str	r1, [r7, #8]
 8007b3c:	607a      	str	r2, [r7, #4]
 8007b3e:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007b40:	f107 0314 	add.w	r3, r7, #20
 8007b44:	2209      	movs	r2, #9
 8007b46:	2100      	movs	r1, #0
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f000 fd94 	bl	8008676 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007b4e:	f107 0320 	add.w	r3, r7, #32
 8007b52:	2218      	movs	r2, #24
 8007b54:	2100      	movs	r1, #0
 8007b56:	4618      	mov	r0, r3
 8007b58:	f000 fd8d 	bl	8008676 <memset>
  rq.ogf = OGF_INFO_PARAM;
 8007b5c:	2304      	movs	r3, #4
 8007b5e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8007b60:	2301      	movs	r3, #1
 8007b62:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 8007b64:	2300      	movs	r3, #0
 8007b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8007b6c:	f107 0314 	add.w	r3, r7, #20
 8007b70:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8007b72:	2309      	movs	r3, #9
 8007b74:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007b76:	f107 0320 	add.w	r3, r7, #32
 8007b7a:	2100      	movs	r1, #0
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f000 f961 	bl	8007e44 <hci_send_req>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	da01      	bge.n	8007b8c <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8007b88:	23ff      	movs	r3, #255	@ 0xff
 8007b8a:	e018      	b.n	8007bbe <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8007b8c:	7d3b      	ldrb	r3, [r7, #20]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <hci_le_read_local_version+0x64>
    return resp.status;
 8007b92:	7d3b      	ldrb	r3, [r7, #20]
 8007b94:	e013      	b.n	8007bbe <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8007b96:	7d7a      	ldrb	r2, [r7, #21]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8007b9c:	8afa      	ldrh	r2, [r7, #22]
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8007ba2:	7e3a      	ldrb	r2, [r7, #24]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8007ba8:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8007bac:	b29a      	uxth	r2, r3
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8007bb2:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8007bb6:	b29a      	uxth	r2, r3
 8007bb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bba:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8007bbc:	2300      	movs	r3, #0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3738      	adds	r7, #56	@ 0x38
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b092      	sub	sp, #72	@ 0x48
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	4603      	mov	r3, r0
 8007bce:	6039      	str	r1, [r7, #0]
 8007bd0:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8007bd2:	f107 0310 	add.w	r3, r7, #16
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	2100      	movs	r1, #0
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f000 fd4b 	bl	8008676 <memset>
  scan_resp_cp.length = length;
 8007be0:	79fb      	ldrb	r3, [r7, #7]
 8007be2:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8007be4:	79fb      	ldrb	r3, [r7, #7]
 8007be6:	2b1f      	cmp	r3, #31
 8007be8:	bf28      	it	cs
 8007bea:	231f      	movcs	r3, #31
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	461a      	mov	r2, r3
 8007bf0:	f107 0310 	add.w	r3, r7, #16
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	6839      	ldr	r1, [r7, #0]
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f000 fdb8 	bl	800876e <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007bfe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007c02:	2218      	movs	r2, #24
 8007c04:	2100      	movs	r1, #0
 8007c06:	4618      	mov	r0, r3
 8007c08:	f000 fd35 	bl	8008676 <memset>
  rq.ogf = OGF_LE_CTL;
 8007c0c:	2308      	movs	r3, #8
 8007c0e:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8007c10:	2309      	movs	r3, #9
 8007c12:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 8007c14:	f107 0310 	add.w	r3, r7, #16
 8007c18:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8007c1a:	2320      	movs	r3, #32
 8007c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 8007c1e:	f107 030f 	add.w	r3, r7, #15
 8007c22:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 8007c24:	2301      	movs	r3, #1
 8007c26:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007c28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 f908 	bl	8007e44 <hci_send_req>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	da01      	bge.n	8007c3e <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 8007c3a:	23ff      	movs	r3, #255	@ 0xff
 8007c3c:	e000      	b.n	8007c40 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8007c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3748      	adds	r7, #72	@ 0x48
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	3308      	adds	r3, #8
 8007c54:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	d001      	beq.n	8007c62 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e00c      	b.n	8007c7c <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	3302      	adds	r3, #2
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	461a      	mov	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007c70:	3b03      	subs	r3, #3
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d001      	beq.n	8007c7a <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8007c76:	2302      	movs	r3, #2
 8007c78:	e000      	b.n	8007c7c <verify_packet+0x34>
  
  return 0;      
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b0a6      	sub	sp, #152	@ 0x98
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	607b      	str	r3, [r7, #4]
 8007c90:	4603      	mov	r3, r0
 8007c92:	81fb      	strh	r3, [r7, #14]
 8007c94:	460b      	mov	r3, r1
 8007c96:	81bb      	strh	r3, [r7, #12]
 8007c98:	4613      	mov	r3, r2
 8007c9a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8007c9c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007ca0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ca4:	b21a      	sxth	r2, r3
 8007ca6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007caa:	029b      	lsls	r3, r3, #10
 8007cac:	b21b      	sxth	r3, r3
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	b21b      	sxth	r3, r3
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8007cb6:	7afb      	ldrb	r3, [r7, #11]
 8007cb8:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8007cbe:	f107 0318 	add.w	r3, r7, #24
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	f107 0314 	add.w	r3, r7, #20
 8007cca:	8819      	ldrh	r1, [r3, #0]
 8007ccc:	789b      	ldrb	r3, [r3, #2]
 8007cce:	8011      	strh	r1, [r2, #0]
 8007cd0:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8007cd2:	f107 0318 	add.w	r3, r7, #24
 8007cd6:	3304      	adds	r3, #4
 8007cd8:	7afa      	ldrb	r2, [r7, #11]
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f000 fd46 	bl	800876e <memcpy>
  
  if (hciContext.io.Send)
 8007ce2:	4b09      	ldr	r3, [pc, #36]	@ (8007d08 <send_cmd+0x80>)
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d009      	beq.n	8007cfe <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8007cea:	4b07      	ldr	r3, [pc, #28]	@ (8007d08 <send_cmd+0x80>)
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	7afa      	ldrb	r2, [r7, #11]
 8007cf0:	b292      	uxth	r2, r2
 8007cf2:	3204      	adds	r2, #4
 8007cf4:	b291      	uxth	r1, r2
 8007cf6:	f107 0218 	add.w	r2, r7, #24
 8007cfa:	4610      	mov	r0, r2
 8007cfc:	4798      	blx	r3
  }
}
 8007cfe:	bf00      	nop
 8007d00:	3798      	adds	r7, #152	@ 0x98
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	2000062c 	.word	0x2000062c

08007d0c <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8007d16:	e00a      	b.n	8007d2e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8007d18:	f107 030c 	add.w	r3, r7, #12
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	6838      	ldr	r0, [r7, #0]
 8007d20:	f000 fae8 	bl	80082f4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	4619      	mov	r1, r3
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f000 fa4f 	bl	80081cc <list_insert_head>
  while (!list_is_empty(src_list))
 8007d2e:	6838      	ldr	r0, [r7, #0]
 8007d30:	f000 fa2a 	bl	8008188 <list_is_empty>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d0ee      	beq.n	8007d18 <move_list+0xc>
  }
}
 8007d3a:	bf00      	nop
 8007d3c:	bf00      	nop
 8007d3e:	3710      	adds	r7, #16
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007d4a:	e009      	b.n	8007d60 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8007d4c:	1d3b      	adds	r3, r7, #4
 8007d4e:	4619      	mov	r1, r3
 8007d50:	4809      	ldr	r0, [pc, #36]	@ (8007d78 <free_event_list+0x34>)
 8007d52:	f000 faa8 	bl	80082a6 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	4619      	mov	r1, r3
 8007d5a:	4808      	ldr	r0, [pc, #32]	@ (8007d7c <free_event_list+0x38>)
 8007d5c:	f000 fa5c 	bl	8008218 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007d60:	4806      	ldr	r0, [pc, #24]	@ (8007d7c <free_event_list+0x38>)
 8007d62:	f000 faee 	bl	8008342 <list_get_size>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	ddef      	ble.n	8007d4c <free_event_list+0x8>
  }
}
 8007d6c:	bf00      	nop
 8007d6e:	bf00      	nop
 8007d70:	3708      	adds	r7, #8
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	20000368 	.word	0x20000368
 8007d7c:	20000360 	.word	0x20000360

08007d80 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d002      	beq.n	8007d96 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8007d90:	4a18      	ldr	r2, [pc, #96]	@ (8007df4 <hci_init+0x74>)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8007d96:	4818      	ldr	r0, [pc, #96]	@ (8007df8 <hci_init+0x78>)
 8007d98:	f000 f9e6 	bl	8008168 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8007d9c:	4817      	ldr	r0, [pc, #92]	@ (8007dfc <hci_init+0x7c>)
 8007d9e:	f000 f9e3 	bl	8008168 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8007da2:	f7fa fe8b 	bl	8002abc <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8007da6:	2300      	movs	r3, #0
 8007da8:	73fb      	strb	r3, [r7, #15]
 8007daa:	e00c      	b.n	8007dc6 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8007dac:	7bfb      	ldrb	r3, [r7, #15]
 8007dae:	228c      	movs	r2, #140	@ 0x8c
 8007db0:	fb02 f303 	mul.w	r3, r2, r3
 8007db4:	4a12      	ldr	r2, [pc, #72]	@ (8007e00 <hci_init+0x80>)
 8007db6:	4413      	add	r3, r2
 8007db8:	4619      	mov	r1, r3
 8007dba:	480f      	ldr	r0, [pc, #60]	@ (8007df8 <hci_init+0x78>)
 8007dbc:	f000 fa2c 	bl	8008218 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8007dc0:	7bfb      	ldrb	r3, [r7, #15]
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	73fb      	strb	r3, [r7, #15]
 8007dc6:	7bfb      	ldrb	r3, [r7, #15]
 8007dc8:	2b04      	cmp	r3, #4
 8007dca:	d9ef      	bls.n	8007dac <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8007dcc:	4b09      	ldr	r3, [pc, #36]	@ (8007df4 <hci_init+0x74>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d003      	beq.n	8007ddc <hci_init+0x5c>
 8007dd4:	4b07      	ldr	r3, [pc, #28]	@ (8007df4 <hci_init+0x74>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2000      	movs	r0, #0
 8007dda:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8007ddc:	4b05      	ldr	r3, [pc, #20]	@ (8007df4 <hci_init+0x74>)
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d002      	beq.n	8007dea <hci_init+0x6a>
 8007de4:	4b03      	ldr	r3, [pc, #12]	@ (8007df4 <hci_init+0x74>)
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	4798      	blx	r3
}
 8007dea:	bf00      	nop
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	2000062c 	.word	0x2000062c
 8007df8:	20000360 	.word	0x20000360
 8007dfc:	20000368 	.word	0x20000368
 8007e00:	20000370 	.word	0x20000370

08007e04 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a0b      	ldr	r2, [pc, #44]	@ (8007e40 <hci_register_io_bus+0x3c>)
 8007e12:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	4a09      	ldr	r2, [pc, #36]	@ (8007e40 <hci_register_io_bus+0x3c>)
 8007e1a:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	691b      	ldr	r3, [r3, #16]
 8007e20:	4a07      	ldr	r2, [pc, #28]	@ (8007e40 <hci_register_io_bus+0x3c>)
 8007e22:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	699b      	ldr	r3, [r3, #24]
 8007e28:	4a05      	ldr	r2, [pc, #20]	@ (8007e40 <hci_register_io_bus+0x3c>)
 8007e2a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	4a03      	ldr	r2, [pc, #12]	@ (8007e40 <hci_register_io_bus+0x3c>)
 8007e32:	6093      	str	r3, [r2, #8]
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr
 8007e40:	2000062c 	.word	0x2000062c

08007e44 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b08e      	sub	sp, #56	@ 0x38
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	885b      	ldrh	r3, [r3, #2]
 8007e54:	b21b      	sxth	r3, r3
 8007e56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e5a:	b21a      	sxth	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	881b      	ldrh	r3, [r3, #0]
 8007e60:	b21b      	sxth	r3, r3
 8007e62:	029b      	lsls	r3, r3, #10
 8007e64:	b21b      	sxth	r3, r3
 8007e66:	4313      	orrs	r3, r2
 8007e68:	b21b      	sxth	r3, r3
 8007e6a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8007e70:	f107 0308 	add.w	r3, r7, #8
 8007e74:	4618      	mov	r0, r3
 8007e76:	f000 f977 	bl	8008168 <list_init_head>

  free_event_list();
 8007e7a:	f7ff ff63 	bl	8007d44 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	8818      	ldrh	r0, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	8859      	ldrh	r1, [r3, #2]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	b2da      	uxtb	r2, r3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	f7ff fefa 	bl	8007c88 <send_cmd>
  
  if (async)
 8007e94:	78fb      	ldrb	r3, [r7, #3]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d001      	beq.n	8007e9e <hci_send_req+0x5a>
  {
    return 0;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	e0e2      	b.n	8008064 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8007e9e:	f7fb fc7b 	bl	8003798 <HAL_GetTick>
 8007ea2:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8007ea4:	f7fb fc78 	bl	8003798 <HAL_GetTick>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eac:	1ad3      	subs	r3, r2, r3
 8007eae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007eb2:	f200 80b3 	bhi.w	800801c <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8007eb6:	486d      	ldr	r0, [pc, #436]	@ (800806c <hci_send_req+0x228>)
 8007eb8:	f000 f966 	bl	8008188 <list_is_empty>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d000      	beq.n	8007ec4 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8007ec2:	e7ef      	b.n	8007ea4 <hci_send_req+0x60>
      {
        break;
 8007ec4:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8007ec6:	f107 0310 	add.w	r3, r7, #16
 8007eca:	4619      	mov	r1, r3
 8007ecc:	4867      	ldr	r0, [pc, #412]	@ (800806c <hci_send_req+0x228>)
 8007ece:	f000 f9ea 	bl	80082a6 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8007ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	d17f      	bne.n	8007fe0 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 8007ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	3308      	adds	r3, #8
 8007eea:	3303      	adds	r3, #3
 8007eec:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007ef4:	3b03      	subs	r3, #3
 8007ef6:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8007ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	2b3e      	cmp	r3, #62	@ 0x3e
 8007efe:	d04c      	beq.n	8007f9a <hci_send_req+0x156>
 8007f00:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f02:	dc68      	bgt.n	8007fd6 <hci_send_req+0x192>
 8007f04:	2b10      	cmp	r3, #16
 8007f06:	f000 808b 	beq.w	8008020 <hci_send_req+0x1dc>
 8007f0a:	2b10      	cmp	r3, #16
 8007f0c:	dc63      	bgt.n	8007fd6 <hci_send_req+0x192>
 8007f0e:	2b0e      	cmp	r3, #14
 8007f10:	d023      	beq.n	8007f5a <hci_send_req+0x116>
 8007f12:	2b0f      	cmp	r3, #15
 8007f14:	d15f      	bne.n	8007fd6 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8007f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f18:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	885b      	ldrh	r3, [r3, #2]
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d17e      	bne.n	8008024 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	2b0f      	cmp	r3, #15
 8007f2c:	d004      	beq.n	8007f38 <hci_send_req+0xf4>
          if (cs->status) {
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	781b      	ldrb	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d051      	beq.n	8007fda <hci_send_req+0x196>
            goto failed;
 8007f36:	e078      	b.n	800802a <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	695a      	ldr	r2, [r3, #20]
 8007f3c:	6a3b      	ldr	r3, [r7, #32]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	bf28      	it	cs
 8007f42:	461a      	movcs	r2, r3
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6918      	ldr	r0, [r3, #16]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	695b      	ldr	r3, [r3, #20]
 8007f50:	461a      	mov	r2, r3
 8007f52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f54:	f000 fc0b 	bl	800876e <memcpy>
        goto done;
 8007f58:	e078      	b.n	800804c <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8007f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5c:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d15d      	bne.n	8008028 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8007f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6e:	3303      	adds	r3, #3
 8007f70:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8007f72:	6a3b      	ldr	r3, [r7, #32]
 8007f74:	3b03      	subs	r3, #3
 8007f76:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	695a      	ldr	r2, [r3, #20]
 8007f7c:	6a3b      	ldr	r3, [r7, #32]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	bf28      	it	cs
 8007f82:	461a      	movcs	r2, r3
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6918      	ldr	r0, [r3, #16]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	695b      	ldr	r3, [r3, #20]
 8007f90:	461a      	mov	r2, r3
 8007f92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007f94:	f000 fbeb 	bl	800876e <memcpy>
        goto done;
 8007f98:	e058      	b.n	800804c <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9c:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d118      	bne.n	8007fde <hci_send_req+0x19a>
          break;
      
        len -= 1;
 8007fac:	6a3b      	ldr	r3, [r7, #32]
 8007fae:	3b01      	subs	r3, #1
 8007fb0:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	695a      	ldr	r2, [r3, #20]
 8007fb6:	6a3b      	ldr	r3, [r7, #32]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	bf28      	it	cs
 8007fbc:	461a      	movcs	r2, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6918      	ldr	r0, [r3, #16]
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	1c59      	adds	r1, r3, #1
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	695b      	ldr	r3, [r3, #20]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	f000 fbcd 	bl	800876e <memcpy>
        goto done;
 8007fd4:	e03a      	b.n	800804c <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 8007fd6:	bf00      	nop
 8007fd8:	e002      	b.n	8007fe0 <hci_send_req+0x19c>
          break;
 8007fda:	bf00      	nop
 8007fdc:	e000      	b.n	8007fe0 <hci_send_req+0x19c>
          break;
 8007fde:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8007fe0:	4823      	ldr	r0, [pc, #140]	@ (8008070 <hci_send_req+0x22c>)
 8007fe2:	f000 f8d1 	bl	8008188 <list_is_empty>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00d      	beq.n	8008008 <hci_send_req+0x1c4>
 8007fec:	481f      	ldr	r0, [pc, #124]	@ (800806c <hci_send_req+0x228>)
 8007fee:	f000 f8cb 	bl	8008188 <list_is_empty>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d007      	beq.n	8008008 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	481c      	ldr	r0, [pc, #112]	@ (8008070 <hci_send_req+0x22c>)
 8007ffe:	f000 f90b 	bl	8008218 <list_insert_tail>
      hciReadPacket=NULL;
 8008002:	2300      	movs	r3, #0
 8008004:	613b      	str	r3, [r7, #16]
 8008006:	e008      	b.n	800801a <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8008008:	693a      	ldr	r2, [r7, #16]
 800800a:	f107 0308 	add.w	r3, r7, #8
 800800e:	4611      	mov	r1, r2
 8008010:	4618      	mov	r0, r3
 8008012:	f000 f901 	bl	8008218 <list_insert_tail>
      hciReadPacket=NULL;
 8008016:	2300      	movs	r3, #0
 8008018:	613b      	str	r3, [r7, #16]
  {
 800801a:	e740      	b.n	8007e9e <hci_send_req+0x5a>
        goto failed;
 800801c:	bf00      	nop
 800801e:	e004      	b.n	800802a <hci_send_req+0x1e6>
        goto failed;
 8008020:	bf00      	nop
 8008022:	e002      	b.n	800802a <hci_send_req+0x1e6>
          goto failed;
 8008024:	bf00      	nop
 8008026:	e000      	b.n	800802a <hci_send_req+0x1e6>
          goto failed;
 8008028:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d004      	beq.n	800803a <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	4619      	mov	r1, r3
 8008034:	480e      	ldr	r0, [pc, #56]	@ (8008070 <hci_send_req+0x22c>)
 8008036:	f000 f8c9 	bl	80081cc <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800803a:	f107 0308 	add.w	r3, r7, #8
 800803e:	4619      	mov	r1, r3
 8008040:	480a      	ldr	r0, [pc, #40]	@ (800806c <hci_send_req+0x228>)
 8008042:	f7ff fe63 	bl	8007d0c <move_list>

  return -1;
 8008046:	f04f 33ff 	mov.w	r3, #4294967295
 800804a:	e00b      	b.n	8008064 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	4619      	mov	r1, r3
 8008050:	4807      	ldr	r0, [pc, #28]	@ (8008070 <hci_send_req+0x22c>)
 8008052:	f000 f8bb 	bl	80081cc <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8008056:	f107 0308 	add.w	r3, r7, #8
 800805a:	4619      	mov	r1, r3
 800805c:	4803      	ldr	r0, [pc, #12]	@ (800806c <hci_send_req+0x228>)
 800805e:	f7ff fe55 	bl	8007d0c <move_list>

  return 0;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3738      	adds	r7, #56	@ 0x38
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	20000368 	.word	0x20000368
 8008070:	20000360 	.word	0x20000360

08008074 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b082      	sub	sp, #8
 8008078:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800807a:	2300      	movs	r3, #0
 800807c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800807e:	e013      	b.n	80080a8 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8008080:	1d3b      	adds	r3, r7, #4
 8008082:	4619      	mov	r1, r3
 8008084:	480e      	ldr	r0, [pc, #56]	@ (80080c0 <hci_user_evt_proc+0x4c>)
 8008086:	f000 f90e 	bl	80082a6 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800808a:	4b0e      	ldr	r3, [pc, #56]	@ (80080c4 <hci_user_evt_proc+0x50>)
 800808c:	69db      	ldr	r3, [r3, #28]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d005      	beq.n	800809e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8008092:	4b0c      	ldr	r3, [pc, #48]	@ (80080c4 <hci_user_evt_proc+0x50>)
 8008094:	69db      	ldr	r3, [r3, #28]
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	3208      	adds	r2, #8
 800809a:	4610      	mov	r0, r2
 800809c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4619      	mov	r1, r3
 80080a2:	4809      	ldr	r0, [pc, #36]	@ (80080c8 <hci_user_evt_proc+0x54>)
 80080a4:	f000 f8b8 	bl	8008218 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80080a8:	4805      	ldr	r0, [pc, #20]	@ (80080c0 <hci_user_evt_proc+0x4c>)
 80080aa:	f000 f86d 	bl	8008188 <list_is_empty>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d0e5      	beq.n	8008080 <hci_user_evt_proc+0xc>
  }
}
 80080b4:	bf00      	nop
 80080b6:	bf00      	nop
 80080b8:	3708      	adds	r7, #8
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	20000368 	.word	0x20000368
 80080c4:	2000062c 	.word	0x2000062c
 80080c8:	20000360 	.word	0x20000360

080080cc <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b086      	sub	sp, #24
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80080d4:	2300      	movs	r3, #0
 80080d6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80080d8:	2300      	movs	r3, #0
 80080da:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80080dc:	481f      	ldr	r0, [pc, #124]	@ (800815c <hci_notify_asynch_evt+0x90>)
 80080de:	f000 f853 	bl	8008188 <list_is_empty>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d132      	bne.n	800814e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80080e8:	f107 030c 	add.w	r3, r7, #12
 80080ec:	4619      	mov	r1, r3
 80080ee:	481b      	ldr	r0, [pc, #108]	@ (800815c <hci_notify_asynch_evt+0x90>)
 80080f0:	f000 f8d9 	bl	80082a6 <list_remove_head>
    
    if (hciContext.io.Receive)
 80080f4:	4b1a      	ldr	r3, [pc, #104]	@ (8008160 <hci_notify_asynch_evt+0x94>)
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d02a      	beq.n	8008152 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80080fc:	4b18      	ldr	r3, [pc, #96]	@ (8008160 <hci_notify_asynch_evt+0x94>)
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	3208      	adds	r2, #8
 8008104:	2180      	movs	r1, #128	@ 0x80
 8008106:	4610      	mov	r0, r2
 8008108:	4798      	blx	r3
 800810a:	4603      	mov	r3, r0
 800810c:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800810e:	7cfb      	ldrb	r3, [r7, #19]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d016      	beq.n	8008142 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	7cfa      	ldrb	r2, [r7, #19]
 8008118:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	4618      	mov	r0, r3
 8008120:	f7ff fd92 	bl	8007c48 <verify_packet>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d105      	bne.n	8008136 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	4619      	mov	r1, r3
 800812e:	480d      	ldr	r0, [pc, #52]	@ (8008164 <hci_notify_asynch_evt+0x98>)
 8008130:	f000 f872 	bl	8008218 <list_insert_tail>
 8008134:	e00d      	b.n	8008152 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	4619      	mov	r1, r3
 800813a:	4808      	ldr	r0, [pc, #32]	@ (800815c <hci_notify_asynch_evt+0x90>)
 800813c:	f000 f846 	bl	80081cc <list_insert_head>
 8008140:	e007      	b.n	8008152 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	4619      	mov	r1, r3
 8008146:	4805      	ldr	r0, [pc, #20]	@ (800815c <hci_notify_asynch_evt+0x90>)
 8008148:	f000 f840 	bl	80081cc <list_insert_head>
 800814c:	e001      	b.n	8008152 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800814e:	2301      	movs	r3, #1
 8008150:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008152:	697b      	ldr	r3, [r7, #20]

}
 8008154:	4618      	mov	r0, r3
 8008156:	3718      	adds	r7, #24
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}
 800815c:	20000360 	.word	0x20000360
 8008160:	2000062c 	.word	0x2000062c
 8008164:	20000368 	.word	0x20000368

08008168 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	687a      	ldr	r2, [r7, #4]
 800817a:	605a      	str	r2, [r3, #4]
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008190:	f3ef 8310 	mrs	r3, PRIMASK
 8008194:	60fb      	str	r3, [r7, #12]
  return(result);
 8008196:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008198:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800819a:	b672      	cpsid	i
}
 800819c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d102      	bne.n	80081ae <list_is_empty+0x26>
  {
    return_value = 1;
 80081a8:	2301      	movs	r3, #1
 80081aa:	75fb      	strb	r3, [r7, #23]
 80081ac:	e001      	b.n	80081b2 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 80081ae:	2300      	movs	r3, #0
 80081b0:	75fb      	strb	r3, [r7, #23]
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	f383 8810 	msr	PRIMASK, r3
}
 80081bc:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 80081be:	7dfb      	ldrb	r3, [r7, #23]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	371c      	adds	r7, #28
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b087      	sub	sp, #28
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081d6:	f3ef 8310 	mrs	r3, PRIMASK
 80081da:	60fb      	str	r3, [r7, #12]
  return(result);
 80081dc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80081de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80081e0:	b672      	cpsid	i
}
 80081e2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	683a      	ldr	r2, [r7, #0]
 80081f6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	683a      	ldr	r2, [r7, #0]
 80081fe:	605a      	str	r2, [r3, #4]
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	f383 8810 	msr	PRIMASK, r3
}
 800820a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800820c:	bf00      	nop
 800820e:	371c      	adds	r7, #28
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8008218:	b480      	push	{r7}
 800821a:	b087      	sub	sp, #28
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008222:	f3ef 8310 	mrs	r3, PRIMASK
 8008226:	60fb      	str	r3, [r7, #12]
  return(result);
 8008228:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800822a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800822c:	b672      	cpsid	i
}
 800822e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	683a      	ldr	r2, [r7, #0]
 8008242:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	683a      	ldr	r2, [r7, #0]
 800824a:	601a      	str	r2, [r3, #0]
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	f383 8810 	msr	PRIMASK, r3
}
 8008256:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008258:	bf00      	nop
 800825a:	371c      	adds	r7, #28
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8008264:	b480      	push	{r7}
 8008266:	b087      	sub	sp, #28
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800826c:	f3ef 8310 	mrs	r3, PRIMASK
 8008270:	60fb      	str	r3, [r7, #12]
  return(result);
 8008272:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008274:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008276:	b672      	cpsid	i
}
 8008278:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	6812      	ldr	r2, [r2, #0]
 8008282:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	6852      	ldr	r2, [r2, #4]
 800828c:	605a      	str	r2, [r3, #4]
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	f383 8810 	msr	PRIMASK, r3
}
 8008298:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800829a:	bf00      	nop
 800829c:	371c      	adds	r7, #28
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr

080082a6 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b086      	sub	sp, #24
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
 80082ae:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082b0:	f3ef 8310 	mrs	r3, PRIMASK
 80082b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80082b6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80082b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80082ba:	b672      	cpsid	i
}
 80082bc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7ff ffca 	bl	8008264 <list_remove_node>
  (*node)->next = NULL;
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	2200      	movs	r2, #0
 80082d6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2200      	movs	r2, #0
 80082de:	605a      	str	r2, [r3, #4]
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	f383 8810 	msr	PRIMASK, r3
}
 80082ea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80082ec:	bf00      	nop
 80082ee:	3718      	adds	r7, #24
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b086      	sub	sp, #24
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082fe:	f3ef 8310 	mrs	r3, PRIMASK
 8008302:	60fb      	str	r3, [r7, #12]
  return(result);
 8008304:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008306:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008308:	b672      	cpsid	i
}
 800830a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	685a      	ldr	r2, [r3, #4]
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	4618      	mov	r0, r3
 800831a:	f7ff ffa3 	bl	8008264 <list_remove_node>
  (*node)->next = NULL;
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2200      	movs	r2, #0
 8008324:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	2200      	movs	r2, #0
 800832c:	605a      	str	r2, [r3, #4]
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	f383 8810 	msr	PRIMASK, r3
}
 8008338:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800833a:	bf00      	nop
 800833c:	3718      	adds	r7, #24
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8008342:	b480      	push	{r7}
 8008344:	b089      	sub	sp, #36	@ 0x24
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
  int size = 0;
 800834a:	2300      	movs	r3, #0
 800834c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800834e:	f3ef 8310 	mrs	r3, PRIMASK
 8008352:	613b      	str	r3, [r7, #16]
  return(result);
 8008354:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008356:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008358:	b672      	cpsid	i
}
 800835a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8008362:	e005      	b.n	8008370 <list_get_size+0x2e>
  {
    size++;
 8008364:	69fb      	ldr	r3, [r7, #28]
 8008366:	3301      	adds	r3, #1
 8008368:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800836a:	69bb      	ldr	r3, [r7, #24]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8008370:	69ba      	ldr	r2, [r7, #24]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	429a      	cmp	r2, r3
 8008376:	d1f5      	bne.n	8008364 <list_get_size+0x22>
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f383 8810 	msr	PRIMASK, r3
}
 8008382:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8008384:	69fb      	ldr	r3, [r7, #28]
}
 8008386:	4618      	mov	r0, r3
 8008388:	3724      	adds	r7, #36	@ 0x24
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
	...

08008394 <srand>:
 8008394:	b538      	push	{r3, r4, r5, lr}
 8008396:	4b10      	ldr	r3, [pc, #64]	@ (80083d8 <srand+0x44>)
 8008398:	681d      	ldr	r5, [r3, #0]
 800839a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800839c:	4604      	mov	r4, r0
 800839e:	b9b3      	cbnz	r3, 80083ce <srand+0x3a>
 80083a0:	2018      	movs	r0, #24
 80083a2:	f000 fa5b 	bl	800885c <malloc>
 80083a6:	4602      	mov	r2, r0
 80083a8:	6328      	str	r0, [r5, #48]	@ 0x30
 80083aa:	b920      	cbnz	r0, 80083b6 <srand+0x22>
 80083ac:	4b0b      	ldr	r3, [pc, #44]	@ (80083dc <srand+0x48>)
 80083ae:	480c      	ldr	r0, [pc, #48]	@ (80083e0 <srand+0x4c>)
 80083b0:	2146      	movs	r1, #70	@ 0x46
 80083b2:	f000 f9eb 	bl	800878c <__assert_func>
 80083b6:	490b      	ldr	r1, [pc, #44]	@ (80083e4 <srand+0x50>)
 80083b8:	4b0b      	ldr	r3, [pc, #44]	@ (80083e8 <srand+0x54>)
 80083ba:	e9c0 1300 	strd	r1, r3, [r0]
 80083be:	4b0b      	ldr	r3, [pc, #44]	@ (80083ec <srand+0x58>)
 80083c0:	6083      	str	r3, [r0, #8]
 80083c2:	230b      	movs	r3, #11
 80083c4:	8183      	strh	r3, [r0, #12]
 80083c6:	2100      	movs	r1, #0
 80083c8:	2001      	movs	r0, #1
 80083ca:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80083ce:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80083d0:	2200      	movs	r2, #0
 80083d2:	611c      	str	r4, [r3, #16]
 80083d4:	615a      	str	r2, [r3, #20]
 80083d6:	bd38      	pop	{r3, r4, r5, pc}
 80083d8:	20000030 	.word	0x20000030
 80083dc:	08009448 	.word	0x08009448
 80083e0:	0800945f 	.word	0x0800945f
 80083e4:	abcd330e 	.word	0xabcd330e
 80083e8:	e66d1234 	.word	0xe66d1234
 80083ec:	0005deec 	.word	0x0005deec

080083f0 <rand>:
 80083f0:	4b16      	ldr	r3, [pc, #88]	@ (800844c <rand+0x5c>)
 80083f2:	b510      	push	{r4, lr}
 80083f4:	681c      	ldr	r4, [r3, #0]
 80083f6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80083f8:	b9b3      	cbnz	r3, 8008428 <rand+0x38>
 80083fa:	2018      	movs	r0, #24
 80083fc:	f000 fa2e 	bl	800885c <malloc>
 8008400:	4602      	mov	r2, r0
 8008402:	6320      	str	r0, [r4, #48]	@ 0x30
 8008404:	b920      	cbnz	r0, 8008410 <rand+0x20>
 8008406:	4b12      	ldr	r3, [pc, #72]	@ (8008450 <rand+0x60>)
 8008408:	4812      	ldr	r0, [pc, #72]	@ (8008454 <rand+0x64>)
 800840a:	2152      	movs	r1, #82	@ 0x52
 800840c:	f000 f9be 	bl	800878c <__assert_func>
 8008410:	4911      	ldr	r1, [pc, #68]	@ (8008458 <rand+0x68>)
 8008412:	4b12      	ldr	r3, [pc, #72]	@ (800845c <rand+0x6c>)
 8008414:	e9c0 1300 	strd	r1, r3, [r0]
 8008418:	4b11      	ldr	r3, [pc, #68]	@ (8008460 <rand+0x70>)
 800841a:	6083      	str	r3, [r0, #8]
 800841c:	230b      	movs	r3, #11
 800841e:	8183      	strh	r3, [r0, #12]
 8008420:	2100      	movs	r1, #0
 8008422:	2001      	movs	r0, #1
 8008424:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008428:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800842a:	480e      	ldr	r0, [pc, #56]	@ (8008464 <rand+0x74>)
 800842c:	690b      	ldr	r3, [r1, #16]
 800842e:	694c      	ldr	r4, [r1, #20]
 8008430:	4a0d      	ldr	r2, [pc, #52]	@ (8008468 <rand+0x78>)
 8008432:	4358      	muls	r0, r3
 8008434:	fb02 0004 	mla	r0, r2, r4, r0
 8008438:	fba3 3202 	umull	r3, r2, r3, r2
 800843c:	3301      	adds	r3, #1
 800843e:	eb40 0002 	adc.w	r0, r0, r2
 8008442:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8008446:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800844a:	bd10      	pop	{r4, pc}
 800844c:	20000030 	.word	0x20000030
 8008450:	08009448 	.word	0x08009448
 8008454:	0800945f 	.word	0x0800945f
 8008458:	abcd330e 	.word	0xabcd330e
 800845c:	e66d1234 	.word	0xe66d1234
 8008460:	0005deec 	.word	0x0005deec
 8008464:	5851f42d 	.word	0x5851f42d
 8008468:	4c957f2d 	.word	0x4c957f2d

0800846c <std>:
 800846c:	2300      	movs	r3, #0
 800846e:	b510      	push	{r4, lr}
 8008470:	4604      	mov	r4, r0
 8008472:	e9c0 3300 	strd	r3, r3, [r0]
 8008476:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800847a:	6083      	str	r3, [r0, #8]
 800847c:	8181      	strh	r1, [r0, #12]
 800847e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008480:	81c2      	strh	r2, [r0, #14]
 8008482:	6183      	str	r3, [r0, #24]
 8008484:	4619      	mov	r1, r3
 8008486:	2208      	movs	r2, #8
 8008488:	305c      	adds	r0, #92	@ 0x5c
 800848a:	f000 f8f4 	bl	8008676 <memset>
 800848e:	4b0d      	ldr	r3, [pc, #52]	@ (80084c4 <std+0x58>)
 8008490:	6263      	str	r3, [r4, #36]	@ 0x24
 8008492:	4b0d      	ldr	r3, [pc, #52]	@ (80084c8 <std+0x5c>)
 8008494:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008496:	4b0d      	ldr	r3, [pc, #52]	@ (80084cc <std+0x60>)
 8008498:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800849a:	4b0d      	ldr	r3, [pc, #52]	@ (80084d0 <std+0x64>)
 800849c:	6323      	str	r3, [r4, #48]	@ 0x30
 800849e:	4b0d      	ldr	r3, [pc, #52]	@ (80084d4 <std+0x68>)
 80084a0:	6224      	str	r4, [r4, #32]
 80084a2:	429c      	cmp	r4, r3
 80084a4:	d006      	beq.n	80084b4 <std+0x48>
 80084a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80084aa:	4294      	cmp	r4, r2
 80084ac:	d002      	beq.n	80084b4 <std+0x48>
 80084ae:	33d0      	adds	r3, #208	@ 0xd0
 80084b0:	429c      	cmp	r4, r3
 80084b2:	d105      	bne.n	80084c0 <std+0x54>
 80084b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80084b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084bc:	f000 b954 	b.w	8008768 <__retarget_lock_init_recursive>
 80084c0:	bd10      	pop	{r4, pc}
 80084c2:	bf00      	nop
 80084c4:	080085f1 	.word	0x080085f1
 80084c8:	08008613 	.word	0x08008613
 80084cc:	0800864b 	.word	0x0800864b
 80084d0:	0800866f 	.word	0x0800866f
 80084d4:	2000064c 	.word	0x2000064c

080084d8 <stdio_exit_handler>:
 80084d8:	4a02      	ldr	r2, [pc, #8]	@ (80084e4 <stdio_exit_handler+0xc>)
 80084da:	4903      	ldr	r1, [pc, #12]	@ (80084e8 <stdio_exit_handler+0x10>)
 80084dc:	4803      	ldr	r0, [pc, #12]	@ (80084ec <stdio_exit_handler+0x14>)
 80084de:	f000 b869 	b.w	80085b4 <_fwalk_sglue>
 80084e2:	bf00      	nop
 80084e4:	20000024 	.word	0x20000024
 80084e8:	08008ad1 	.word	0x08008ad1
 80084ec:	20000034 	.word	0x20000034

080084f0 <cleanup_stdio>:
 80084f0:	6841      	ldr	r1, [r0, #4]
 80084f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008524 <cleanup_stdio+0x34>)
 80084f4:	4299      	cmp	r1, r3
 80084f6:	b510      	push	{r4, lr}
 80084f8:	4604      	mov	r4, r0
 80084fa:	d001      	beq.n	8008500 <cleanup_stdio+0x10>
 80084fc:	f000 fae8 	bl	8008ad0 <_fflush_r>
 8008500:	68a1      	ldr	r1, [r4, #8]
 8008502:	4b09      	ldr	r3, [pc, #36]	@ (8008528 <cleanup_stdio+0x38>)
 8008504:	4299      	cmp	r1, r3
 8008506:	d002      	beq.n	800850e <cleanup_stdio+0x1e>
 8008508:	4620      	mov	r0, r4
 800850a:	f000 fae1 	bl	8008ad0 <_fflush_r>
 800850e:	68e1      	ldr	r1, [r4, #12]
 8008510:	4b06      	ldr	r3, [pc, #24]	@ (800852c <cleanup_stdio+0x3c>)
 8008512:	4299      	cmp	r1, r3
 8008514:	d004      	beq.n	8008520 <cleanup_stdio+0x30>
 8008516:	4620      	mov	r0, r4
 8008518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800851c:	f000 bad8 	b.w	8008ad0 <_fflush_r>
 8008520:	bd10      	pop	{r4, pc}
 8008522:	bf00      	nop
 8008524:	2000064c 	.word	0x2000064c
 8008528:	200006b4 	.word	0x200006b4
 800852c:	2000071c 	.word	0x2000071c

08008530 <global_stdio_init.part.0>:
 8008530:	b510      	push	{r4, lr}
 8008532:	4b0b      	ldr	r3, [pc, #44]	@ (8008560 <global_stdio_init.part.0+0x30>)
 8008534:	4c0b      	ldr	r4, [pc, #44]	@ (8008564 <global_stdio_init.part.0+0x34>)
 8008536:	4a0c      	ldr	r2, [pc, #48]	@ (8008568 <global_stdio_init.part.0+0x38>)
 8008538:	601a      	str	r2, [r3, #0]
 800853a:	4620      	mov	r0, r4
 800853c:	2200      	movs	r2, #0
 800853e:	2104      	movs	r1, #4
 8008540:	f7ff ff94 	bl	800846c <std>
 8008544:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008548:	2201      	movs	r2, #1
 800854a:	2109      	movs	r1, #9
 800854c:	f7ff ff8e 	bl	800846c <std>
 8008550:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008554:	2202      	movs	r2, #2
 8008556:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800855a:	2112      	movs	r1, #18
 800855c:	f7ff bf86 	b.w	800846c <std>
 8008560:	20000784 	.word	0x20000784
 8008564:	2000064c 	.word	0x2000064c
 8008568:	080084d9 	.word	0x080084d9

0800856c <__sfp_lock_acquire>:
 800856c:	4801      	ldr	r0, [pc, #4]	@ (8008574 <__sfp_lock_acquire+0x8>)
 800856e:	f000 b8fc 	b.w	800876a <__retarget_lock_acquire_recursive>
 8008572:	bf00      	nop
 8008574:	2000078d 	.word	0x2000078d

08008578 <__sfp_lock_release>:
 8008578:	4801      	ldr	r0, [pc, #4]	@ (8008580 <__sfp_lock_release+0x8>)
 800857a:	f000 b8f7 	b.w	800876c <__retarget_lock_release_recursive>
 800857e:	bf00      	nop
 8008580:	2000078d 	.word	0x2000078d

08008584 <__sinit>:
 8008584:	b510      	push	{r4, lr}
 8008586:	4604      	mov	r4, r0
 8008588:	f7ff fff0 	bl	800856c <__sfp_lock_acquire>
 800858c:	6a23      	ldr	r3, [r4, #32]
 800858e:	b11b      	cbz	r3, 8008598 <__sinit+0x14>
 8008590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008594:	f7ff bff0 	b.w	8008578 <__sfp_lock_release>
 8008598:	4b04      	ldr	r3, [pc, #16]	@ (80085ac <__sinit+0x28>)
 800859a:	6223      	str	r3, [r4, #32]
 800859c:	4b04      	ldr	r3, [pc, #16]	@ (80085b0 <__sinit+0x2c>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d1f5      	bne.n	8008590 <__sinit+0xc>
 80085a4:	f7ff ffc4 	bl	8008530 <global_stdio_init.part.0>
 80085a8:	e7f2      	b.n	8008590 <__sinit+0xc>
 80085aa:	bf00      	nop
 80085ac:	080084f1 	.word	0x080084f1
 80085b0:	20000784 	.word	0x20000784

080085b4 <_fwalk_sglue>:
 80085b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085b8:	4607      	mov	r7, r0
 80085ba:	4688      	mov	r8, r1
 80085bc:	4614      	mov	r4, r2
 80085be:	2600      	movs	r6, #0
 80085c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085c4:	f1b9 0901 	subs.w	r9, r9, #1
 80085c8:	d505      	bpl.n	80085d6 <_fwalk_sglue+0x22>
 80085ca:	6824      	ldr	r4, [r4, #0]
 80085cc:	2c00      	cmp	r4, #0
 80085ce:	d1f7      	bne.n	80085c0 <_fwalk_sglue+0xc>
 80085d0:	4630      	mov	r0, r6
 80085d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085d6:	89ab      	ldrh	r3, [r5, #12]
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d907      	bls.n	80085ec <_fwalk_sglue+0x38>
 80085dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085e0:	3301      	adds	r3, #1
 80085e2:	d003      	beq.n	80085ec <_fwalk_sglue+0x38>
 80085e4:	4629      	mov	r1, r5
 80085e6:	4638      	mov	r0, r7
 80085e8:	47c0      	blx	r8
 80085ea:	4306      	orrs	r6, r0
 80085ec:	3568      	adds	r5, #104	@ 0x68
 80085ee:	e7e9      	b.n	80085c4 <_fwalk_sglue+0x10>

080085f0 <__sread>:
 80085f0:	b510      	push	{r4, lr}
 80085f2:	460c      	mov	r4, r1
 80085f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f8:	f000 f868 	bl	80086cc <_read_r>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	bfab      	itete	ge
 8008600:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008602:	89a3      	ldrhlt	r3, [r4, #12]
 8008604:	181b      	addge	r3, r3, r0
 8008606:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800860a:	bfac      	ite	ge
 800860c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800860e:	81a3      	strhlt	r3, [r4, #12]
 8008610:	bd10      	pop	{r4, pc}

08008612 <__swrite>:
 8008612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008616:	461f      	mov	r7, r3
 8008618:	898b      	ldrh	r3, [r1, #12]
 800861a:	05db      	lsls	r3, r3, #23
 800861c:	4605      	mov	r5, r0
 800861e:	460c      	mov	r4, r1
 8008620:	4616      	mov	r6, r2
 8008622:	d505      	bpl.n	8008630 <__swrite+0x1e>
 8008624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008628:	2302      	movs	r3, #2
 800862a:	2200      	movs	r2, #0
 800862c:	f000 f83c 	bl	80086a8 <_lseek_r>
 8008630:	89a3      	ldrh	r3, [r4, #12]
 8008632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008636:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800863a:	81a3      	strh	r3, [r4, #12]
 800863c:	4632      	mov	r2, r6
 800863e:	463b      	mov	r3, r7
 8008640:	4628      	mov	r0, r5
 8008642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008646:	f000 b853 	b.w	80086f0 <_write_r>

0800864a <__sseek>:
 800864a:	b510      	push	{r4, lr}
 800864c:	460c      	mov	r4, r1
 800864e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008652:	f000 f829 	bl	80086a8 <_lseek_r>
 8008656:	1c43      	adds	r3, r0, #1
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	bf15      	itete	ne
 800865c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800865e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008662:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008666:	81a3      	strheq	r3, [r4, #12]
 8008668:	bf18      	it	ne
 800866a:	81a3      	strhne	r3, [r4, #12]
 800866c:	bd10      	pop	{r4, pc}

0800866e <__sclose>:
 800866e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008672:	f000 b809 	b.w	8008688 <_close_r>

08008676 <memset>:
 8008676:	4402      	add	r2, r0
 8008678:	4603      	mov	r3, r0
 800867a:	4293      	cmp	r3, r2
 800867c:	d100      	bne.n	8008680 <memset+0xa>
 800867e:	4770      	bx	lr
 8008680:	f803 1b01 	strb.w	r1, [r3], #1
 8008684:	e7f9      	b.n	800867a <memset+0x4>
	...

08008688 <_close_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	4d06      	ldr	r5, [pc, #24]	@ (80086a4 <_close_r+0x1c>)
 800868c:	2300      	movs	r3, #0
 800868e:	4604      	mov	r4, r0
 8008690:	4608      	mov	r0, r1
 8008692:	602b      	str	r3, [r5, #0]
 8008694:	f7fa fd66 	bl	8003164 <_close>
 8008698:	1c43      	adds	r3, r0, #1
 800869a:	d102      	bne.n	80086a2 <_close_r+0x1a>
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	b103      	cbz	r3, 80086a2 <_close_r+0x1a>
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	bd38      	pop	{r3, r4, r5, pc}
 80086a4:	20000788 	.word	0x20000788

080086a8 <_lseek_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	4d07      	ldr	r5, [pc, #28]	@ (80086c8 <_lseek_r+0x20>)
 80086ac:	4604      	mov	r4, r0
 80086ae:	4608      	mov	r0, r1
 80086b0:	4611      	mov	r1, r2
 80086b2:	2200      	movs	r2, #0
 80086b4:	602a      	str	r2, [r5, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	f7fa fd7b 	bl	80031b2 <_lseek>
 80086bc:	1c43      	adds	r3, r0, #1
 80086be:	d102      	bne.n	80086c6 <_lseek_r+0x1e>
 80086c0:	682b      	ldr	r3, [r5, #0]
 80086c2:	b103      	cbz	r3, 80086c6 <_lseek_r+0x1e>
 80086c4:	6023      	str	r3, [r4, #0]
 80086c6:	bd38      	pop	{r3, r4, r5, pc}
 80086c8:	20000788 	.word	0x20000788

080086cc <_read_r>:
 80086cc:	b538      	push	{r3, r4, r5, lr}
 80086ce:	4d07      	ldr	r5, [pc, #28]	@ (80086ec <_read_r+0x20>)
 80086d0:	4604      	mov	r4, r0
 80086d2:	4608      	mov	r0, r1
 80086d4:	4611      	mov	r1, r2
 80086d6:	2200      	movs	r2, #0
 80086d8:	602a      	str	r2, [r5, #0]
 80086da:	461a      	mov	r2, r3
 80086dc:	f7fa fd09 	bl	80030f2 <_read>
 80086e0:	1c43      	adds	r3, r0, #1
 80086e2:	d102      	bne.n	80086ea <_read_r+0x1e>
 80086e4:	682b      	ldr	r3, [r5, #0]
 80086e6:	b103      	cbz	r3, 80086ea <_read_r+0x1e>
 80086e8:	6023      	str	r3, [r4, #0]
 80086ea:	bd38      	pop	{r3, r4, r5, pc}
 80086ec:	20000788 	.word	0x20000788

080086f0 <_write_r>:
 80086f0:	b538      	push	{r3, r4, r5, lr}
 80086f2:	4d07      	ldr	r5, [pc, #28]	@ (8008710 <_write_r+0x20>)
 80086f4:	4604      	mov	r4, r0
 80086f6:	4608      	mov	r0, r1
 80086f8:	4611      	mov	r1, r2
 80086fa:	2200      	movs	r2, #0
 80086fc:	602a      	str	r2, [r5, #0]
 80086fe:	461a      	mov	r2, r3
 8008700:	f7fa fd14 	bl	800312c <_write>
 8008704:	1c43      	adds	r3, r0, #1
 8008706:	d102      	bne.n	800870e <_write_r+0x1e>
 8008708:	682b      	ldr	r3, [r5, #0]
 800870a:	b103      	cbz	r3, 800870e <_write_r+0x1e>
 800870c:	6023      	str	r3, [r4, #0]
 800870e:	bd38      	pop	{r3, r4, r5, pc}
 8008710:	20000788 	.word	0x20000788

08008714 <__errno>:
 8008714:	4b01      	ldr	r3, [pc, #4]	@ (800871c <__errno+0x8>)
 8008716:	6818      	ldr	r0, [r3, #0]
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop
 800871c:	20000030 	.word	0x20000030

08008720 <__libc_init_array>:
 8008720:	b570      	push	{r4, r5, r6, lr}
 8008722:	4d0d      	ldr	r5, [pc, #52]	@ (8008758 <__libc_init_array+0x38>)
 8008724:	4c0d      	ldr	r4, [pc, #52]	@ (800875c <__libc_init_array+0x3c>)
 8008726:	1b64      	subs	r4, r4, r5
 8008728:	10a4      	asrs	r4, r4, #2
 800872a:	2600      	movs	r6, #0
 800872c:	42a6      	cmp	r6, r4
 800872e:	d109      	bne.n	8008744 <__libc_init_array+0x24>
 8008730:	4d0b      	ldr	r5, [pc, #44]	@ (8008760 <__libc_init_array+0x40>)
 8008732:	4c0c      	ldr	r4, [pc, #48]	@ (8008764 <__libc_init_array+0x44>)
 8008734:	f000 fe46 	bl	80093c4 <_init>
 8008738:	1b64      	subs	r4, r4, r5
 800873a:	10a4      	asrs	r4, r4, #2
 800873c:	2600      	movs	r6, #0
 800873e:	42a6      	cmp	r6, r4
 8008740:	d105      	bne.n	800874e <__libc_init_array+0x2e>
 8008742:	bd70      	pop	{r4, r5, r6, pc}
 8008744:	f855 3b04 	ldr.w	r3, [r5], #4
 8008748:	4798      	blx	r3
 800874a:	3601      	adds	r6, #1
 800874c:	e7ee      	b.n	800872c <__libc_init_array+0xc>
 800874e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008752:	4798      	blx	r3
 8008754:	3601      	adds	r6, #1
 8008756:	e7f2      	b.n	800873e <__libc_init_array+0x1e>
 8008758:	08009530 	.word	0x08009530
 800875c:	08009530 	.word	0x08009530
 8008760:	08009530 	.word	0x08009530
 8008764:	08009534 	.word	0x08009534

08008768 <__retarget_lock_init_recursive>:
 8008768:	4770      	bx	lr

0800876a <__retarget_lock_acquire_recursive>:
 800876a:	4770      	bx	lr

0800876c <__retarget_lock_release_recursive>:
 800876c:	4770      	bx	lr

0800876e <memcpy>:
 800876e:	440a      	add	r2, r1
 8008770:	4291      	cmp	r1, r2
 8008772:	f100 33ff 	add.w	r3, r0, #4294967295
 8008776:	d100      	bne.n	800877a <memcpy+0xc>
 8008778:	4770      	bx	lr
 800877a:	b510      	push	{r4, lr}
 800877c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008780:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008784:	4291      	cmp	r1, r2
 8008786:	d1f9      	bne.n	800877c <memcpy+0xe>
 8008788:	bd10      	pop	{r4, pc}
	...

0800878c <__assert_func>:
 800878c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800878e:	4614      	mov	r4, r2
 8008790:	461a      	mov	r2, r3
 8008792:	4b09      	ldr	r3, [pc, #36]	@ (80087b8 <__assert_func+0x2c>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4605      	mov	r5, r0
 8008798:	68d8      	ldr	r0, [r3, #12]
 800879a:	b14c      	cbz	r4, 80087b0 <__assert_func+0x24>
 800879c:	4b07      	ldr	r3, [pc, #28]	@ (80087bc <__assert_func+0x30>)
 800879e:	9100      	str	r1, [sp, #0]
 80087a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80087a4:	4906      	ldr	r1, [pc, #24]	@ (80087c0 <__assert_func+0x34>)
 80087a6:	462b      	mov	r3, r5
 80087a8:	f000 f9ba 	bl	8008b20 <fiprintf>
 80087ac:	f000 f9da 	bl	8008b64 <abort>
 80087b0:	4b04      	ldr	r3, [pc, #16]	@ (80087c4 <__assert_func+0x38>)
 80087b2:	461c      	mov	r4, r3
 80087b4:	e7f3      	b.n	800879e <__assert_func+0x12>
 80087b6:	bf00      	nop
 80087b8:	20000030 	.word	0x20000030
 80087bc:	080094b7 	.word	0x080094b7
 80087c0:	080094c4 	.word	0x080094c4
 80087c4:	080094f2 	.word	0x080094f2

080087c8 <_free_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	4605      	mov	r5, r0
 80087cc:	2900      	cmp	r1, #0
 80087ce:	d041      	beq.n	8008854 <_free_r+0x8c>
 80087d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087d4:	1f0c      	subs	r4, r1, #4
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	bfb8      	it	lt
 80087da:	18e4      	addlt	r4, r4, r3
 80087dc:	f000 f8e8 	bl	80089b0 <__malloc_lock>
 80087e0:	4a1d      	ldr	r2, [pc, #116]	@ (8008858 <_free_r+0x90>)
 80087e2:	6813      	ldr	r3, [r2, #0]
 80087e4:	b933      	cbnz	r3, 80087f4 <_free_r+0x2c>
 80087e6:	6063      	str	r3, [r4, #4]
 80087e8:	6014      	str	r4, [r2, #0]
 80087ea:	4628      	mov	r0, r5
 80087ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087f0:	f000 b8e4 	b.w	80089bc <__malloc_unlock>
 80087f4:	42a3      	cmp	r3, r4
 80087f6:	d908      	bls.n	800880a <_free_r+0x42>
 80087f8:	6820      	ldr	r0, [r4, #0]
 80087fa:	1821      	adds	r1, r4, r0
 80087fc:	428b      	cmp	r3, r1
 80087fe:	bf01      	itttt	eq
 8008800:	6819      	ldreq	r1, [r3, #0]
 8008802:	685b      	ldreq	r3, [r3, #4]
 8008804:	1809      	addeq	r1, r1, r0
 8008806:	6021      	streq	r1, [r4, #0]
 8008808:	e7ed      	b.n	80087e6 <_free_r+0x1e>
 800880a:	461a      	mov	r2, r3
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	b10b      	cbz	r3, 8008814 <_free_r+0x4c>
 8008810:	42a3      	cmp	r3, r4
 8008812:	d9fa      	bls.n	800880a <_free_r+0x42>
 8008814:	6811      	ldr	r1, [r2, #0]
 8008816:	1850      	adds	r0, r2, r1
 8008818:	42a0      	cmp	r0, r4
 800881a:	d10b      	bne.n	8008834 <_free_r+0x6c>
 800881c:	6820      	ldr	r0, [r4, #0]
 800881e:	4401      	add	r1, r0
 8008820:	1850      	adds	r0, r2, r1
 8008822:	4283      	cmp	r3, r0
 8008824:	6011      	str	r1, [r2, #0]
 8008826:	d1e0      	bne.n	80087ea <_free_r+0x22>
 8008828:	6818      	ldr	r0, [r3, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	6053      	str	r3, [r2, #4]
 800882e:	4408      	add	r0, r1
 8008830:	6010      	str	r0, [r2, #0]
 8008832:	e7da      	b.n	80087ea <_free_r+0x22>
 8008834:	d902      	bls.n	800883c <_free_r+0x74>
 8008836:	230c      	movs	r3, #12
 8008838:	602b      	str	r3, [r5, #0]
 800883a:	e7d6      	b.n	80087ea <_free_r+0x22>
 800883c:	6820      	ldr	r0, [r4, #0]
 800883e:	1821      	adds	r1, r4, r0
 8008840:	428b      	cmp	r3, r1
 8008842:	bf04      	itt	eq
 8008844:	6819      	ldreq	r1, [r3, #0]
 8008846:	685b      	ldreq	r3, [r3, #4]
 8008848:	6063      	str	r3, [r4, #4]
 800884a:	bf04      	itt	eq
 800884c:	1809      	addeq	r1, r1, r0
 800884e:	6021      	streq	r1, [r4, #0]
 8008850:	6054      	str	r4, [r2, #4]
 8008852:	e7ca      	b.n	80087ea <_free_r+0x22>
 8008854:	bd38      	pop	{r3, r4, r5, pc}
 8008856:	bf00      	nop
 8008858:	20000794 	.word	0x20000794

0800885c <malloc>:
 800885c:	4b02      	ldr	r3, [pc, #8]	@ (8008868 <malloc+0xc>)
 800885e:	4601      	mov	r1, r0
 8008860:	6818      	ldr	r0, [r3, #0]
 8008862:	f000 b825 	b.w	80088b0 <_malloc_r>
 8008866:	bf00      	nop
 8008868:	20000030 	.word	0x20000030

0800886c <sbrk_aligned>:
 800886c:	b570      	push	{r4, r5, r6, lr}
 800886e:	4e0f      	ldr	r6, [pc, #60]	@ (80088ac <sbrk_aligned+0x40>)
 8008870:	460c      	mov	r4, r1
 8008872:	6831      	ldr	r1, [r6, #0]
 8008874:	4605      	mov	r5, r0
 8008876:	b911      	cbnz	r1, 800887e <sbrk_aligned+0x12>
 8008878:	f000 f964 	bl	8008b44 <_sbrk_r>
 800887c:	6030      	str	r0, [r6, #0]
 800887e:	4621      	mov	r1, r4
 8008880:	4628      	mov	r0, r5
 8008882:	f000 f95f 	bl	8008b44 <_sbrk_r>
 8008886:	1c43      	adds	r3, r0, #1
 8008888:	d103      	bne.n	8008892 <sbrk_aligned+0x26>
 800888a:	f04f 34ff 	mov.w	r4, #4294967295
 800888e:	4620      	mov	r0, r4
 8008890:	bd70      	pop	{r4, r5, r6, pc}
 8008892:	1cc4      	adds	r4, r0, #3
 8008894:	f024 0403 	bic.w	r4, r4, #3
 8008898:	42a0      	cmp	r0, r4
 800889a:	d0f8      	beq.n	800888e <sbrk_aligned+0x22>
 800889c:	1a21      	subs	r1, r4, r0
 800889e:	4628      	mov	r0, r5
 80088a0:	f000 f950 	bl	8008b44 <_sbrk_r>
 80088a4:	3001      	adds	r0, #1
 80088a6:	d1f2      	bne.n	800888e <sbrk_aligned+0x22>
 80088a8:	e7ef      	b.n	800888a <sbrk_aligned+0x1e>
 80088aa:	bf00      	nop
 80088ac:	20000790 	.word	0x20000790

080088b0 <_malloc_r>:
 80088b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088b4:	1ccd      	adds	r5, r1, #3
 80088b6:	f025 0503 	bic.w	r5, r5, #3
 80088ba:	3508      	adds	r5, #8
 80088bc:	2d0c      	cmp	r5, #12
 80088be:	bf38      	it	cc
 80088c0:	250c      	movcc	r5, #12
 80088c2:	2d00      	cmp	r5, #0
 80088c4:	4606      	mov	r6, r0
 80088c6:	db01      	blt.n	80088cc <_malloc_r+0x1c>
 80088c8:	42a9      	cmp	r1, r5
 80088ca:	d904      	bls.n	80088d6 <_malloc_r+0x26>
 80088cc:	230c      	movs	r3, #12
 80088ce:	6033      	str	r3, [r6, #0]
 80088d0:	2000      	movs	r0, #0
 80088d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80089ac <_malloc_r+0xfc>
 80088da:	f000 f869 	bl	80089b0 <__malloc_lock>
 80088de:	f8d8 3000 	ldr.w	r3, [r8]
 80088e2:	461c      	mov	r4, r3
 80088e4:	bb44      	cbnz	r4, 8008938 <_malloc_r+0x88>
 80088e6:	4629      	mov	r1, r5
 80088e8:	4630      	mov	r0, r6
 80088ea:	f7ff ffbf 	bl	800886c <sbrk_aligned>
 80088ee:	1c43      	adds	r3, r0, #1
 80088f0:	4604      	mov	r4, r0
 80088f2:	d158      	bne.n	80089a6 <_malloc_r+0xf6>
 80088f4:	f8d8 4000 	ldr.w	r4, [r8]
 80088f8:	4627      	mov	r7, r4
 80088fa:	2f00      	cmp	r7, #0
 80088fc:	d143      	bne.n	8008986 <_malloc_r+0xd6>
 80088fe:	2c00      	cmp	r4, #0
 8008900:	d04b      	beq.n	800899a <_malloc_r+0xea>
 8008902:	6823      	ldr	r3, [r4, #0]
 8008904:	4639      	mov	r1, r7
 8008906:	4630      	mov	r0, r6
 8008908:	eb04 0903 	add.w	r9, r4, r3
 800890c:	f000 f91a 	bl	8008b44 <_sbrk_r>
 8008910:	4581      	cmp	r9, r0
 8008912:	d142      	bne.n	800899a <_malloc_r+0xea>
 8008914:	6821      	ldr	r1, [r4, #0]
 8008916:	1a6d      	subs	r5, r5, r1
 8008918:	4629      	mov	r1, r5
 800891a:	4630      	mov	r0, r6
 800891c:	f7ff ffa6 	bl	800886c <sbrk_aligned>
 8008920:	3001      	adds	r0, #1
 8008922:	d03a      	beq.n	800899a <_malloc_r+0xea>
 8008924:	6823      	ldr	r3, [r4, #0]
 8008926:	442b      	add	r3, r5
 8008928:	6023      	str	r3, [r4, #0]
 800892a:	f8d8 3000 	ldr.w	r3, [r8]
 800892e:	685a      	ldr	r2, [r3, #4]
 8008930:	bb62      	cbnz	r2, 800898c <_malloc_r+0xdc>
 8008932:	f8c8 7000 	str.w	r7, [r8]
 8008936:	e00f      	b.n	8008958 <_malloc_r+0xa8>
 8008938:	6822      	ldr	r2, [r4, #0]
 800893a:	1b52      	subs	r2, r2, r5
 800893c:	d420      	bmi.n	8008980 <_malloc_r+0xd0>
 800893e:	2a0b      	cmp	r2, #11
 8008940:	d917      	bls.n	8008972 <_malloc_r+0xc2>
 8008942:	1961      	adds	r1, r4, r5
 8008944:	42a3      	cmp	r3, r4
 8008946:	6025      	str	r5, [r4, #0]
 8008948:	bf18      	it	ne
 800894a:	6059      	strne	r1, [r3, #4]
 800894c:	6863      	ldr	r3, [r4, #4]
 800894e:	bf08      	it	eq
 8008950:	f8c8 1000 	streq.w	r1, [r8]
 8008954:	5162      	str	r2, [r4, r5]
 8008956:	604b      	str	r3, [r1, #4]
 8008958:	4630      	mov	r0, r6
 800895a:	f000 f82f 	bl	80089bc <__malloc_unlock>
 800895e:	f104 000b 	add.w	r0, r4, #11
 8008962:	1d23      	adds	r3, r4, #4
 8008964:	f020 0007 	bic.w	r0, r0, #7
 8008968:	1ac2      	subs	r2, r0, r3
 800896a:	bf1c      	itt	ne
 800896c:	1a1b      	subne	r3, r3, r0
 800896e:	50a3      	strne	r3, [r4, r2]
 8008970:	e7af      	b.n	80088d2 <_malloc_r+0x22>
 8008972:	6862      	ldr	r2, [r4, #4]
 8008974:	42a3      	cmp	r3, r4
 8008976:	bf0c      	ite	eq
 8008978:	f8c8 2000 	streq.w	r2, [r8]
 800897c:	605a      	strne	r2, [r3, #4]
 800897e:	e7eb      	b.n	8008958 <_malloc_r+0xa8>
 8008980:	4623      	mov	r3, r4
 8008982:	6864      	ldr	r4, [r4, #4]
 8008984:	e7ae      	b.n	80088e4 <_malloc_r+0x34>
 8008986:	463c      	mov	r4, r7
 8008988:	687f      	ldr	r7, [r7, #4]
 800898a:	e7b6      	b.n	80088fa <_malloc_r+0x4a>
 800898c:	461a      	mov	r2, r3
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	42a3      	cmp	r3, r4
 8008992:	d1fb      	bne.n	800898c <_malloc_r+0xdc>
 8008994:	2300      	movs	r3, #0
 8008996:	6053      	str	r3, [r2, #4]
 8008998:	e7de      	b.n	8008958 <_malloc_r+0xa8>
 800899a:	230c      	movs	r3, #12
 800899c:	6033      	str	r3, [r6, #0]
 800899e:	4630      	mov	r0, r6
 80089a0:	f000 f80c 	bl	80089bc <__malloc_unlock>
 80089a4:	e794      	b.n	80088d0 <_malloc_r+0x20>
 80089a6:	6005      	str	r5, [r0, #0]
 80089a8:	e7d6      	b.n	8008958 <_malloc_r+0xa8>
 80089aa:	bf00      	nop
 80089ac:	20000794 	.word	0x20000794

080089b0 <__malloc_lock>:
 80089b0:	4801      	ldr	r0, [pc, #4]	@ (80089b8 <__malloc_lock+0x8>)
 80089b2:	f7ff beda 	b.w	800876a <__retarget_lock_acquire_recursive>
 80089b6:	bf00      	nop
 80089b8:	2000078c 	.word	0x2000078c

080089bc <__malloc_unlock>:
 80089bc:	4801      	ldr	r0, [pc, #4]	@ (80089c4 <__malloc_unlock+0x8>)
 80089be:	f7ff bed5 	b.w	800876c <__retarget_lock_release_recursive>
 80089c2:	bf00      	nop
 80089c4:	2000078c 	.word	0x2000078c

080089c8 <__sflush_r>:
 80089c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089d0:	0716      	lsls	r6, r2, #28
 80089d2:	4605      	mov	r5, r0
 80089d4:	460c      	mov	r4, r1
 80089d6:	d454      	bmi.n	8008a82 <__sflush_r+0xba>
 80089d8:	684b      	ldr	r3, [r1, #4]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	dc02      	bgt.n	80089e4 <__sflush_r+0x1c>
 80089de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	dd48      	ble.n	8008a76 <__sflush_r+0xae>
 80089e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089e6:	2e00      	cmp	r6, #0
 80089e8:	d045      	beq.n	8008a76 <__sflush_r+0xae>
 80089ea:	2300      	movs	r3, #0
 80089ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80089f0:	682f      	ldr	r7, [r5, #0]
 80089f2:	6a21      	ldr	r1, [r4, #32]
 80089f4:	602b      	str	r3, [r5, #0]
 80089f6:	d030      	beq.n	8008a5a <__sflush_r+0x92>
 80089f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80089fa:	89a3      	ldrh	r3, [r4, #12]
 80089fc:	0759      	lsls	r1, r3, #29
 80089fe:	d505      	bpl.n	8008a0c <__sflush_r+0x44>
 8008a00:	6863      	ldr	r3, [r4, #4]
 8008a02:	1ad2      	subs	r2, r2, r3
 8008a04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a06:	b10b      	cbz	r3, 8008a0c <__sflush_r+0x44>
 8008a08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008a0a:	1ad2      	subs	r2, r2, r3
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a10:	6a21      	ldr	r1, [r4, #32]
 8008a12:	4628      	mov	r0, r5
 8008a14:	47b0      	blx	r6
 8008a16:	1c43      	adds	r3, r0, #1
 8008a18:	89a3      	ldrh	r3, [r4, #12]
 8008a1a:	d106      	bne.n	8008a2a <__sflush_r+0x62>
 8008a1c:	6829      	ldr	r1, [r5, #0]
 8008a1e:	291d      	cmp	r1, #29
 8008a20:	d82b      	bhi.n	8008a7a <__sflush_r+0xb2>
 8008a22:	4a2a      	ldr	r2, [pc, #168]	@ (8008acc <__sflush_r+0x104>)
 8008a24:	40ca      	lsrs	r2, r1
 8008a26:	07d6      	lsls	r6, r2, #31
 8008a28:	d527      	bpl.n	8008a7a <__sflush_r+0xb2>
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	6062      	str	r2, [r4, #4]
 8008a2e:	04d9      	lsls	r1, r3, #19
 8008a30:	6922      	ldr	r2, [r4, #16]
 8008a32:	6022      	str	r2, [r4, #0]
 8008a34:	d504      	bpl.n	8008a40 <__sflush_r+0x78>
 8008a36:	1c42      	adds	r2, r0, #1
 8008a38:	d101      	bne.n	8008a3e <__sflush_r+0x76>
 8008a3a:	682b      	ldr	r3, [r5, #0]
 8008a3c:	b903      	cbnz	r3, 8008a40 <__sflush_r+0x78>
 8008a3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008a40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a42:	602f      	str	r7, [r5, #0]
 8008a44:	b1b9      	cbz	r1, 8008a76 <__sflush_r+0xae>
 8008a46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a4a:	4299      	cmp	r1, r3
 8008a4c:	d002      	beq.n	8008a54 <__sflush_r+0x8c>
 8008a4e:	4628      	mov	r0, r5
 8008a50:	f7ff feba 	bl	80087c8 <_free_r>
 8008a54:	2300      	movs	r3, #0
 8008a56:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a58:	e00d      	b.n	8008a76 <__sflush_r+0xae>
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	47b0      	blx	r6
 8008a60:	4602      	mov	r2, r0
 8008a62:	1c50      	adds	r0, r2, #1
 8008a64:	d1c9      	bne.n	80089fa <__sflush_r+0x32>
 8008a66:	682b      	ldr	r3, [r5, #0]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d0c6      	beq.n	80089fa <__sflush_r+0x32>
 8008a6c:	2b1d      	cmp	r3, #29
 8008a6e:	d001      	beq.n	8008a74 <__sflush_r+0xac>
 8008a70:	2b16      	cmp	r3, #22
 8008a72:	d11e      	bne.n	8008ab2 <__sflush_r+0xea>
 8008a74:	602f      	str	r7, [r5, #0]
 8008a76:	2000      	movs	r0, #0
 8008a78:	e022      	b.n	8008ac0 <__sflush_r+0xf8>
 8008a7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a7e:	b21b      	sxth	r3, r3
 8008a80:	e01b      	b.n	8008aba <__sflush_r+0xf2>
 8008a82:	690f      	ldr	r7, [r1, #16]
 8008a84:	2f00      	cmp	r7, #0
 8008a86:	d0f6      	beq.n	8008a76 <__sflush_r+0xae>
 8008a88:	0793      	lsls	r3, r2, #30
 8008a8a:	680e      	ldr	r6, [r1, #0]
 8008a8c:	bf08      	it	eq
 8008a8e:	694b      	ldreq	r3, [r1, #20]
 8008a90:	600f      	str	r7, [r1, #0]
 8008a92:	bf18      	it	ne
 8008a94:	2300      	movne	r3, #0
 8008a96:	eba6 0807 	sub.w	r8, r6, r7
 8008a9a:	608b      	str	r3, [r1, #8]
 8008a9c:	f1b8 0f00 	cmp.w	r8, #0
 8008aa0:	dde9      	ble.n	8008a76 <__sflush_r+0xae>
 8008aa2:	6a21      	ldr	r1, [r4, #32]
 8008aa4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008aa6:	4643      	mov	r3, r8
 8008aa8:	463a      	mov	r2, r7
 8008aaa:	4628      	mov	r0, r5
 8008aac:	47b0      	blx	r6
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	dc08      	bgt.n	8008ac4 <__sflush_r+0xfc>
 8008ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008aba:	81a3      	strh	r3, [r4, #12]
 8008abc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ac4:	4407      	add	r7, r0
 8008ac6:	eba8 0800 	sub.w	r8, r8, r0
 8008aca:	e7e7      	b.n	8008a9c <__sflush_r+0xd4>
 8008acc:	20400001 	.word	0x20400001

08008ad0 <_fflush_r>:
 8008ad0:	b538      	push	{r3, r4, r5, lr}
 8008ad2:	690b      	ldr	r3, [r1, #16]
 8008ad4:	4605      	mov	r5, r0
 8008ad6:	460c      	mov	r4, r1
 8008ad8:	b913      	cbnz	r3, 8008ae0 <_fflush_r+0x10>
 8008ada:	2500      	movs	r5, #0
 8008adc:	4628      	mov	r0, r5
 8008ade:	bd38      	pop	{r3, r4, r5, pc}
 8008ae0:	b118      	cbz	r0, 8008aea <_fflush_r+0x1a>
 8008ae2:	6a03      	ldr	r3, [r0, #32]
 8008ae4:	b90b      	cbnz	r3, 8008aea <_fflush_r+0x1a>
 8008ae6:	f7ff fd4d 	bl	8008584 <__sinit>
 8008aea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d0f3      	beq.n	8008ada <_fflush_r+0xa>
 8008af2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008af4:	07d0      	lsls	r0, r2, #31
 8008af6:	d404      	bmi.n	8008b02 <_fflush_r+0x32>
 8008af8:	0599      	lsls	r1, r3, #22
 8008afa:	d402      	bmi.n	8008b02 <_fflush_r+0x32>
 8008afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008afe:	f7ff fe34 	bl	800876a <__retarget_lock_acquire_recursive>
 8008b02:	4628      	mov	r0, r5
 8008b04:	4621      	mov	r1, r4
 8008b06:	f7ff ff5f 	bl	80089c8 <__sflush_r>
 8008b0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b0c:	07da      	lsls	r2, r3, #31
 8008b0e:	4605      	mov	r5, r0
 8008b10:	d4e4      	bmi.n	8008adc <_fflush_r+0xc>
 8008b12:	89a3      	ldrh	r3, [r4, #12]
 8008b14:	059b      	lsls	r3, r3, #22
 8008b16:	d4e1      	bmi.n	8008adc <_fflush_r+0xc>
 8008b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b1a:	f7ff fe27 	bl	800876c <__retarget_lock_release_recursive>
 8008b1e:	e7dd      	b.n	8008adc <_fflush_r+0xc>

08008b20 <fiprintf>:
 8008b20:	b40e      	push	{r1, r2, r3}
 8008b22:	b503      	push	{r0, r1, lr}
 8008b24:	4601      	mov	r1, r0
 8008b26:	ab03      	add	r3, sp, #12
 8008b28:	4805      	ldr	r0, [pc, #20]	@ (8008b40 <fiprintf+0x20>)
 8008b2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b2e:	6800      	ldr	r0, [r0, #0]
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	f000 f847 	bl	8008bc4 <_vfiprintf_r>
 8008b36:	b002      	add	sp, #8
 8008b38:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b3c:	b003      	add	sp, #12
 8008b3e:	4770      	bx	lr
 8008b40:	20000030 	.word	0x20000030

08008b44 <_sbrk_r>:
 8008b44:	b538      	push	{r3, r4, r5, lr}
 8008b46:	4d06      	ldr	r5, [pc, #24]	@ (8008b60 <_sbrk_r+0x1c>)
 8008b48:	2300      	movs	r3, #0
 8008b4a:	4604      	mov	r4, r0
 8008b4c:	4608      	mov	r0, r1
 8008b4e:	602b      	str	r3, [r5, #0]
 8008b50:	f7fa fb3c 	bl	80031cc <_sbrk>
 8008b54:	1c43      	adds	r3, r0, #1
 8008b56:	d102      	bne.n	8008b5e <_sbrk_r+0x1a>
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	b103      	cbz	r3, 8008b5e <_sbrk_r+0x1a>
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	bd38      	pop	{r3, r4, r5, pc}
 8008b60:	20000788 	.word	0x20000788

08008b64 <abort>:
 8008b64:	b508      	push	{r3, lr}
 8008b66:	2006      	movs	r0, #6
 8008b68:	f000 fb8c 	bl	8009284 <raise>
 8008b6c:	2001      	movs	r0, #1
 8008b6e:	f7fa fab5 	bl	80030dc <_exit>

08008b72 <__sfputc_r>:
 8008b72:	6893      	ldr	r3, [r2, #8]
 8008b74:	3b01      	subs	r3, #1
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	b410      	push	{r4}
 8008b7a:	6093      	str	r3, [r2, #8]
 8008b7c:	da08      	bge.n	8008b90 <__sfputc_r+0x1e>
 8008b7e:	6994      	ldr	r4, [r2, #24]
 8008b80:	42a3      	cmp	r3, r4
 8008b82:	db01      	blt.n	8008b88 <__sfputc_r+0x16>
 8008b84:	290a      	cmp	r1, #10
 8008b86:	d103      	bne.n	8008b90 <__sfputc_r+0x1e>
 8008b88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b8c:	f000 babe 	b.w	800910c <__swbuf_r>
 8008b90:	6813      	ldr	r3, [r2, #0]
 8008b92:	1c58      	adds	r0, r3, #1
 8008b94:	6010      	str	r0, [r2, #0]
 8008b96:	7019      	strb	r1, [r3, #0]
 8008b98:	4608      	mov	r0, r1
 8008b9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <__sfputs_r>:
 8008ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ba2:	4606      	mov	r6, r0
 8008ba4:	460f      	mov	r7, r1
 8008ba6:	4614      	mov	r4, r2
 8008ba8:	18d5      	adds	r5, r2, r3
 8008baa:	42ac      	cmp	r4, r5
 8008bac:	d101      	bne.n	8008bb2 <__sfputs_r+0x12>
 8008bae:	2000      	movs	r0, #0
 8008bb0:	e007      	b.n	8008bc2 <__sfputs_r+0x22>
 8008bb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bb6:	463a      	mov	r2, r7
 8008bb8:	4630      	mov	r0, r6
 8008bba:	f7ff ffda 	bl	8008b72 <__sfputc_r>
 8008bbe:	1c43      	adds	r3, r0, #1
 8008bc0:	d1f3      	bne.n	8008baa <__sfputs_r+0xa>
 8008bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008bc4 <_vfiprintf_r>:
 8008bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc8:	460d      	mov	r5, r1
 8008bca:	b09d      	sub	sp, #116	@ 0x74
 8008bcc:	4614      	mov	r4, r2
 8008bce:	4698      	mov	r8, r3
 8008bd0:	4606      	mov	r6, r0
 8008bd2:	b118      	cbz	r0, 8008bdc <_vfiprintf_r+0x18>
 8008bd4:	6a03      	ldr	r3, [r0, #32]
 8008bd6:	b90b      	cbnz	r3, 8008bdc <_vfiprintf_r+0x18>
 8008bd8:	f7ff fcd4 	bl	8008584 <__sinit>
 8008bdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bde:	07d9      	lsls	r1, r3, #31
 8008be0:	d405      	bmi.n	8008bee <_vfiprintf_r+0x2a>
 8008be2:	89ab      	ldrh	r3, [r5, #12]
 8008be4:	059a      	lsls	r2, r3, #22
 8008be6:	d402      	bmi.n	8008bee <_vfiprintf_r+0x2a>
 8008be8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bea:	f7ff fdbe 	bl	800876a <__retarget_lock_acquire_recursive>
 8008bee:	89ab      	ldrh	r3, [r5, #12]
 8008bf0:	071b      	lsls	r3, r3, #28
 8008bf2:	d501      	bpl.n	8008bf8 <_vfiprintf_r+0x34>
 8008bf4:	692b      	ldr	r3, [r5, #16]
 8008bf6:	b99b      	cbnz	r3, 8008c20 <_vfiprintf_r+0x5c>
 8008bf8:	4629      	mov	r1, r5
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	f000 fac4 	bl	8009188 <__swsetup_r>
 8008c00:	b170      	cbz	r0, 8008c20 <_vfiprintf_r+0x5c>
 8008c02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c04:	07dc      	lsls	r4, r3, #31
 8008c06:	d504      	bpl.n	8008c12 <_vfiprintf_r+0x4e>
 8008c08:	f04f 30ff 	mov.w	r0, #4294967295
 8008c0c:	b01d      	add	sp, #116	@ 0x74
 8008c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c12:	89ab      	ldrh	r3, [r5, #12]
 8008c14:	0598      	lsls	r0, r3, #22
 8008c16:	d4f7      	bmi.n	8008c08 <_vfiprintf_r+0x44>
 8008c18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c1a:	f7ff fda7 	bl	800876c <__retarget_lock_release_recursive>
 8008c1e:	e7f3      	b.n	8008c08 <_vfiprintf_r+0x44>
 8008c20:	2300      	movs	r3, #0
 8008c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c24:	2320      	movs	r3, #32
 8008c26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c2e:	2330      	movs	r3, #48	@ 0x30
 8008c30:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008de0 <_vfiprintf_r+0x21c>
 8008c34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c38:	f04f 0901 	mov.w	r9, #1
 8008c3c:	4623      	mov	r3, r4
 8008c3e:	469a      	mov	sl, r3
 8008c40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c44:	b10a      	cbz	r2, 8008c4a <_vfiprintf_r+0x86>
 8008c46:	2a25      	cmp	r2, #37	@ 0x25
 8008c48:	d1f9      	bne.n	8008c3e <_vfiprintf_r+0x7a>
 8008c4a:	ebba 0b04 	subs.w	fp, sl, r4
 8008c4e:	d00b      	beq.n	8008c68 <_vfiprintf_r+0xa4>
 8008c50:	465b      	mov	r3, fp
 8008c52:	4622      	mov	r2, r4
 8008c54:	4629      	mov	r1, r5
 8008c56:	4630      	mov	r0, r6
 8008c58:	f7ff ffa2 	bl	8008ba0 <__sfputs_r>
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	f000 80a7 	beq.w	8008db0 <_vfiprintf_r+0x1ec>
 8008c62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c64:	445a      	add	r2, fp
 8008c66:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c68:	f89a 3000 	ldrb.w	r3, [sl]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f000 809f 	beq.w	8008db0 <_vfiprintf_r+0x1ec>
 8008c72:	2300      	movs	r3, #0
 8008c74:	f04f 32ff 	mov.w	r2, #4294967295
 8008c78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c7c:	f10a 0a01 	add.w	sl, sl, #1
 8008c80:	9304      	str	r3, [sp, #16]
 8008c82:	9307      	str	r3, [sp, #28]
 8008c84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c88:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c8a:	4654      	mov	r4, sl
 8008c8c:	2205      	movs	r2, #5
 8008c8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c92:	4853      	ldr	r0, [pc, #332]	@ (8008de0 <_vfiprintf_r+0x21c>)
 8008c94:	f7f7 faa4 	bl	80001e0 <memchr>
 8008c98:	9a04      	ldr	r2, [sp, #16]
 8008c9a:	b9d8      	cbnz	r0, 8008cd4 <_vfiprintf_r+0x110>
 8008c9c:	06d1      	lsls	r1, r2, #27
 8008c9e:	bf44      	itt	mi
 8008ca0:	2320      	movmi	r3, #32
 8008ca2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ca6:	0713      	lsls	r3, r2, #28
 8008ca8:	bf44      	itt	mi
 8008caa:	232b      	movmi	r3, #43	@ 0x2b
 8008cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cb0:	f89a 3000 	ldrb.w	r3, [sl]
 8008cb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cb6:	d015      	beq.n	8008ce4 <_vfiprintf_r+0x120>
 8008cb8:	9a07      	ldr	r2, [sp, #28]
 8008cba:	4654      	mov	r4, sl
 8008cbc:	2000      	movs	r0, #0
 8008cbe:	f04f 0c0a 	mov.w	ip, #10
 8008cc2:	4621      	mov	r1, r4
 8008cc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cc8:	3b30      	subs	r3, #48	@ 0x30
 8008cca:	2b09      	cmp	r3, #9
 8008ccc:	d94b      	bls.n	8008d66 <_vfiprintf_r+0x1a2>
 8008cce:	b1b0      	cbz	r0, 8008cfe <_vfiprintf_r+0x13a>
 8008cd0:	9207      	str	r2, [sp, #28]
 8008cd2:	e014      	b.n	8008cfe <_vfiprintf_r+0x13a>
 8008cd4:	eba0 0308 	sub.w	r3, r0, r8
 8008cd8:	fa09 f303 	lsl.w	r3, r9, r3
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	9304      	str	r3, [sp, #16]
 8008ce0:	46a2      	mov	sl, r4
 8008ce2:	e7d2      	b.n	8008c8a <_vfiprintf_r+0xc6>
 8008ce4:	9b03      	ldr	r3, [sp, #12]
 8008ce6:	1d19      	adds	r1, r3, #4
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	9103      	str	r1, [sp, #12]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	bfbb      	ittet	lt
 8008cf0:	425b      	neglt	r3, r3
 8008cf2:	f042 0202 	orrlt.w	r2, r2, #2
 8008cf6:	9307      	strge	r3, [sp, #28]
 8008cf8:	9307      	strlt	r3, [sp, #28]
 8008cfa:	bfb8      	it	lt
 8008cfc:	9204      	strlt	r2, [sp, #16]
 8008cfe:	7823      	ldrb	r3, [r4, #0]
 8008d00:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d02:	d10a      	bne.n	8008d1a <_vfiprintf_r+0x156>
 8008d04:	7863      	ldrb	r3, [r4, #1]
 8008d06:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d08:	d132      	bne.n	8008d70 <_vfiprintf_r+0x1ac>
 8008d0a:	9b03      	ldr	r3, [sp, #12]
 8008d0c:	1d1a      	adds	r2, r3, #4
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	9203      	str	r2, [sp, #12]
 8008d12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d16:	3402      	adds	r4, #2
 8008d18:	9305      	str	r3, [sp, #20]
 8008d1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008df0 <_vfiprintf_r+0x22c>
 8008d1e:	7821      	ldrb	r1, [r4, #0]
 8008d20:	2203      	movs	r2, #3
 8008d22:	4650      	mov	r0, sl
 8008d24:	f7f7 fa5c 	bl	80001e0 <memchr>
 8008d28:	b138      	cbz	r0, 8008d3a <_vfiprintf_r+0x176>
 8008d2a:	9b04      	ldr	r3, [sp, #16]
 8008d2c:	eba0 000a 	sub.w	r0, r0, sl
 8008d30:	2240      	movs	r2, #64	@ 0x40
 8008d32:	4082      	lsls	r2, r0
 8008d34:	4313      	orrs	r3, r2
 8008d36:	3401      	adds	r4, #1
 8008d38:	9304      	str	r3, [sp, #16]
 8008d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d3e:	4829      	ldr	r0, [pc, #164]	@ (8008de4 <_vfiprintf_r+0x220>)
 8008d40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d44:	2206      	movs	r2, #6
 8008d46:	f7f7 fa4b 	bl	80001e0 <memchr>
 8008d4a:	2800      	cmp	r0, #0
 8008d4c:	d03f      	beq.n	8008dce <_vfiprintf_r+0x20a>
 8008d4e:	4b26      	ldr	r3, [pc, #152]	@ (8008de8 <_vfiprintf_r+0x224>)
 8008d50:	bb1b      	cbnz	r3, 8008d9a <_vfiprintf_r+0x1d6>
 8008d52:	9b03      	ldr	r3, [sp, #12]
 8008d54:	3307      	adds	r3, #7
 8008d56:	f023 0307 	bic.w	r3, r3, #7
 8008d5a:	3308      	adds	r3, #8
 8008d5c:	9303      	str	r3, [sp, #12]
 8008d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d60:	443b      	add	r3, r7
 8008d62:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d64:	e76a      	b.n	8008c3c <_vfiprintf_r+0x78>
 8008d66:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	2001      	movs	r0, #1
 8008d6e:	e7a8      	b.n	8008cc2 <_vfiprintf_r+0xfe>
 8008d70:	2300      	movs	r3, #0
 8008d72:	3401      	adds	r4, #1
 8008d74:	9305      	str	r3, [sp, #20]
 8008d76:	4619      	mov	r1, r3
 8008d78:	f04f 0c0a 	mov.w	ip, #10
 8008d7c:	4620      	mov	r0, r4
 8008d7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d82:	3a30      	subs	r2, #48	@ 0x30
 8008d84:	2a09      	cmp	r2, #9
 8008d86:	d903      	bls.n	8008d90 <_vfiprintf_r+0x1cc>
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d0c6      	beq.n	8008d1a <_vfiprintf_r+0x156>
 8008d8c:	9105      	str	r1, [sp, #20]
 8008d8e:	e7c4      	b.n	8008d1a <_vfiprintf_r+0x156>
 8008d90:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d94:	4604      	mov	r4, r0
 8008d96:	2301      	movs	r3, #1
 8008d98:	e7f0      	b.n	8008d7c <_vfiprintf_r+0x1b8>
 8008d9a:	ab03      	add	r3, sp, #12
 8008d9c:	9300      	str	r3, [sp, #0]
 8008d9e:	462a      	mov	r2, r5
 8008da0:	4b12      	ldr	r3, [pc, #72]	@ (8008dec <_vfiprintf_r+0x228>)
 8008da2:	a904      	add	r1, sp, #16
 8008da4:	4630      	mov	r0, r6
 8008da6:	f3af 8000 	nop.w
 8008daa:	4607      	mov	r7, r0
 8008dac:	1c78      	adds	r0, r7, #1
 8008dae:	d1d6      	bne.n	8008d5e <_vfiprintf_r+0x19a>
 8008db0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008db2:	07d9      	lsls	r1, r3, #31
 8008db4:	d405      	bmi.n	8008dc2 <_vfiprintf_r+0x1fe>
 8008db6:	89ab      	ldrh	r3, [r5, #12]
 8008db8:	059a      	lsls	r2, r3, #22
 8008dba:	d402      	bmi.n	8008dc2 <_vfiprintf_r+0x1fe>
 8008dbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dbe:	f7ff fcd5 	bl	800876c <__retarget_lock_release_recursive>
 8008dc2:	89ab      	ldrh	r3, [r5, #12]
 8008dc4:	065b      	lsls	r3, r3, #25
 8008dc6:	f53f af1f 	bmi.w	8008c08 <_vfiprintf_r+0x44>
 8008dca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008dcc:	e71e      	b.n	8008c0c <_vfiprintf_r+0x48>
 8008dce:	ab03      	add	r3, sp, #12
 8008dd0:	9300      	str	r3, [sp, #0]
 8008dd2:	462a      	mov	r2, r5
 8008dd4:	4b05      	ldr	r3, [pc, #20]	@ (8008dec <_vfiprintf_r+0x228>)
 8008dd6:	a904      	add	r1, sp, #16
 8008dd8:	4630      	mov	r0, r6
 8008dda:	f000 f879 	bl	8008ed0 <_printf_i>
 8008dde:	e7e4      	b.n	8008daa <_vfiprintf_r+0x1e6>
 8008de0:	080094f3 	.word	0x080094f3
 8008de4:	080094fd 	.word	0x080094fd
 8008de8:	00000000 	.word	0x00000000
 8008dec:	08008ba1 	.word	0x08008ba1
 8008df0:	080094f9 	.word	0x080094f9

08008df4 <_printf_common>:
 8008df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008df8:	4616      	mov	r6, r2
 8008dfa:	4698      	mov	r8, r3
 8008dfc:	688a      	ldr	r2, [r1, #8]
 8008dfe:	690b      	ldr	r3, [r1, #16]
 8008e00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e04:	4293      	cmp	r3, r2
 8008e06:	bfb8      	it	lt
 8008e08:	4613      	movlt	r3, r2
 8008e0a:	6033      	str	r3, [r6, #0]
 8008e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e10:	4607      	mov	r7, r0
 8008e12:	460c      	mov	r4, r1
 8008e14:	b10a      	cbz	r2, 8008e1a <_printf_common+0x26>
 8008e16:	3301      	adds	r3, #1
 8008e18:	6033      	str	r3, [r6, #0]
 8008e1a:	6823      	ldr	r3, [r4, #0]
 8008e1c:	0699      	lsls	r1, r3, #26
 8008e1e:	bf42      	ittt	mi
 8008e20:	6833      	ldrmi	r3, [r6, #0]
 8008e22:	3302      	addmi	r3, #2
 8008e24:	6033      	strmi	r3, [r6, #0]
 8008e26:	6825      	ldr	r5, [r4, #0]
 8008e28:	f015 0506 	ands.w	r5, r5, #6
 8008e2c:	d106      	bne.n	8008e3c <_printf_common+0x48>
 8008e2e:	f104 0a19 	add.w	sl, r4, #25
 8008e32:	68e3      	ldr	r3, [r4, #12]
 8008e34:	6832      	ldr	r2, [r6, #0]
 8008e36:	1a9b      	subs	r3, r3, r2
 8008e38:	42ab      	cmp	r3, r5
 8008e3a:	dc26      	bgt.n	8008e8a <_printf_common+0x96>
 8008e3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e40:	6822      	ldr	r2, [r4, #0]
 8008e42:	3b00      	subs	r3, #0
 8008e44:	bf18      	it	ne
 8008e46:	2301      	movne	r3, #1
 8008e48:	0692      	lsls	r2, r2, #26
 8008e4a:	d42b      	bmi.n	8008ea4 <_printf_common+0xb0>
 8008e4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e50:	4641      	mov	r1, r8
 8008e52:	4638      	mov	r0, r7
 8008e54:	47c8      	blx	r9
 8008e56:	3001      	adds	r0, #1
 8008e58:	d01e      	beq.n	8008e98 <_printf_common+0xa4>
 8008e5a:	6823      	ldr	r3, [r4, #0]
 8008e5c:	6922      	ldr	r2, [r4, #16]
 8008e5e:	f003 0306 	and.w	r3, r3, #6
 8008e62:	2b04      	cmp	r3, #4
 8008e64:	bf02      	ittt	eq
 8008e66:	68e5      	ldreq	r5, [r4, #12]
 8008e68:	6833      	ldreq	r3, [r6, #0]
 8008e6a:	1aed      	subeq	r5, r5, r3
 8008e6c:	68a3      	ldr	r3, [r4, #8]
 8008e6e:	bf0c      	ite	eq
 8008e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e74:	2500      	movne	r5, #0
 8008e76:	4293      	cmp	r3, r2
 8008e78:	bfc4      	itt	gt
 8008e7a:	1a9b      	subgt	r3, r3, r2
 8008e7c:	18ed      	addgt	r5, r5, r3
 8008e7e:	2600      	movs	r6, #0
 8008e80:	341a      	adds	r4, #26
 8008e82:	42b5      	cmp	r5, r6
 8008e84:	d11a      	bne.n	8008ebc <_printf_common+0xc8>
 8008e86:	2000      	movs	r0, #0
 8008e88:	e008      	b.n	8008e9c <_printf_common+0xa8>
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	4652      	mov	r2, sl
 8008e8e:	4641      	mov	r1, r8
 8008e90:	4638      	mov	r0, r7
 8008e92:	47c8      	blx	r9
 8008e94:	3001      	adds	r0, #1
 8008e96:	d103      	bne.n	8008ea0 <_printf_common+0xac>
 8008e98:	f04f 30ff 	mov.w	r0, #4294967295
 8008e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ea0:	3501      	adds	r5, #1
 8008ea2:	e7c6      	b.n	8008e32 <_printf_common+0x3e>
 8008ea4:	18e1      	adds	r1, r4, r3
 8008ea6:	1c5a      	adds	r2, r3, #1
 8008ea8:	2030      	movs	r0, #48	@ 0x30
 8008eaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008eae:	4422      	add	r2, r4
 8008eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008eb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008eb8:	3302      	adds	r3, #2
 8008eba:	e7c7      	b.n	8008e4c <_printf_common+0x58>
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	4622      	mov	r2, r4
 8008ec0:	4641      	mov	r1, r8
 8008ec2:	4638      	mov	r0, r7
 8008ec4:	47c8      	blx	r9
 8008ec6:	3001      	adds	r0, #1
 8008ec8:	d0e6      	beq.n	8008e98 <_printf_common+0xa4>
 8008eca:	3601      	adds	r6, #1
 8008ecc:	e7d9      	b.n	8008e82 <_printf_common+0x8e>
	...

08008ed0 <_printf_i>:
 8008ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ed4:	7e0f      	ldrb	r7, [r1, #24]
 8008ed6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ed8:	2f78      	cmp	r7, #120	@ 0x78
 8008eda:	4691      	mov	r9, r2
 8008edc:	4680      	mov	r8, r0
 8008ede:	460c      	mov	r4, r1
 8008ee0:	469a      	mov	sl, r3
 8008ee2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ee6:	d807      	bhi.n	8008ef8 <_printf_i+0x28>
 8008ee8:	2f62      	cmp	r7, #98	@ 0x62
 8008eea:	d80a      	bhi.n	8008f02 <_printf_i+0x32>
 8008eec:	2f00      	cmp	r7, #0
 8008eee:	f000 80d1 	beq.w	8009094 <_printf_i+0x1c4>
 8008ef2:	2f58      	cmp	r7, #88	@ 0x58
 8008ef4:	f000 80b8 	beq.w	8009068 <_printf_i+0x198>
 8008ef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008efc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f00:	e03a      	b.n	8008f78 <_printf_i+0xa8>
 8008f02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f06:	2b15      	cmp	r3, #21
 8008f08:	d8f6      	bhi.n	8008ef8 <_printf_i+0x28>
 8008f0a:	a101      	add	r1, pc, #4	@ (adr r1, 8008f10 <_printf_i+0x40>)
 8008f0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f10:	08008f69 	.word	0x08008f69
 8008f14:	08008f7d 	.word	0x08008f7d
 8008f18:	08008ef9 	.word	0x08008ef9
 8008f1c:	08008ef9 	.word	0x08008ef9
 8008f20:	08008ef9 	.word	0x08008ef9
 8008f24:	08008ef9 	.word	0x08008ef9
 8008f28:	08008f7d 	.word	0x08008f7d
 8008f2c:	08008ef9 	.word	0x08008ef9
 8008f30:	08008ef9 	.word	0x08008ef9
 8008f34:	08008ef9 	.word	0x08008ef9
 8008f38:	08008ef9 	.word	0x08008ef9
 8008f3c:	0800907b 	.word	0x0800907b
 8008f40:	08008fa7 	.word	0x08008fa7
 8008f44:	08009035 	.word	0x08009035
 8008f48:	08008ef9 	.word	0x08008ef9
 8008f4c:	08008ef9 	.word	0x08008ef9
 8008f50:	0800909d 	.word	0x0800909d
 8008f54:	08008ef9 	.word	0x08008ef9
 8008f58:	08008fa7 	.word	0x08008fa7
 8008f5c:	08008ef9 	.word	0x08008ef9
 8008f60:	08008ef9 	.word	0x08008ef9
 8008f64:	0800903d 	.word	0x0800903d
 8008f68:	6833      	ldr	r3, [r6, #0]
 8008f6a:	1d1a      	adds	r2, r3, #4
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	6032      	str	r2, [r6, #0]
 8008f70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008f78:	2301      	movs	r3, #1
 8008f7a:	e09c      	b.n	80090b6 <_printf_i+0x1e6>
 8008f7c:	6833      	ldr	r3, [r6, #0]
 8008f7e:	6820      	ldr	r0, [r4, #0]
 8008f80:	1d19      	adds	r1, r3, #4
 8008f82:	6031      	str	r1, [r6, #0]
 8008f84:	0606      	lsls	r6, r0, #24
 8008f86:	d501      	bpl.n	8008f8c <_printf_i+0xbc>
 8008f88:	681d      	ldr	r5, [r3, #0]
 8008f8a:	e003      	b.n	8008f94 <_printf_i+0xc4>
 8008f8c:	0645      	lsls	r5, r0, #25
 8008f8e:	d5fb      	bpl.n	8008f88 <_printf_i+0xb8>
 8008f90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008f94:	2d00      	cmp	r5, #0
 8008f96:	da03      	bge.n	8008fa0 <_printf_i+0xd0>
 8008f98:	232d      	movs	r3, #45	@ 0x2d
 8008f9a:	426d      	negs	r5, r5
 8008f9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fa0:	4858      	ldr	r0, [pc, #352]	@ (8009104 <_printf_i+0x234>)
 8008fa2:	230a      	movs	r3, #10
 8008fa4:	e011      	b.n	8008fca <_printf_i+0xfa>
 8008fa6:	6821      	ldr	r1, [r4, #0]
 8008fa8:	6833      	ldr	r3, [r6, #0]
 8008faa:	0608      	lsls	r0, r1, #24
 8008fac:	f853 5b04 	ldr.w	r5, [r3], #4
 8008fb0:	d402      	bmi.n	8008fb8 <_printf_i+0xe8>
 8008fb2:	0649      	lsls	r1, r1, #25
 8008fb4:	bf48      	it	mi
 8008fb6:	b2ad      	uxthmi	r5, r5
 8008fb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008fba:	4852      	ldr	r0, [pc, #328]	@ (8009104 <_printf_i+0x234>)
 8008fbc:	6033      	str	r3, [r6, #0]
 8008fbe:	bf14      	ite	ne
 8008fc0:	230a      	movne	r3, #10
 8008fc2:	2308      	moveq	r3, #8
 8008fc4:	2100      	movs	r1, #0
 8008fc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008fca:	6866      	ldr	r6, [r4, #4]
 8008fcc:	60a6      	str	r6, [r4, #8]
 8008fce:	2e00      	cmp	r6, #0
 8008fd0:	db05      	blt.n	8008fde <_printf_i+0x10e>
 8008fd2:	6821      	ldr	r1, [r4, #0]
 8008fd4:	432e      	orrs	r6, r5
 8008fd6:	f021 0104 	bic.w	r1, r1, #4
 8008fda:	6021      	str	r1, [r4, #0]
 8008fdc:	d04b      	beq.n	8009076 <_printf_i+0x1a6>
 8008fde:	4616      	mov	r6, r2
 8008fe0:	fbb5 f1f3 	udiv	r1, r5, r3
 8008fe4:	fb03 5711 	mls	r7, r3, r1, r5
 8008fe8:	5dc7      	ldrb	r7, [r0, r7]
 8008fea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008fee:	462f      	mov	r7, r5
 8008ff0:	42bb      	cmp	r3, r7
 8008ff2:	460d      	mov	r5, r1
 8008ff4:	d9f4      	bls.n	8008fe0 <_printf_i+0x110>
 8008ff6:	2b08      	cmp	r3, #8
 8008ff8:	d10b      	bne.n	8009012 <_printf_i+0x142>
 8008ffa:	6823      	ldr	r3, [r4, #0]
 8008ffc:	07df      	lsls	r7, r3, #31
 8008ffe:	d508      	bpl.n	8009012 <_printf_i+0x142>
 8009000:	6923      	ldr	r3, [r4, #16]
 8009002:	6861      	ldr	r1, [r4, #4]
 8009004:	4299      	cmp	r1, r3
 8009006:	bfde      	ittt	le
 8009008:	2330      	movle	r3, #48	@ 0x30
 800900a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800900e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009012:	1b92      	subs	r2, r2, r6
 8009014:	6122      	str	r2, [r4, #16]
 8009016:	f8cd a000 	str.w	sl, [sp]
 800901a:	464b      	mov	r3, r9
 800901c:	aa03      	add	r2, sp, #12
 800901e:	4621      	mov	r1, r4
 8009020:	4640      	mov	r0, r8
 8009022:	f7ff fee7 	bl	8008df4 <_printf_common>
 8009026:	3001      	adds	r0, #1
 8009028:	d14a      	bne.n	80090c0 <_printf_i+0x1f0>
 800902a:	f04f 30ff 	mov.w	r0, #4294967295
 800902e:	b004      	add	sp, #16
 8009030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009034:	6823      	ldr	r3, [r4, #0]
 8009036:	f043 0320 	orr.w	r3, r3, #32
 800903a:	6023      	str	r3, [r4, #0]
 800903c:	4832      	ldr	r0, [pc, #200]	@ (8009108 <_printf_i+0x238>)
 800903e:	2778      	movs	r7, #120	@ 0x78
 8009040:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009044:	6823      	ldr	r3, [r4, #0]
 8009046:	6831      	ldr	r1, [r6, #0]
 8009048:	061f      	lsls	r7, r3, #24
 800904a:	f851 5b04 	ldr.w	r5, [r1], #4
 800904e:	d402      	bmi.n	8009056 <_printf_i+0x186>
 8009050:	065f      	lsls	r7, r3, #25
 8009052:	bf48      	it	mi
 8009054:	b2ad      	uxthmi	r5, r5
 8009056:	6031      	str	r1, [r6, #0]
 8009058:	07d9      	lsls	r1, r3, #31
 800905a:	bf44      	itt	mi
 800905c:	f043 0320 	orrmi.w	r3, r3, #32
 8009060:	6023      	strmi	r3, [r4, #0]
 8009062:	b11d      	cbz	r5, 800906c <_printf_i+0x19c>
 8009064:	2310      	movs	r3, #16
 8009066:	e7ad      	b.n	8008fc4 <_printf_i+0xf4>
 8009068:	4826      	ldr	r0, [pc, #152]	@ (8009104 <_printf_i+0x234>)
 800906a:	e7e9      	b.n	8009040 <_printf_i+0x170>
 800906c:	6823      	ldr	r3, [r4, #0]
 800906e:	f023 0320 	bic.w	r3, r3, #32
 8009072:	6023      	str	r3, [r4, #0]
 8009074:	e7f6      	b.n	8009064 <_printf_i+0x194>
 8009076:	4616      	mov	r6, r2
 8009078:	e7bd      	b.n	8008ff6 <_printf_i+0x126>
 800907a:	6833      	ldr	r3, [r6, #0]
 800907c:	6825      	ldr	r5, [r4, #0]
 800907e:	6961      	ldr	r1, [r4, #20]
 8009080:	1d18      	adds	r0, r3, #4
 8009082:	6030      	str	r0, [r6, #0]
 8009084:	062e      	lsls	r6, r5, #24
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	d501      	bpl.n	800908e <_printf_i+0x1be>
 800908a:	6019      	str	r1, [r3, #0]
 800908c:	e002      	b.n	8009094 <_printf_i+0x1c4>
 800908e:	0668      	lsls	r0, r5, #25
 8009090:	d5fb      	bpl.n	800908a <_printf_i+0x1ba>
 8009092:	8019      	strh	r1, [r3, #0]
 8009094:	2300      	movs	r3, #0
 8009096:	6123      	str	r3, [r4, #16]
 8009098:	4616      	mov	r6, r2
 800909a:	e7bc      	b.n	8009016 <_printf_i+0x146>
 800909c:	6833      	ldr	r3, [r6, #0]
 800909e:	1d1a      	adds	r2, r3, #4
 80090a0:	6032      	str	r2, [r6, #0]
 80090a2:	681e      	ldr	r6, [r3, #0]
 80090a4:	6862      	ldr	r2, [r4, #4]
 80090a6:	2100      	movs	r1, #0
 80090a8:	4630      	mov	r0, r6
 80090aa:	f7f7 f899 	bl	80001e0 <memchr>
 80090ae:	b108      	cbz	r0, 80090b4 <_printf_i+0x1e4>
 80090b0:	1b80      	subs	r0, r0, r6
 80090b2:	6060      	str	r0, [r4, #4]
 80090b4:	6863      	ldr	r3, [r4, #4]
 80090b6:	6123      	str	r3, [r4, #16]
 80090b8:	2300      	movs	r3, #0
 80090ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090be:	e7aa      	b.n	8009016 <_printf_i+0x146>
 80090c0:	6923      	ldr	r3, [r4, #16]
 80090c2:	4632      	mov	r2, r6
 80090c4:	4649      	mov	r1, r9
 80090c6:	4640      	mov	r0, r8
 80090c8:	47d0      	blx	sl
 80090ca:	3001      	adds	r0, #1
 80090cc:	d0ad      	beq.n	800902a <_printf_i+0x15a>
 80090ce:	6823      	ldr	r3, [r4, #0]
 80090d0:	079b      	lsls	r3, r3, #30
 80090d2:	d413      	bmi.n	80090fc <_printf_i+0x22c>
 80090d4:	68e0      	ldr	r0, [r4, #12]
 80090d6:	9b03      	ldr	r3, [sp, #12]
 80090d8:	4298      	cmp	r0, r3
 80090da:	bfb8      	it	lt
 80090dc:	4618      	movlt	r0, r3
 80090de:	e7a6      	b.n	800902e <_printf_i+0x15e>
 80090e0:	2301      	movs	r3, #1
 80090e2:	4632      	mov	r2, r6
 80090e4:	4649      	mov	r1, r9
 80090e6:	4640      	mov	r0, r8
 80090e8:	47d0      	blx	sl
 80090ea:	3001      	adds	r0, #1
 80090ec:	d09d      	beq.n	800902a <_printf_i+0x15a>
 80090ee:	3501      	adds	r5, #1
 80090f0:	68e3      	ldr	r3, [r4, #12]
 80090f2:	9903      	ldr	r1, [sp, #12]
 80090f4:	1a5b      	subs	r3, r3, r1
 80090f6:	42ab      	cmp	r3, r5
 80090f8:	dcf2      	bgt.n	80090e0 <_printf_i+0x210>
 80090fa:	e7eb      	b.n	80090d4 <_printf_i+0x204>
 80090fc:	2500      	movs	r5, #0
 80090fe:	f104 0619 	add.w	r6, r4, #25
 8009102:	e7f5      	b.n	80090f0 <_printf_i+0x220>
 8009104:	08009504 	.word	0x08009504
 8009108:	08009515 	.word	0x08009515

0800910c <__swbuf_r>:
 800910c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800910e:	460e      	mov	r6, r1
 8009110:	4614      	mov	r4, r2
 8009112:	4605      	mov	r5, r0
 8009114:	b118      	cbz	r0, 800911e <__swbuf_r+0x12>
 8009116:	6a03      	ldr	r3, [r0, #32]
 8009118:	b90b      	cbnz	r3, 800911e <__swbuf_r+0x12>
 800911a:	f7ff fa33 	bl	8008584 <__sinit>
 800911e:	69a3      	ldr	r3, [r4, #24]
 8009120:	60a3      	str	r3, [r4, #8]
 8009122:	89a3      	ldrh	r3, [r4, #12]
 8009124:	071a      	lsls	r2, r3, #28
 8009126:	d501      	bpl.n	800912c <__swbuf_r+0x20>
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	b943      	cbnz	r3, 800913e <__swbuf_r+0x32>
 800912c:	4621      	mov	r1, r4
 800912e:	4628      	mov	r0, r5
 8009130:	f000 f82a 	bl	8009188 <__swsetup_r>
 8009134:	b118      	cbz	r0, 800913e <__swbuf_r+0x32>
 8009136:	f04f 37ff 	mov.w	r7, #4294967295
 800913a:	4638      	mov	r0, r7
 800913c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	6922      	ldr	r2, [r4, #16]
 8009142:	1a98      	subs	r0, r3, r2
 8009144:	6963      	ldr	r3, [r4, #20]
 8009146:	b2f6      	uxtb	r6, r6
 8009148:	4283      	cmp	r3, r0
 800914a:	4637      	mov	r7, r6
 800914c:	dc05      	bgt.n	800915a <__swbuf_r+0x4e>
 800914e:	4621      	mov	r1, r4
 8009150:	4628      	mov	r0, r5
 8009152:	f7ff fcbd 	bl	8008ad0 <_fflush_r>
 8009156:	2800      	cmp	r0, #0
 8009158:	d1ed      	bne.n	8009136 <__swbuf_r+0x2a>
 800915a:	68a3      	ldr	r3, [r4, #8]
 800915c:	3b01      	subs	r3, #1
 800915e:	60a3      	str	r3, [r4, #8]
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	1c5a      	adds	r2, r3, #1
 8009164:	6022      	str	r2, [r4, #0]
 8009166:	701e      	strb	r6, [r3, #0]
 8009168:	6962      	ldr	r2, [r4, #20]
 800916a:	1c43      	adds	r3, r0, #1
 800916c:	429a      	cmp	r2, r3
 800916e:	d004      	beq.n	800917a <__swbuf_r+0x6e>
 8009170:	89a3      	ldrh	r3, [r4, #12]
 8009172:	07db      	lsls	r3, r3, #31
 8009174:	d5e1      	bpl.n	800913a <__swbuf_r+0x2e>
 8009176:	2e0a      	cmp	r6, #10
 8009178:	d1df      	bne.n	800913a <__swbuf_r+0x2e>
 800917a:	4621      	mov	r1, r4
 800917c:	4628      	mov	r0, r5
 800917e:	f7ff fca7 	bl	8008ad0 <_fflush_r>
 8009182:	2800      	cmp	r0, #0
 8009184:	d0d9      	beq.n	800913a <__swbuf_r+0x2e>
 8009186:	e7d6      	b.n	8009136 <__swbuf_r+0x2a>

08009188 <__swsetup_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	4b29      	ldr	r3, [pc, #164]	@ (8009230 <__swsetup_r+0xa8>)
 800918c:	4605      	mov	r5, r0
 800918e:	6818      	ldr	r0, [r3, #0]
 8009190:	460c      	mov	r4, r1
 8009192:	b118      	cbz	r0, 800919c <__swsetup_r+0x14>
 8009194:	6a03      	ldr	r3, [r0, #32]
 8009196:	b90b      	cbnz	r3, 800919c <__swsetup_r+0x14>
 8009198:	f7ff f9f4 	bl	8008584 <__sinit>
 800919c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091a0:	0719      	lsls	r1, r3, #28
 80091a2:	d422      	bmi.n	80091ea <__swsetup_r+0x62>
 80091a4:	06da      	lsls	r2, r3, #27
 80091a6:	d407      	bmi.n	80091b8 <__swsetup_r+0x30>
 80091a8:	2209      	movs	r2, #9
 80091aa:	602a      	str	r2, [r5, #0]
 80091ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091b0:	81a3      	strh	r3, [r4, #12]
 80091b2:	f04f 30ff 	mov.w	r0, #4294967295
 80091b6:	e033      	b.n	8009220 <__swsetup_r+0x98>
 80091b8:	0758      	lsls	r0, r3, #29
 80091ba:	d512      	bpl.n	80091e2 <__swsetup_r+0x5a>
 80091bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091be:	b141      	cbz	r1, 80091d2 <__swsetup_r+0x4a>
 80091c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091c4:	4299      	cmp	r1, r3
 80091c6:	d002      	beq.n	80091ce <__swsetup_r+0x46>
 80091c8:	4628      	mov	r0, r5
 80091ca:	f7ff fafd 	bl	80087c8 <_free_r>
 80091ce:	2300      	movs	r3, #0
 80091d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80091d2:	89a3      	ldrh	r3, [r4, #12]
 80091d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091d8:	81a3      	strh	r3, [r4, #12]
 80091da:	2300      	movs	r3, #0
 80091dc:	6063      	str	r3, [r4, #4]
 80091de:	6923      	ldr	r3, [r4, #16]
 80091e0:	6023      	str	r3, [r4, #0]
 80091e2:	89a3      	ldrh	r3, [r4, #12]
 80091e4:	f043 0308 	orr.w	r3, r3, #8
 80091e8:	81a3      	strh	r3, [r4, #12]
 80091ea:	6923      	ldr	r3, [r4, #16]
 80091ec:	b94b      	cbnz	r3, 8009202 <__swsetup_r+0x7a>
 80091ee:	89a3      	ldrh	r3, [r4, #12]
 80091f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091f8:	d003      	beq.n	8009202 <__swsetup_r+0x7a>
 80091fa:	4621      	mov	r1, r4
 80091fc:	4628      	mov	r0, r5
 80091fe:	f000 f883 	bl	8009308 <__smakebuf_r>
 8009202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009206:	f013 0201 	ands.w	r2, r3, #1
 800920a:	d00a      	beq.n	8009222 <__swsetup_r+0x9a>
 800920c:	2200      	movs	r2, #0
 800920e:	60a2      	str	r2, [r4, #8]
 8009210:	6962      	ldr	r2, [r4, #20]
 8009212:	4252      	negs	r2, r2
 8009214:	61a2      	str	r2, [r4, #24]
 8009216:	6922      	ldr	r2, [r4, #16]
 8009218:	b942      	cbnz	r2, 800922c <__swsetup_r+0xa4>
 800921a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800921e:	d1c5      	bne.n	80091ac <__swsetup_r+0x24>
 8009220:	bd38      	pop	{r3, r4, r5, pc}
 8009222:	0799      	lsls	r1, r3, #30
 8009224:	bf58      	it	pl
 8009226:	6962      	ldrpl	r2, [r4, #20]
 8009228:	60a2      	str	r2, [r4, #8]
 800922a:	e7f4      	b.n	8009216 <__swsetup_r+0x8e>
 800922c:	2000      	movs	r0, #0
 800922e:	e7f7      	b.n	8009220 <__swsetup_r+0x98>
 8009230:	20000030 	.word	0x20000030

08009234 <_raise_r>:
 8009234:	291f      	cmp	r1, #31
 8009236:	b538      	push	{r3, r4, r5, lr}
 8009238:	4605      	mov	r5, r0
 800923a:	460c      	mov	r4, r1
 800923c:	d904      	bls.n	8009248 <_raise_r+0x14>
 800923e:	2316      	movs	r3, #22
 8009240:	6003      	str	r3, [r0, #0]
 8009242:	f04f 30ff 	mov.w	r0, #4294967295
 8009246:	bd38      	pop	{r3, r4, r5, pc}
 8009248:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800924a:	b112      	cbz	r2, 8009252 <_raise_r+0x1e>
 800924c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009250:	b94b      	cbnz	r3, 8009266 <_raise_r+0x32>
 8009252:	4628      	mov	r0, r5
 8009254:	f000 f830 	bl	80092b8 <_getpid_r>
 8009258:	4622      	mov	r2, r4
 800925a:	4601      	mov	r1, r0
 800925c:	4628      	mov	r0, r5
 800925e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009262:	f000 b817 	b.w	8009294 <_kill_r>
 8009266:	2b01      	cmp	r3, #1
 8009268:	d00a      	beq.n	8009280 <_raise_r+0x4c>
 800926a:	1c59      	adds	r1, r3, #1
 800926c:	d103      	bne.n	8009276 <_raise_r+0x42>
 800926e:	2316      	movs	r3, #22
 8009270:	6003      	str	r3, [r0, #0]
 8009272:	2001      	movs	r0, #1
 8009274:	e7e7      	b.n	8009246 <_raise_r+0x12>
 8009276:	2100      	movs	r1, #0
 8009278:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800927c:	4620      	mov	r0, r4
 800927e:	4798      	blx	r3
 8009280:	2000      	movs	r0, #0
 8009282:	e7e0      	b.n	8009246 <_raise_r+0x12>

08009284 <raise>:
 8009284:	4b02      	ldr	r3, [pc, #8]	@ (8009290 <raise+0xc>)
 8009286:	4601      	mov	r1, r0
 8009288:	6818      	ldr	r0, [r3, #0]
 800928a:	f7ff bfd3 	b.w	8009234 <_raise_r>
 800928e:	bf00      	nop
 8009290:	20000030 	.word	0x20000030

08009294 <_kill_r>:
 8009294:	b538      	push	{r3, r4, r5, lr}
 8009296:	4d07      	ldr	r5, [pc, #28]	@ (80092b4 <_kill_r+0x20>)
 8009298:	2300      	movs	r3, #0
 800929a:	4604      	mov	r4, r0
 800929c:	4608      	mov	r0, r1
 800929e:	4611      	mov	r1, r2
 80092a0:	602b      	str	r3, [r5, #0]
 80092a2:	f7f9 ff0b 	bl	80030bc <_kill>
 80092a6:	1c43      	adds	r3, r0, #1
 80092a8:	d102      	bne.n	80092b0 <_kill_r+0x1c>
 80092aa:	682b      	ldr	r3, [r5, #0]
 80092ac:	b103      	cbz	r3, 80092b0 <_kill_r+0x1c>
 80092ae:	6023      	str	r3, [r4, #0]
 80092b0:	bd38      	pop	{r3, r4, r5, pc}
 80092b2:	bf00      	nop
 80092b4:	20000788 	.word	0x20000788

080092b8 <_getpid_r>:
 80092b8:	f7f9 bef8 	b.w	80030ac <_getpid>

080092bc <__swhatbuf_r>:
 80092bc:	b570      	push	{r4, r5, r6, lr}
 80092be:	460c      	mov	r4, r1
 80092c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092c4:	2900      	cmp	r1, #0
 80092c6:	b096      	sub	sp, #88	@ 0x58
 80092c8:	4615      	mov	r5, r2
 80092ca:	461e      	mov	r6, r3
 80092cc:	da0d      	bge.n	80092ea <__swhatbuf_r+0x2e>
 80092ce:	89a3      	ldrh	r3, [r4, #12]
 80092d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092d4:	f04f 0100 	mov.w	r1, #0
 80092d8:	bf14      	ite	ne
 80092da:	2340      	movne	r3, #64	@ 0x40
 80092dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80092e0:	2000      	movs	r0, #0
 80092e2:	6031      	str	r1, [r6, #0]
 80092e4:	602b      	str	r3, [r5, #0]
 80092e6:	b016      	add	sp, #88	@ 0x58
 80092e8:	bd70      	pop	{r4, r5, r6, pc}
 80092ea:	466a      	mov	r2, sp
 80092ec:	f000 f848 	bl	8009380 <_fstat_r>
 80092f0:	2800      	cmp	r0, #0
 80092f2:	dbec      	blt.n	80092ce <__swhatbuf_r+0x12>
 80092f4:	9901      	ldr	r1, [sp, #4]
 80092f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092fe:	4259      	negs	r1, r3
 8009300:	4159      	adcs	r1, r3
 8009302:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009306:	e7eb      	b.n	80092e0 <__swhatbuf_r+0x24>

08009308 <__smakebuf_r>:
 8009308:	898b      	ldrh	r3, [r1, #12]
 800930a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800930c:	079d      	lsls	r5, r3, #30
 800930e:	4606      	mov	r6, r0
 8009310:	460c      	mov	r4, r1
 8009312:	d507      	bpl.n	8009324 <__smakebuf_r+0x1c>
 8009314:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009318:	6023      	str	r3, [r4, #0]
 800931a:	6123      	str	r3, [r4, #16]
 800931c:	2301      	movs	r3, #1
 800931e:	6163      	str	r3, [r4, #20]
 8009320:	b003      	add	sp, #12
 8009322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009324:	ab01      	add	r3, sp, #4
 8009326:	466a      	mov	r2, sp
 8009328:	f7ff ffc8 	bl	80092bc <__swhatbuf_r>
 800932c:	9f00      	ldr	r7, [sp, #0]
 800932e:	4605      	mov	r5, r0
 8009330:	4639      	mov	r1, r7
 8009332:	4630      	mov	r0, r6
 8009334:	f7ff fabc 	bl	80088b0 <_malloc_r>
 8009338:	b948      	cbnz	r0, 800934e <__smakebuf_r+0x46>
 800933a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800933e:	059a      	lsls	r2, r3, #22
 8009340:	d4ee      	bmi.n	8009320 <__smakebuf_r+0x18>
 8009342:	f023 0303 	bic.w	r3, r3, #3
 8009346:	f043 0302 	orr.w	r3, r3, #2
 800934a:	81a3      	strh	r3, [r4, #12]
 800934c:	e7e2      	b.n	8009314 <__smakebuf_r+0xc>
 800934e:	89a3      	ldrh	r3, [r4, #12]
 8009350:	6020      	str	r0, [r4, #0]
 8009352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009356:	81a3      	strh	r3, [r4, #12]
 8009358:	9b01      	ldr	r3, [sp, #4]
 800935a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800935e:	b15b      	cbz	r3, 8009378 <__smakebuf_r+0x70>
 8009360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009364:	4630      	mov	r0, r6
 8009366:	f000 f81d 	bl	80093a4 <_isatty_r>
 800936a:	b128      	cbz	r0, 8009378 <__smakebuf_r+0x70>
 800936c:	89a3      	ldrh	r3, [r4, #12]
 800936e:	f023 0303 	bic.w	r3, r3, #3
 8009372:	f043 0301 	orr.w	r3, r3, #1
 8009376:	81a3      	strh	r3, [r4, #12]
 8009378:	89a3      	ldrh	r3, [r4, #12]
 800937a:	431d      	orrs	r5, r3
 800937c:	81a5      	strh	r5, [r4, #12]
 800937e:	e7cf      	b.n	8009320 <__smakebuf_r+0x18>

08009380 <_fstat_r>:
 8009380:	b538      	push	{r3, r4, r5, lr}
 8009382:	4d07      	ldr	r5, [pc, #28]	@ (80093a0 <_fstat_r+0x20>)
 8009384:	2300      	movs	r3, #0
 8009386:	4604      	mov	r4, r0
 8009388:	4608      	mov	r0, r1
 800938a:	4611      	mov	r1, r2
 800938c:	602b      	str	r3, [r5, #0]
 800938e:	f7f9 fef5 	bl	800317c <_fstat>
 8009392:	1c43      	adds	r3, r0, #1
 8009394:	d102      	bne.n	800939c <_fstat_r+0x1c>
 8009396:	682b      	ldr	r3, [r5, #0]
 8009398:	b103      	cbz	r3, 800939c <_fstat_r+0x1c>
 800939a:	6023      	str	r3, [r4, #0]
 800939c:	bd38      	pop	{r3, r4, r5, pc}
 800939e:	bf00      	nop
 80093a0:	20000788 	.word	0x20000788

080093a4 <_isatty_r>:
 80093a4:	b538      	push	{r3, r4, r5, lr}
 80093a6:	4d06      	ldr	r5, [pc, #24]	@ (80093c0 <_isatty_r+0x1c>)
 80093a8:	2300      	movs	r3, #0
 80093aa:	4604      	mov	r4, r0
 80093ac:	4608      	mov	r0, r1
 80093ae:	602b      	str	r3, [r5, #0]
 80093b0:	f7f9 fef4 	bl	800319c <_isatty>
 80093b4:	1c43      	adds	r3, r0, #1
 80093b6:	d102      	bne.n	80093be <_isatty_r+0x1a>
 80093b8:	682b      	ldr	r3, [r5, #0]
 80093ba:	b103      	cbz	r3, 80093be <_isatty_r+0x1a>
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	20000788 	.word	0x20000788

080093c4 <_init>:
 80093c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c6:	bf00      	nop
 80093c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ca:	bc08      	pop	{r3}
 80093cc:	469e      	mov	lr, r3
 80093ce:	4770      	bx	lr

080093d0 <_fini>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	bf00      	nop
 80093d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093d6:	bc08      	pop	{r3}
 80093d8:	469e      	mov	lr, r3
 80093da:	4770      	bx	lr
