#! /nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/nix/store/pdy9lwvh4qqf9cnj0j61l40hxq05kxza-iverilog-12.0/lib/ivl/v2009.vpi";
S_0x5a675c0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x5a0ccd0 .scope module, "axi_wrapper" "axi_wrapper" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_axi_aclk";
    .port_info 1 /INPUT 1 "s_axi_aresetn";
    .port_info 2 /INPUT 32 "s_axi_awaddr";
    .port_info 3 /INPUT 3 "s_axi_awprot";
    .port_info 4 /INPUT 1 "s_axi_awvalid";
    .port_info 5 /OUTPUT 1 "s_axi_awready";
    .port_info 6 /INPUT 32 "s_axi_wdata";
    .port_info 7 /INPUT 4 "s_axi_wstrb";
    .port_info 8 /INPUT 1 "s_axi_wvalid";
    .port_info 9 /OUTPUT 1 "s_axi_wready";
    .port_info 10 /OUTPUT 2 "s_axi_bresp";
    .port_info 11 /OUTPUT 1 "s_axi_bvalid";
    .port_info 12 /INPUT 1 "s_axi_bready";
    .port_info 13 /INPUT 32 "s_axi_araddr";
    .port_info 14 /INPUT 3 "s_axi_arprot";
    .port_info 15 /INPUT 1 "s_axi_arvalid";
    .port_info 16 /OUTPUT 1 "s_axi_arready";
    .port_info 17 /OUTPUT 32 "s_axi_rdata";
    .port_info 18 /OUTPUT 2 "s_axi_rresp";
    .port_info 19 /OUTPUT 1 "s_axi_rvalid";
    .port_info 20 /INPUT 1 "s_axi_rready";
    .port_info 21 /OUTPUT 4 "m_axi_awid";
    .port_info 22 /OUTPUT 32 "m_axi_awaddr";
    .port_info 23 /OUTPUT 8 "m_axi_awlen";
    .port_info 24 /OUTPUT 3 "m_axi_awsize";
    .port_info 25 /OUTPUT 2 "m_axi_awburst";
    .port_info 26 /OUTPUT 1 "m_axi_awlock";
    .port_info 27 /OUTPUT 4 "m_axi_awcache";
    .port_info 28 /OUTPUT 3 "m_axi_awprot";
    .port_info 29 /OUTPUT 4 "m_axi_awqos";
    .port_info 30 /OUTPUT 1 "m_axi_awvalid";
    .port_info 31 /INPUT 1 "m_axi_awready";
    .port_info 32 /OUTPUT 32 "m_axi_wdata";
    .port_info 33 /OUTPUT 4 "m_axi_wstrb";
    .port_info 34 /OUTPUT 1 "m_axi_wlast";
    .port_info 35 /OUTPUT 1 "m_axi_wvalid";
    .port_info 36 /INPUT 1 "m_axi_wready";
    .port_info 37 /INPUT 4 "m_axi_bid";
    .port_info 38 /INPUT 2 "m_axi_bresp";
    .port_info 39 /INPUT 1 "m_axi_bvalid";
    .port_info 40 /OUTPUT 1 "m_axi_bready";
    .port_info 41 /OUTPUT 4 "m_axi_arid";
    .port_info 42 /OUTPUT 32 "m_axi_araddr";
    .port_info 43 /OUTPUT 8 "m_axi_arlen";
    .port_info 44 /OUTPUT 3 "m_axi_arsize";
    .port_info 45 /OUTPUT 2 "m_axi_arburst";
    .port_info 46 /OUTPUT 1 "m_axi_arlock";
    .port_info 47 /OUTPUT 4 "m_axi_arcache";
    .port_info 48 /OUTPUT 3 "m_axi_arprot";
    .port_info 49 /OUTPUT 4 "m_axi_arqos";
    .port_info 50 /OUTPUT 1 "m_axi_arvalid";
    .port_info 51 /INPUT 1 "m_axi_arready";
    .port_info 52 /INPUT 4 "m_axi_rid";
    .port_info 53 /INPUT 32 "m_axi_rdata";
    .port_info 54 /INPUT 2 "m_axi_rresp";
    .port_info 55 /INPUT 1 "m_axi_rlast";
    .port_info 56 /INPUT 1 "m_axi_rvalid";
    .port_info 57 /OUTPUT 1 "m_axi_rready";
P_0x58ad780 .param/l "C_M_AXI_ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x58ad7c0 .param/l "C_M_AXI_DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x58ad800 .param/l "C_M_AXI_ID_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x58ad840 .param/l "C_S_AXI_ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x58ad880 .param/l "C_S_AXI_DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
enum0x58c4d20 .enum4 (2)
   "WR_IDLE" 2'b00,
   "WR_ADDR" 2'b01,
   "WR_DATA" 2'b10,
   "WR_RESP" 2'b11
 ;
enum0x58d53f0 .enum4 (2)
   "RD_IDLE" 2'b00,
   "RD_WAIT" 2'b01,
   "RD_RESP" 2'b10
 ;
enum0x58d5950 .enum4 (3)
   "M_IDLE" 3'b000,
   "M_WRITE_ADDR" 3'b001,
   "M_WRITE_DATA" 3'b010,
   "M_WRITE_RESP" 3'b011,
   "M_READ_ADDR" 3'b100,
   "M_READ_DATA" 3'b101
 ;
o0x7f158c4bf338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x597b590 .functor BUFZ 1, o0x7f158c4bf338, C4<0>, C4<0>, C4<0>;
o0x7f158c4bf398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x597b450 .functor BUFZ 1, o0x7f158c4bf398, C4<0>, C4<0>, C4<0>;
L_0x5983170 .functor OR 1, L_0x5aa8b20, L_0x5aa8c70, C4<0>, C4<0>;
L_0x5982fa0 .functor OR 1, L_0x5aa8e80, L_0x5aa8f70, C4<0>, C4<0>;
o0x7f158c4bf668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5aa9480 .functor BUFZ 32, o0x7f158c4bf668, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aa98b0 .functor BUFZ 32, v0x5aa6900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa1460_0 .net *"_ivl_10", 0 0, L_0x5aa8c70;  1 drivers
L_0x7f158c470380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aa1540_0 .net/2u *"_ivl_100", 3 0, L_0x7f158c470380;  1 drivers
L_0x7f158c4703c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5aa1620_0 .net/2u *"_ivl_104", 2 0, L_0x7f158c4703c8;  1 drivers
v0x5aa1710_0 .net *"_ivl_106", 0 0, L_0x5acc800;  1 drivers
L_0x7f158c470410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5aa17d0_0 .net/2u *"_ivl_108", 0 0, L_0x7f158c470410;  1 drivers
L_0x7f158c470458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aa1900_0 .net/2u *"_ivl_110", 0 0, L_0x7f158c470458;  1 drivers
L_0x7f158c4704a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5aa19e0_0 .net/2u *"_ivl_114", 2 0, L_0x7f158c4704a0;  1 drivers
v0x5aa1ac0_0 .net *"_ivl_116", 0 0, L_0x5acc670;  1 drivers
L_0x7f158c4704e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5aa1b80_0 .net/2u *"_ivl_118", 0 0, L_0x7f158c4704e8;  1 drivers
L_0x7f158c470530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aa1c60_0 .net/2u *"_ivl_120", 0 0, L_0x7f158c470530;  1 drivers
L_0x7f158c470578 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5aa1d40_0 .net/2u *"_ivl_124", 2 0, L_0x7f158c470578;  1 drivers
L_0x7f158c470608 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5aa1e20_0 .net/2u *"_ivl_130", 2 0, L_0x7f158c470608;  1 drivers
v0x5aa1f00_0 .net *"_ivl_132", 0 0, L_0x5accec0;  1 drivers
L_0x7f158c470650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aa1fc0_0 .net/2u *"_ivl_134", 31 0, L_0x7f158c470650;  1 drivers
L_0x7f158c46f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa20a0_0 .net/2u *"_ivl_14", 1 0, L_0x7f158c46f0a8;  1 drivers
L_0x7f158c470890 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5aa2180_0 .net/2u *"_ivl_152", 2 0, L_0x7f158c470890;  1 drivers
v0x5aa2260_0 .net *"_ivl_154", 0 0, L_0x5acd210;  1 drivers
L_0x7f158c4708d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5aa2320_0 .net/2u *"_ivl_156", 0 0, L_0x7f158c4708d8;  1 drivers
L_0x7f158c470920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aa2400_0 .net/2u *"_ivl_158", 0 0, L_0x7f158c470920;  1 drivers
v0x5aa24e0_0 .net *"_ivl_16", 0 0, L_0x5aa8e80;  1 drivers
L_0x7f158c470968 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5aa25a0_0 .net/2u *"_ivl_162", 2 0, L_0x7f158c470968;  1 drivers
L_0x7f158c4709b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5aa2680_0 .net/2u *"_ivl_166", 2 0, L_0x7f158c4709b0;  1 drivers
L_0x7f158c46f0f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5aa2760_0 .net/2u *"_ivl_18", 1 0, L_0x7f158c46f0f0;  1 drivers
v0x5aa2840_0 .net *"_ivl_20", 0 0, L_0x5aa8f70;  1 drivers
L_0x7f158c46f138 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5aa2900_0 .net/2u *"_ivl_24", 1 0, L_0x7f158c46f138;  1 drivers
L_0x7f158c46f1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa29e0_0 .net/2u *"_ivl_36", 1 0, L_0x7f158c46f1c8;  1 drivers
L_0x7f158c46f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa2ac0_0 .net/2u *"_ivl_4", 1 0, L_0x7f158c46f018;  1 drivers
L_0x7f158c46f210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5aa2ba0_0 .net/2u *"_ivl_40", 1 0, L_0x7f158c46f210;  1 drivers
L_0x7f158c46ff00 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5aa2c80_0 .net/2u *"_ivl_54", 2 0, L_0x7f158c46ff00;  1 drivers
v0x5aa2d60_0 .net *"_ivl_56", 0 0, L_0x5acb940;  1 drivers
L_0x7f158c46ff48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aa2e20_0 .net/2u *"_ivl_58", 31 0, L_0x7f158c46ff48;  1 drivers
v0x5aa2f00_0 .net *"_ivl_6", 0 0, L_0x5aa8b20;  1 drivers
L_0x7f158c470188 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5aa2fc0_0 .net/2u *"_ivl_76", 2 0, L_0x7f158c470188;  1 drivers
v0x5aa30a0_0 .net *"_ivl_78", 0 0, L_0x5acbbe0;  1 drivers
L_0x7f158c46f060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5aa3160_0 .net/2u *"_ivl_8", 1 0, L_0x7f158c46f060;  1 drivers
L_0x7f158c4701d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5aa3240_0 .net/2u *"_ivl_80", 0 0, L_0x7f158c4701d0;  1 drivers
L_0x7f158c470218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aa3320_0 .net/2u *"_ivl_82", 0 0, L_0x7f158c470218;  1 drivers
L_0x7f158c470260 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5aa3400_0 .net/2u *"_ivl_86", 2 0, L_0x7f158c470260;  1 drivers
v0x5aa34e0_0 .net *"_ivl_88", 0 0, L_0x5acc270;  1 drivers
L_0x7f158c4702a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aa35a0_0 .net/2u *"_ivl_90", 31 0, L_0x7f158c4702a8;  1 drivers
L_0x7f158c4702f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5aa3680_0 .net/2u *"_ivl_94", 2 0, L_0x7f158c4702f0;  1 drivers
v0x5aa3760_0 .net *"_ivl_96", 0 0, L_0x5acc530;  1 drivers
L_0x7f158c470338 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5aa3820_0 .net/2u *"_ivl_98", 3 0, L_0x7f158c470338;  1 drivers
v0x5aa3900_0 .net "bus_addr", 31 0, L_0x5aa9340;  1 drivers
v0x5aa39e0_0 .net "bus_rdata", 31 0, v0x5a9e4b0_0;  1 drivers
v0x5aa3aa0_0 .net "bus_wdata", 31 0, L_0x5aa9480;  1 drivers
v0x5aa3b40_0 .net "bus_we", 0 0, v0x5aa3c10_0;  1 drivers
v0x5aa3c10_0 .var "bus_we_pulse", 0 0;
v0x5aa3cb0_0 .net "clk", 0 0, L_0x597b590;  1 drivers
v0x5aa3d50_0 .net "dram_addr", 31 0, L_0x5abca80;  1 drivers
v0x5aa3e40_0 .var "dram_rdata", 31 0;
v0x5aa3f10_0 .net "dram_ready", 0 0, L_0x5acd750;  1 drivers
v0x5aa3fb0_0 .net "dram_wdata", 31 0, L_0x5abcc10;  1 drivers
v0x5aa40a0_0 .net "dram_we", 0 0, L_0x5abc940;  1 drivers
v0x5aa4170_0 .var "m_addr_reg", 31 0;
v0x5aa4210_0 .net "m_axi_araddr", 31 0, L_0x5acd080;  1 drivers
L_0x7f158c470728 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5aa42f0_0 .net "m_axi_arburst", 1 0, L_0x7f158c470728;  1 drivers
L_0x7f158c4707b8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5aa43d0_0 .net "m_axi_arcache", 3 0, L_0x7f158c4707b8;  1 drivers
L_0x7f158c4705c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aa44b0_0 .net "m_axi_arid", 3 0, L_0x7f158c4705c0;  1 drivers
L_0x7f158c470698 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5aa4590_0 .net "m_axi_arlen", 7 0, L_0x7f158c470698;  1 drivers
L_0x7f158c470770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aa4670_0 .net "m_axi_arlock", 0 0, L_0x7f158c470770;  1 drivers
L_0x7f158c470800 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5aa4730_0 .net "m_axi_arprot", 2 0, L_0x7f158c470800;  1 drivers
L_0x7f158c470848 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aa4810_0 .net "m_axi_arqos", 3 0, L_0x7f158c470848;  1 drivers
o0x7f158c4bebe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa48f0_0 .net "m_axi_arready", 0 0, o0x7f158c4bebe8;  0 drivers
L_0x7f158c4706e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5aa49b0_0 .net "m_axi_arsize", 2 0, L_0x7f158c4706e0;  1 drivers
v0x5aa4ea0_0 .net "m_axi_arvalid", 0 0, L_0x5acd3e0;  1 drivers
v0x5aa4f60_0 .net "m_axi_awaddr", 31 0, L_0x5acba30;  1 drivers
L_0x7f158c470020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5aa5040_0 .net "m_axi_awburst", 1 0, L_0x7f158c470020;  1 drivers
L_0x7f158c4700b0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5aa5120_0 .net "m_axi_awcache", 3 0, L_0x7f158c4700b0;  1 drivers
L_0x7f158c46feb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aa5200_0 .net "m_axi_awid", 3 0, L_0x7f158c46feb8;  1 drivers
L_0x7f158c46ff90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5aa52e0_0 .net "m_axi_awlen", 7 0, L_0x7f158c46ff90;  1 drivers
L_0x7f158c470068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aa53c0_0 .net "m_axi_awlock", 0 0, L_0x7f158c470068;  1 drivers
L_0x7f158c4700f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5aa5480_0 .net "m_axi_awprot", 2 0, L_0x7f158c4700f8;  1 drivers
L_0x7f158c470140 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5aa5560_0 .net "m_axi_awqos", 3 0, L_0x7f158c470140;  1 drivers
o0x7f158c4bedf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa5640_0 .net "m_axi_awready", 0 0, o0x7f158c4bedf8;  0 drivers
L_0x7f158c46ffd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5aa5700_0 .net "m_axi_awsize", 2 0, L_0x7f158c46ffd8;  1 drivers
v0x5aa57e0_0 .net "m_axi_awvalid", 0 0, L_0x5acc130;  1 drivers
o0x7f158c4bee88 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5aa58a0_0 .net "m_axi_bid", 3 0, o0x7f158c4bee88;  0 drivers
v0x5aa5980_0 .net "m_axi_bready", 0 0, L_0x5accdd0;  1 drivers
o0x7f158c4beee8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5aa5a40_0 .net "m_axi_bresp", 1 0, o0x7f158c4beee8;  0 drivers
o0x7f158c4bef18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa5b20_0 .net "m_axi_bvalid", 0 0, o0x7f158c4bef18;  0 drivers
o0x7f158c4bef48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5aa5be0_0 .net "m_axi_rdata", 31 0, o0x7f158c4bef48;  0 drivers
o0x7f158c4bef78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5aa5cc0_0 .net "m_axi_rid", 3 0, o0x7f158c4bef78;  0 drivers
o0x7f158c4befa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa5da0_0 .net "m_axi_rlast", 0 0, o0x7f158c4befa8;  0 drivers
v0x5aa5e60_0 .net "m_axi_rready", 0 0, L_0x5acd570;  1 drivers
o0x7f158c4bf008 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5aa5f20_0 .net "m_axi_rresp", 1 0, o0x7f158c4bf008;  0 drivers
o0x7f158c4bf038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa6000_0 .net "m_axi_rvalid", 0 0, o0x7f158c4bf038;  0 drivers
v0x5aa60c0_0 .net "m_axi_wdata", 31 0, L_0x5acc360;  1 drivers
v0x5aa61a0_0 .net "m_axi_wlast", 0 0, L_0x5acc8f0;  1 drivers
o0x7f158c4bf0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa6260_0 .net "m_axi_wready", 0 0, o0x7f158c4bf0c8;  0 drivers
v0x5aa6320_0 .net "m_axi_wstrb", 3 0, L_0x5acc5d0;  1 drivers
v0x5aa6400_0 .net "m_axi_wvalid", 0 0, L_0x5accb80;  1 drivers
v0x5aa64c0_0 .var "m_next", 2 0;
v0x5aa65a0_0 .var "m_state", 2 0;
v0x5aa6680_0 .var "m_wdata_reg", 31 0;
v0x5aa6760_0 .var "m_we_reg", 0 0;
v0x5aa6820_0 .var "rd_addr_reg", 31 0;
v0x5aa6900_0 .var "rd_data_reg", 31 0;
v0x5aa69e0_0 .var "rd_en", 0 0;
v0x5aa6aa0_0 .var "rd_next", 1 0;
v0x5aa6b80_0 .var "rd_state", 1 0;
v0x5aa6c60_0 .net "read_addr_to_gpu", 31 0, L_0x5aa99e0;  1 drivers
v0x5aa6d40_0 .net "rst_n", 0 0, L_0x597b450;  1 drivers
v0x5aa6de0_0 .net "s_axi_aclk", 0 0, o0x7f158c4bf338;  0 drivers
o0x7f158c4bf368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5aa6ea0_0 .net "s_axi_araddr", 31 0, o0x7f158c4bf368;  0 drivers
v0x5aa6f80_0 .net "s_axi_aresetn", 0 0, o0x7f158c4bf398;  0 drivers
o0x7f158c4bf3c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5aa7040_0 .net "s_axi_arprot", 2 0, o0x7f158c4bf3c8;  0 drivers
v0x5aa7120_0 .net "s_axi_arready", 0 0, L_0x5aa95f0;  1 drivers
o0x7f158c4bf428 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa71e0_0 .net "s_axi_arvalid", 0 0, o0x7f158c4bf428;  0 drivers
o0x7f158c4bf458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5aa72a0_0 .net "s_axi_awaddr", 31 0, o0x7f158c4bf458;  0 drivers
o0x7f158c4bf488 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5aa7380_0 .net "s_axi_awprot", 2 0, o0x7f158c4bf488;  0 drivers
v0x5aa7460_0 .net "s_axi_awready", 0 0, L_0x5983170;  1 drivers
o0x7f158c4bf4e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa7520_0 .net "s_axi_awvalid", 0 0, o0x7f158c4bf4e8;  0 drivers
o0x7f158c4bf518 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa75e0_0 .net "s_axi_bready", 0 0, o0x7f158c4bf518;  0 drivers
L_0x7f158c46f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa76a0_0 .net "s_axi_bresp", 1 0, L_0x7f158c46f180;  1 drivers
v0x5aa7780_0 .net "s_axi_bvalid", 0 0, L_0x5aa9190;  1 drivers
v0x5aa7840_0 .net "s_axi_rdata", 31 0, L_0x5aa98b0;  1 drivers
o0x7f158c4bf5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa7920_0 .net "s_axi_rready", 0 0, o0x7f158c4bf5d8;  0 drivers
L_0x7f158c46f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa79e0_0 .net "s_axi_rresp", 1 0, L_0x7f158c46f258;  1 drivers
v0x5aa7ac0_0 .net "s_axi_rvalid", 0 0, L_0x5aa96f0;  1 drivers
v0x5aa7b80_0 .net "s_axi_wdata", 31 0, o0x7f158c4bf668;  0 drivers
v0x5aa7c60_0 .net "s_axi_wready", 0 0, L_0x5982fa0;  1 drivers
o0x7f158c4bf6c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5aa7d20_0 .net "s_axi_wstrb", 3 0, o0x7f158c4bf6c8;  0 drivers
o0x7f158c4bf6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aa7e00_0 .net "s_axi_wvalid", 0 0, o0x7f158c4bf6f8;  0 drivers
v0x5aa7ec0_0 .var "wr_addr_reg", 31 0;
v0x5aa7fa0_0 .var "wr_next", 1 0;
v0x5aa8080_0 .var "wr_state", 1 0;
E_0x5938e40/0 .event anyedge, v0x5aa65a0_0, v0x5a9e730_0, v0x5a9e570_0, v0x5aa5640_0;
E_0x5938e40/1 .event anyedge, v0x5aa6260_0, v0x5aa5b20_0, v0x5aa48f0_0, v0x5aa6000_0;
E_0x5938e40 .event/or E_0x5938e40/0, E_0x5938e40/1;
E_0x5935d70 .event anyedge, v0x5aa6b80_0, v0x5aa71e0_0, v0x5aa7920_0;
E_0x593d460 .event anyedge, v0x5aa8080_0, v0x5aa7520_0, v0x5aa7e00_0, v0x5aa75e0_0;
L_0x5aa8b20 .cmp/eq 2, v0x5aa8080_0, L_0x7f158c46f018;
L_0x5aa8c70 .cmp/eq 2, v0x5aa8080_0, L_0x7f158c46f060;
L_0x5aa8e80 .cmp/eq 2, v0x5aa8080_0, L_0x7f158c46f0a8;
L_0x5aa8f70 .cmp/eq 2, v0x5aa8080_0, L_0x7f158c46f0f0;
L_0x5aa9190 .cmp/eq 2, v0x5aa8080_0, L_0x7f158c46f138;
L_0x5aa9340 .functor MUXZ 32, v0x5aa7ec0_0, o0x7f158c4bf458, o0x7f158c4bf4e8, C4<>;
L_0x5aa95f0 .cmp/eq 2, v0x5aa6b80_0, L_0x7f158c46f1c8;
L_0x5aa96f0 .cmp/eq 2, v0x5aa6b80_0, L_0x7f158c46f210;
L_0x5aa99e0 .functor MUXZ 32, L_0x5aa9340, v0x5aa6820_0, v0x5aa69e0_0, C4<>;
L_0x5acb7f0 .functor MUXZ 32, L_0x5aa9340, v0x5aa6820_0, v0x5aa69e0_0, C4<>;
L_0x5acb940 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c46ff00;
L_0x5acba30 .functor MUXZ 32, L_0x7f158c46ff48, v0x5aa4170_0, L_0x5acb940, C4<>;
L_0x5acbbe0 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c470188;
L_0x5acc130 .functor MUXZ 1, L_0x7f158c470218, L_0x7f158c4701d0, L_0x5acbbe0, C4<>;
L_0x5acc270 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c470260;
L_0x5acc360 .functor MUXZ 32, L_0x7f158c4702a8, v0x5aa6680_0, L_0x5acc270, C4<>;
L_0x5acc530 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c4702f0;
L_0x5acc5d0 .functor MUXZ 4, L_0x7f158c470380, L_0x7f158c470338, L_0x5acc530, C4<>;
L_0x5acc800 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c4703c8;
L_0x5acc8f0 .functor MUXZ 1, L_0x7f158c470458, L_0x7f158c470410, L_0x5acc800, C4<>;
L_0x5acc670 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c4704a0;
L_0x5accb80 .functor MUXZ 1, L_0x7f158c470530, L_0x7f158c4704e8, L_0x5acc670, C4<>;
L_0x5accdd0 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c470578;
L_0x5accec0 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c470608;
L_0x5acd080 .functor MUXZ 32, L_0x7f158c470650, v0x5aa4170_0, L_0x5accec0, C4<>;
L_0x5acd210 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c470890;
L_0x5acd3e0 .functor MUXZ 1, L_0x7f158c470920, L_0x7f158c4708d8, L_0x5acd210, C4<>;
L_0x5acd570 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c470968;
L_0x5acd750 .cmp/eq 3, v0x5aa65a0_0, L_0x7f158c4709b0;
S_0x5a25080 .scope module, "gpu_inst" "gpu_top" 3 244, 4 1 0, S_0x5a0ccd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_bus_we";
    .port_info 3 /INPUT 32 "i_bus_addr";
    .port_info 4 /INPUT 32 "i_bus_wdata";
    .port_info 5 /OUTPUT 32 "o_bus_rdata";
    .port_info 6 /OUTPUT 1 "o_dram_we";
    .port_info 7 /OUTPUT 32 "o_dram_addr";
    .port_info 8 /OUTPUT 32 "o_dram_wdata";
    .port_info 9 /INPUT 32 "i_dram_rdata";
P_0x5a843a0 .param/l "ADDR_CONTROL" 1 4 36, C4<00000000000000000000000000000000>;
P_0x5a843e0 .param/l "ADDR_PC" 1 4 40, C4<00000000000000000000000000010000>;
P_0x5a84420 .param/l "ADDR_SHADER_BASE" 1 4 41, C4<00000000000000000001000000000000>;
P_0x5a84460 .param/l "ADDR_STATUS" 1 4 37, C4<00000000000000000000000000000100>;
P_0x5a844a0 .param/l "ADDR_VERTEX_BASE" 1 4 38, C4<00000000000000000000000000001000>;
P_0x5a844e0 .param/l "ADDR_VERTEX_COUNT" 1 4 39, C4<00000000000000000000000000001100>;
P_0x5a84520 .param/l "ADDR_WIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_0x5a84560 .param/l "CORD_WIDTH" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x5a845a0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5a845e0 .param/l "FB_HEIGHT" 0 4 6, +C4<00000000000000000000000111100000>;
P_0x5a84620 .param/l "FB_WIDTH" 0 4 5, +C4<00000000000000000000001010000000>;
P_0x5a84660 .param/l "FIFO_DATA_WIDTH" 1 4 33, +C4<00000000000000000000000001010011>;
P_0x5a846a0 .param/l "FIFO_DEPTH" 0 4 9, +C4<00000000000000000000000001000000>;
P_0x5a846e0 .param/l "INSTR_DEPTH" 0 4 8, +C4<00000000000000000000000100000000>;
P_0x5a84720 .param/l "INSTR_WIDTH" 1 4 237, +C4<00000000000000000000000000100000>;
P_0x5a84760 .param/l "NUM_MASTERS" 0 4 10, +C4<00000000000000000000000000000011>;
P_0x5a847a0 .param/l "NUM_SLAVES" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x5a847e0 .param/l "VEC_SIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5a84820 .param/l "VERTEX_COLOR_BITS" 1 4 30, +C4<00000000000000000000000001100000>;
P_0x5a84860 .param/l "VERTEX_POS_BITS" 1 4 29, +C4<00000000000000000000000000111100>;
P_0x5a848a0 .param/l "VERTEX_TOTAL_BITS" 1 4 32, +C4<00000000000000000000000101011100>;
P_0x5a848e0 .param/l "VERTEX_UV_BITS" 1 4 31, +C4<00000000000000000000000011000000>;
enum0x58d72f0 .enum4 (3)
   "PIPE_IDLE" 3'b000,
   "PIPE_FETCH_VERTEX" 3'b001,
   "PIPE_EXECUTE_SHADER" 3'b010,
   "PIPE_RASTERIZE" 3'b011,
   "PIPE_FRAGMENT" 3'b100,
   "PIPE_DONE" 3'b101
 ;
L_0x5abae00 .functor OR 1, L_0x5ababe0, L_0x5abad10, C4<0>, C4<0>;
L_0x5abaf10 .functor AND 1, v0x5aa3c10_0, L_0x5abae00, C4<1>, C4<1>;
L_0x5abb6b0 .functor AND 1, v0x5aa3c10_0, L_0x5abb590, C4<1>, C4<1>;
L_0x5abc940 .functor BUFZ 1, v0x5a8d640_0, C4<0>, C4<0>, C4<0>;
L_0x5abcd50 .functor BUFZ 32, v0x5aa3e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ac4130 .functor BUFZ 1, L_0x5ac3b30, C4<0>, C4<0>, C4<0>;
L_0x5ac4e50 .functor AND 1, L_0x5ac4ba0, L_0x5ac4db0, C4<1>, C4<1>;
L_0x5ac5880 .functor BUFZ 83, L_0x5ac4500, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f158c46f2a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5a9b430_0 .net/2u *"_ivl_0", 2 0, L_0x7f158c46f2a0;  1 drivers
v0x5a9b530_0 .net *"_ivl_10", 0 0, L_0x5abad10;  1 drivers
v0x5a9b5f0_0 .net *"_ivl_108", 0 0, L_0x5ac4db0;  1 drivers
v0x5a9b690_0 .net *"_ivl_118", 82 0, L_0x5ac5880;  1 drivers
v0x5a9b770_0 .net *"_ivl_13", 0 0, L_0x5abae00;  1 drivers
v0x5a9b830_0 .net *"_ivl_134", 31 0, L_0x5acb330;  1 drivers
L_0x7f158c46fe70 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a9b910_0 .net *"_ivl_140", 12 0, L_0x7f158c46fe70;  1 drivers
v0x5a9b9f0_0 .net *"_ivl_141", 31 0, L_0x5acb330;  alias, 1 drivers
L_0x7f158c46f528 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a9bab0_0 .net/2u *"_ivl_16", 31 0, L_0x7f158c46f528;  1 drivers
v0x5a9bb70_0 .net *"_ivl_18", 0 0, L_0x5abb590;  1 drivers
L_0x7f158c46f570 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5a9bc30_0 .net/2u *"_ivl_26", 2 0, L_0x7f158c46f570;  1 drivers
L_0x7f158c46f690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a9bd10_0 .net/2u *"_ivl_36", 31 0, L_0x7f158c46f690;  1 drivers
L_0x7f158c46f408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a9bdf0_0 .net/2u *"_ivl_4", 31 0, L_0x7f158c46f408;  1 drivers
L_0x7f158c46f6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a9bed0_0 .net/2u *"_ivl_40", 31 0, L_0x7f158c46f6d8;  1 drivers
L_0x7f158c46f7f8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5a9bfb0_0 .net/2u *"_ivl_50", 2 0, L_0x7f158c46f7f8;  1 drivers
v0x5a9c090_0 .net *"_ivl_6", 0 0, L_0x5ababe0;  1 drivers
v0x5a9c150_0 .net *"_ivl_61", 31 0, L_0x5abd3e0;  1 drivers
L_0x7f158c46f888 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a9c340_0 .net *"_ivl_65", 319 0, L_0x7f158c46f888;  1 drivers
L_0x7f158c46f8d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a9c420_0 .net/2u *"_ivl_71", 31 0, L_0x7f158c46f8d0;  1 drivers
L_0x7f158c46f450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5a9c500_0 .net/2u *"_ivl_8", 31 0, L_0x7f158c46f450;  1 drivers
v0x5a9c5e0_0 .net *"_ivl_81", 59 0, L_0x5abdfc0;  1 drivers
v0x5a9c6c0_0 .net *"_ivl_87", 95 0, L_0x5abe4a0;  1 drivers
v0x5a9c7a0_0 .net *"_ivl_96", 191 0, L_0x5abeec0;  1 drivers
L_0x7f158c46f918 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5a9c880_0 .net/2u *"_ivl_97", 2 0, L_0x7f158c46f918;  1 drivers
v0x5a9c960_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a9ca00_0 .net "controller_irq", 0 0, L_0x5abab20;  1 drivers
v0x5a9cad0_0 .var "controller_start", 0 0;
v0x5a9cb70_0 .var "current_vertex", 15 0;
v0x5a9cc60_0 .var "dram_rdata_delayed", 31 0;
v0x5a9cd20_0 .net "fifo_empty", 0 0, L_0x5ac4700;  1 drivers
v0x5a9cdf0_0 .net "fifo_full", 0 0, L_0x5ac49d0;  1 drivers
v0x5a9cec0_0 .net "fifo_rd", 0 0, L_0x5ac4e50;  1 drivers
v0x5a9cf90_0 .net "fifo_rdata", 82 0, L_0x5ac4500;  1 drivers
v0x5a9d060_0 .net "fifo_wdata", 82 0, L_0x5ac4230;  1 drivers
v0x5a9d130_0 .net "fifo_wr", 0 0, L_0x5ac4130;  1 drivers
v0x5a9d200_0 .net/s "frag_x", 9 0, L_0x5ac3c80;  1 drivers
v0x5a9d2d0_0 .net/s "frag_y", 9 0, L_0x5ac3d40;  1 drivers
v0x5a9d3a0_0 .net/s "fs_in_lambda0", 20 0, L_0x5ac51d0;  1 drivers
v0x5a9d440_0 .net/s "fs_in_lambda1", 20 0, L_0x5ac5440;  1 drivers
v0x5a9d4e0_0 .net/s "fs_in_lambda2", 20 0, L_0x5ac5600;  1 drivers
v0x5a9d580_0 .net "fs_in_valid", 0 0, L_0x5ac4ba0;  1 drivers
v0x5a9d650_0 .net/s "fs_in_x", 9 0, L_0x5ac4f60;  1 drivers
v0x5a9d720_0 .net/s "fs_in_y", 9 0, L_0x5ac4c90;  1 drivers
v0x5a9d7f0_0 .net "glbl_rst_n", 0 0, L_0x5aa9ae0;  1 drivers
v0x5a9d890_0 .net "i_bus_addr", 31 0, L_0x5acb7f0;  1 drivers
v0x5a9d960_0 .net "i_bus_wdata", 31 0, L_0x5aa9480;  alias, 1 drivers
v0x5a9da00_0 .net "i_bus_we", 0 0, v0x5aa3c10_0;  alias, 1 drivers
v0x5a9daa0_0 .net "i_dram_rdata", 31 0, v0x5aa3e40_0;  1 drivers
v0x5a9db80_0 .net "interpolated_color", 31 0, L_0x5ac68c0;  1 drivers
v0x5a9dc40_0 .net "interpolated_u", 31 0, L_0x5ac7a70;  1 drivers
v0x5a9dd10_0 .net "interpolated_v", 31 0, L_0x5ac8bc0;  1 drivers
v0x5a9dde0_0 .net/s "lambda0", 20 0, L_0x5ac38f0;  1 drivers
v0x5a9deb0_0 .net/s "lambda1", 20 0, L_0x5ac39b0;  1 drivers
v0x5a9df80_0 .net/s "lambda2", 20 0, L_0x5ac3a70;  1 drivers
v0x5a9e050_0 .net "master_addr", 95 0, L_0x5acafc0;  1 drivers
v0x5a9e150_0 .net "master_rdata", 95 0, v0x5a8d460_0;  1 drivers
v0x5a9e250_0 .net "master_req", 2 0, L_0x5acaed0;  1 drivers
v0x5a9e340_0 .net "master_wdata", 95 0, L_0x5acb470;  1 drivers
v0x5a9e410_0 .var "next_pipe_state", 2 0;
v0x5a9e4b0_0 .var "o_bus_rdata", 31 0;
v0x5a9e570_0 .net "o_dram_addr", 31 0, L_0x5abca80;  alias, 1 drivers
v0x5a9e650_0 .net "o_dram_wdata", 31 0, L_0x5abcc10;  alias, 1 drivers
v0x5a9e730_0 .net "o_dram_we", 0 0, L_0x5abc940;  alias, 1 drivers
v0x5a9e7f0_0 .var "pipe_state", 2 0;
v0x5a9e8d0_0 .net "pipeline_busy", 0 0, L_0x5aa9bb0;  1 drivers
v0x5a9edb0_0 .net "pipeline_start", 0 0, v0x5a84b10_0;  1 drivers
v0x5a9ee50_0 .net "pixel_color", 127 0, v0x5a8a340_0;  1 drivers
v0x5a9ef50_0 .net "pixel_we", 0 0, v0x5a8a410_0;  1 drivers
v0x5a9f040_0 .net/s "pixel_x", 9 0, v0x5a8a4e0_0;  1 drivers
v0x5a9f130_0 .net/s "pixel_y", 9 0, v0x5a8a5b0_0;  1 drivers
v0x5a9f220_0 .net "rast_frag_valid", 0 0, L_0x5ac3b30;  1 drivers
v0x5a9f2c0_0 .net "rast_start", 0 0, L_0x5abeff0;  1 drivers
v0x5a9f360_0 .net "rasterizer_done", 0 0, L_0x5ac3e90;  1 drivers
v0x5a9f400_0 .net "rst_n", 0 0, L_0x597b450;  alias, 1 drivers
v0x5a9f4d0_0 .net "shader_exec_en", 0 0, L_0x5abc070;  1 drivers
v0x5a9f5a0_0 .net "shader_host_rdata", 31 0, L_0x5abb480;  1 drivers
v0x5a9f670_0 .net "shader_imm", 11 0, L_0x5abbec0;  1 drivers
v0x5a9f740_0 .net "shader_instruction", 31 0, L_0x5abb1b0;  1 drivers
v0x5a9f830_0 .net "shader_opcode", 4 0, L_0x5abb940;  1 drivers
v0x5a9f8d0_0 .var "shader_pc", 31 0;
v0x5a9f970_0 .net "shader_rd", 3 0, L_0x5abbb00;  1 drivers
v0x5a9fa10_0 .net "shader_rs1", 3 0, L_0x5abbc30;  1 drivers
v0x5a9fad0_0 .net "shader_rs2", 3 0, L_0x5abbd60;  1 drivers
v0x5a9fb90_0 .net "slave_addr", 31 0, v0x5a8d550_0;  1 drivers
v0x5a9fc60_0 .net "slave_rdata", 31 0, L_0x5abcd50;  1 drivers
v0x5a9fd60_0 .net "slave_req", 0 0, v0x5a8d640_0;  1 drivers
v0x5a9fe30_0 .net "slave_wdata", 31 0, v0x5a8d720_0;  1 drivers
v0x5a9ff30_0 .net "tex_req_valid", 0 0, L_0x5ac86b0;  1 drivers
v0x5aa0020_0 .net "tex_u", 31 0, L_0x5ac8d90;  1 drivers
v0x5aa00c0_0 .net "tex_v", 31 0, L_0x5ac8e30;  1 drivers
v0x5aa0190_0 .net "texel_color_single", 31 0, L_0x5ac74e0;  1 drivers
v0x5aa0260_0 .net "texel_color_vec", 127 0, L_0x5aca520;  1 drivers
v0x5aa0380_0 .net "texel_valid", 0 0, v0x5a96210_0;  1 drivers
v0x5aa0470_0 .net "v0_color", 31 0, L_0x5abde30;  1 drivers
v0x5aa0510_0 .net "v0_u", 31 0, L_0x5abe610;  1 drivers
v0x5aa05b0_0 .net "v0_v", 31 0, L_0x5abe6b0;  1 drivers
v0x5aa0680_0 .net/s "v0x", 9 0, L_0x5abd870;  1 drivers
v0x5aa0750_0 .net/s "v0y", 9 0, L_0x5abd9e0;  1 drivers
v0x5aa0820_0 .net "v1_color", 31 0, L_0x5abe1b0;  1 drivers
v0x5aa08f0_0 .net "v1_u", 31 0, L_0x5abe8d0;  1 drivers
v0x5aa09c0_0 .net "v1_v", 31 0, L_0x5abe9c0;  1 drivers
v0x5aa0a90_0 .net/s "v1x", 9 0, L_0x5abdb20;  1 drivers
v0x5aa0b60_0 .net/s "v1y", 9 0, L_0x5abdca0;  1 drivers
v0x5aa0c30_0 .net "v2_color", 31 0, L_0x5abe3b0;  1 drivers
v0x5aa0d00_0 .net "v2_u", 31 0, L_0x5abec30;  1 drivers
v0x5aa0dd0_0 .net "v2_v", 31 0, L_0x5abecd0;  1 drivers
v0x5aa0ea0_0 .net/s "v2x", 9 0, L_0x5abdd90;  1 drivers
v0x5aa0f70_0 .net/s "v2y", 9 0, L_0x5abded0;  1 drivers
v0x5aa1040_0 .var "vertex_base_addr", 31 0;
v0x5aa1110_0 .var "vertex_count", 15 0;
v0x5aa11b0_0 .net "vertex_data", 347 0, L_0x5abd780;  1 drivers
v0x5aa1270_0 .net "vertex_fetch_done", 0 0, v0x5a9ad80_0;  1 drivers
E_0x58c4480/0 .event anyedge, v0x5a9e7f0_0, v0x5a9cad0_0, v0x5a9ad80_0, v0x5a92160_0;
E_0x58c4480/1 .event anyedge, v0x5a9abc0_0, v0x5aa1110_0;
E_0x58c4480 .event/or E_0x58c4480/0, E_0x58c4480/1;
E_0x597b2a0/0 .event anyedge, v0x5934dc0_0, v0x5a947a0_0, v0x5a84a70_0, v0x5935040_0;
E_0x597b2a0/1 .event anyedge, v0x5a9a880_0, v0x5aa1110_0, v0x5a9f8d0_0;
E_0x597b2a0 .event/or E_0x597b2a0/0, E_0x597b2a0/1;
L_0x5aa9bb0 .cmp/ne 3, v0x5a9e7f0_0, L_0x7f158c46f2a0;
L_0x5ababe0 .cmp/eq 32, L_0x5acb7f0, L_0x7f158c46f408;
L_0x5abad10 .cmp/eq 32, L_0x5acb7f0, L_0x7f158c46f450;
L_0x5abb590 .cmp/ge 32, L_0x5acb7f0, L_0x7f158c46f528;
L_0x5abb720 .part L_0x5acb7f0, 2, 8;
L_0x5abb810 .part v0x5a9f8d0_0, 0, 8;
L_0x5abc070 .cmp/eq 3, v0x5a9e7f0_0, L_0x7f158c46f570;
L_0x5abca80 .part v0x5a8d550_0, 0, 32;
L_0x5abcc10 .part v0x5a8d720_0, 0, 32;
L_0x5abd290 .cmp/eq 3, v0x5a9e7f0_0, L_0x7f158c46f7f8;
L_0x5abd3e0 .part v0x5a8d460_0, 0, 32;
L_0x5abd480 .concat [ 32 320 0 0], L_0x5abd3e0, L_0x7f158c46f888;
L_0x5abd780 .part v0x5a9a7a0_0, 0, 348;
L_0x5abd870 .part L_0x5abdfc0, 50, 10;
L_0x5abd9e0 .part L_0x5abdfc0, 40, 10;
L_0x5abdb20 .part L_0x5abdfc0, 30, 10;
L_0x5abdca0 .part L_0x5abdfc0, 20, 10;
L_0x5abdd90 .part L_0x5abdfc0, 10, 10;
L_0x5abded0 .part L_0x5abdfc0, 0, 10;
L_0x5abdfc0 .part L_0x5abd780, 0, 60;
L_0x5abde30 .part L_0x5abe4a0, 64, 32;
L_0x5abe1b0 .part L_0x5abe4a0, 32, 32;
L_0x5abe3b0 .part L_0x5abe4a0, 0, 32;
L_0x5abe4a0 .part L_0x5abd780, 60, 96;
L_0x5abe610 .part L_0x5abeec0, 160, 32;
L_0x5abe6b0 .part L_0x5abeec0, 128, 32;
L_0x5abe8d0 .part L_0x5abeec0, 96, 32;
L_0x5abe9c0 .part L_0x5abeec0, 64, 32;
L_0x5abec30 .part L_0x5abeec0, 32, 32;
L_0x5abecd0 .part L_0x5abeec0, 0, 32;
L_0x5abeec0 .part L_0x5abd780, 156, 192;
L_0x5abeff0 .cmp/eq 3, v0x5a9e7f0_0, L_0x7f158c46f918;
LS_0x5ac4230_0_0 .concat [ 21 21 21 10], L_0x5ac3a70, L_0x5ac39b0, L_0x5ac38f0, L_0x5ac3d40;
LS_0x5ac4230_0_4 .concat [ 10 0 0 0], L_0x5ac3c80;
L_0x5ac4230 .concat [ 73 10 0 0], LS_0x5ac4230_0_0, LS_0x5ac4230_0_4;
L_0x5ac4ba0 .reduce/nor L_0x5ac4700;
L_0x5ac4db0 .reduce/nor L_0x5ac49d0;
L_0x5ac4f60 .part L_0x5ac5880, 73, 10;
L_0x5ac4c90 .part L_0x5ac5880, 63, 10;
L_0x5ac51d0 .part L_0x5ac5880, 42, 21;
L_0x5ac5440 .part L_0x5ac5880, 21, 21;
L_0x5ac5600 .part L_0x5ac5880, 0, 21;
L_0x5ac8f70 .concat [ 32 32 32 32], L_0x5ac68c0, L_0x5ac68c0, L_0x5ac68c0, L_0x5ac68c0;
L_0x5ac90f0 .concat [ 32 32 0 0], L_0x5ac7a70, L_0x5ac8bc0;
L_0x5aca1d0 .part L_0x5ac8d90, 0, 16;
L_0x5aca2c0 .part L_0x5ac8e30, 0, 16;
L_0x5aca520 .concat [ 32 32 32 32], L_0x5ac74e0, L_0x5ac74e0, L_0x5ac74e0, L_0x5ac74e0;
L_0x5acac10 .part v0x5a8a340_0, 0, 32;
L_0x5acaed0 .concat8 [ 1 1 1 0], v0x5a9af20_0, v0x59b8b30_0, L_0x5ac63b0;
L_0x5acafc0 .concat8 [ 32 32 32 0], L_0x5abd0e0, L_0x7f158c46f690, L_0x5acb330;
L_0x5acb330 .concat [ 19 13 0 0], L_0x5ac62a0, L_0x7f158c46fe70;
L_0x5acb470 .concat8 [ 32 32 32 0], L_0x7f158c46f8d0, L_0x7f158c46f6d8, L_0x5acaba0;
S_0x5a62bd0 .scope module, "color_interp" "attribute_interpolator" 4 386, 5 4 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_attr0";
    .port_info 1 /INPUT 32 "i_attr1";
    .port_info 2 /INPUT 32 "i_attr2";
    .port_info 3 /INPUT 21 "i_lambda0";
    .port_info 4 /INPUT 21 "i_lambda1";
    .port_info 5 /INPUT 21 "i_lambda2";
    .port_info 6 /OUTPUT 32 "o_interpolated_attr";
P_0x5949e70 .param/l "ATTR_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x5949eb0 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000010101>;
v0x5a07b60_0 .net/s *"_ivl_0", 52 0, L_0x5ac5940;  1 drivers
v0x5a08e20_0 .net/s *"_ivl_12", 52 0, L_0x5ac5d40;  1 drivers
v0x5a08ef0_0 .net/s *"_ivl_14", 52 0, L_0x5ac5de0;  1 drivers
v0x5a09ad0_0 .net/s *"_ivl_18", 54 0, L_0x5ac6010;  1 drivers
v0x5a09ba0_0 .net/s *"_ivl_2", 52 0, L_0x5ac59e0;  1 drivers
v0x5a1a030_0 .net/s *"_ivl_20", 54 0, L_0x5ac6160;  1 drivers
v0x5a1a0d0_0 .net/s *"_ivl_22", 54 0, L_0x5ac6200;  1 drivers
v0x59a27a0_0 .net/s *"_ivl_24", 54 0, L_0x5ac6420;  1 drivers
v0x59a2880_0 .net *"_ivl_28", 54 0, L_0x5ac6740;  1 drivers
v0x59a2960_0 .net *"_ivl_30", 33 0, L_0x5ac6650;  1 drivers
v0x59a2a40_0 .net/s *"_ivl_6", 52 0, L_0x5ac5b20;  1 drivers
v0x59a2b20_0 .net/s *"_ivl_8", 52 0, L_0x5ac5bc0;  1 drivers
v0x58dcb30_0 .net/s "i_attr0", 31 0, L_0x5abde30;  alias, 1 drivers
v0x58dcbf0_0 .net/s "i_attr1", 31 0, L_0x5abe1b0;  alias, 1 drivers
v0x58dccd0_0 .net/s "i_attr2", 31 0, L_0x5abe3b0;  alias, 1 drivers
v0x58dcdb0_0 .net/s "i_lambda0", 20 0, L_0x5ac51d0;  alias, 1 drivers
v0x58dce90_0 .net/s "i_lambda1", 20 0, L_0x5ac5440;  alias, 1 drivers
v0x59625c0_0 .net/s "i_lambda2", 20 0, L_0x5ac5600;  alias, 1 drivers
v0x59626a0_0 .net/s "o_interpolated_attr", 31 0, L_0x5ac68c0;  alias, 1 drivers
v0x5962780_0 .net/s "sum_terms", 54 0, L_0x5ac6510;  1 drivers
v0x59b36d0_0 .net/s "term0", 52 0, L_0x5ac5a80;  1 drivers
v0x59b37b0_0 .net/s "term1", 52 0, L_0x5ac5c60;  1 drivers
v0x59b3890_0 .net/s "term2", 52 0, L_0x5ac5ed0;  1 drivers
L_0x5ac5940 .extend/s 53, L_0x5abde30;
L_0x5ac59e0 .extend/s 53, L_0x5ac51d0;
L_0x5ac5a80 .arith/mult 53, L_0x5ac5940, L_0x5ac59e0;
L_0x5ac5b20 .extend/s 53, L_0x5abe1b0;
L_0x5ac5bc0 .extend/s 53, L_0x5ac5440;
L_0x5ac5c60 .arith/mult 53, L_0x5ac5b20, L_0x5ac5bc0;
L_0x5ac5d40 .extend/s 53, L_0x5abe3b0;
L_0x5ac5de0 .extend/s 53, L_0x5ac5600;
L_0x5ac5ed0 .arith/mult 53, L_0x5ac5d40, L_0x5ac5de0;
L_0x5ac6010 .extend/s 55, L_0x5ac5a80;
L_0x5ac6160 .extend/s 55, L_0x5ac5c60;
L_0x5ac6200 .arith/sum 55, L_0x5ac6010, L_0x5ac6160;
L_0x5ac6420 .extend/s 55, L_0x5ac5ed0;
L_0x5ac6510 .arith/sum 55, L_0x5ac6200, L_0x5ac6420;
L_0x5ac6650 .part L_0x5ac6510, 21, 34;
L_0x5ac6740 .extend/s 55, L_0x5ac6650;
L_0x5ac68c0 .part L_0x5ac6740, 0, 32;
S_0x5a00640 .scope module, "core0" "shader_core" 4 268, 6 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_exec_en";
    .port_info 3 /INPUT 5 "i_opcode";
    .port_info 4 /INPUT 4 "i_rd_addr";
    .port_info 5 /INPUT 4 "i_rs1_addr";
    .port_info 6 /INPUT 4 "i_rs2_addr";
    .port_info 7 /OUTPUT 1 "o_mem_req";
    .port_info 8 /INPUT 1 "i_mem_ready";
P_0x59b3a70 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
P_0x59b3ab0 .param/l "NUM_REGS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x59b3af0 .param/l "VEC_SIZE" 0 6 3, +C4<00000000000000000000000000000100>;
v0x5931cf0_0 .net "alu_result", 127 0, v0x59a9fb0_0;  1 drivers
v0x5931de0_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5931ea0_0 .net "i_exec_en", 0 0, L_0x5abc070;  alias, 1 drivers
L_0x7f158c46f648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59408e0_0 .net "i_mem_ready", 0 0, L_0x7f158c46f648;  1 drivers
v0x5940980_0 .net "i_opcode", 4 0, L_0x5abb940;  alias, 1 drivers
v0x5940a70_0 .net "i_rd_addr", 3 0, L_0x5abbb00;  alias, 1 drivers
v0x5940b40_0 .net "i_rs1_addr", 3 0, L_0x5abbc30;  alias, 1 drivers
v0x5940c10_0 .net "i_rs2_addr", 3 0, L_0x5abbd60;  alias, 1 drivers
v0x59b8b30_0 .var "o_mem_req", 0 0;
v0x59b8c60_0 .var "reg_write_en", 0 0;
v0x59b8d30_0 .net "rs1_data", 127 0, L_0x5abc2a0;  1 drivers
v0x59b8e00_0 .net "rs2_data", 127 0, L_0x5abc540;  1 drivers
v0x59b8ef0_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
S_0x59fb8a0 .scope module, "alu_inst" "alu" 6 44, 7 1 0, S_0x5a00640;
 .timescale -9 -12;
    .port_info 0 /INPUT 128 "i_operand_a";
    .port_info 1 /INPUT 128 "i_operand_b";
    .port_info 2 /INPUT 5 "i_opcode";
    .port_info 3 /OUTPUT 128 "o_result";
P_0x58f34c0 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
P_0x58f3500 .param/l "VECTOR_SIZE" 0 7 3, +C4<00000000000000000000000000000100>;
v0x58e1ae0_0 .net "i_opcode", 4 0, L_0x5abb940;  alias, 1 drivers
v0x59a9df0_0 .net "i_operand_a", 127 0, L_0x5abc2a0;  alias, 1 drivers
v0x59a9eb0_0 .net "i_operand_b", 127 0, L_0x5abc540;  alias, 1 drivers
v0x59a9fb0_0 .var "o_result", 127 0;
E_0x5973750 .event anyedge, v0x58e1ae0_0, v0x59a9df0_0, v0x59a9eb0_0;
S_0x59fe820 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 14, 7 14 0, S_0x59fb8a0;
 .timescale -9 -12;
v0x58e19e0_0 .var/2s "i", 31 0;
S_0x59ff1f0 .scope module, "reg_file_inst" "gpu_register_file" 6 29, 8 1 0, S_0x5a00640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_wr_en";
    .port_info 3 /INPUT 4 "i_wr_addr";
    .port_info 4 /INPUT 128 "i_wr_data";
    .port_info 5 /INPUT 4 "i_rd_addr_a";
    .port_info 6 /OUTPUT 128 "o_rd_data_a";
    .port_info 7 /INPUT 4 "i_rd_addr_b";
    .port_info 8 /OUTPUT 128 "o_rd_data_b";
P_0x59aa170 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000000100>;
P_0x59aa1b0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000010000000>;
P_0x59aa1f0 .param/l "NUM_REGS" 0 8 3, +C4<00000000000000000000000000010000>;
L_0x5abc2a0 .functor BUFZ 128, L_0x5abc110, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5abc540 .functor BUFZ 128, L_0x5abc360, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x58f6d70_0 .net *"_ivl_0", 127 0, L_0x5abc110;  1 drivers
v0x58f6e70_0 .net *"_ivl_10", 5 0, L_0x5abc400;  1 drivers
L_0x7f158c46f600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58f6f50_0 .net *"_ivl_13", 1 0, L_0x7f158c46f600;  1 drivers
v0x58f7040_0 .net *"_ivl_2", 5 0, L_0x5abc1b0;  1 drivers
L_0x7f158c46f5b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58faef0_0 .net *"_ivl_5", 1 0, L_0x7f158c46f5b8;  1 drivers
v0x58fb020_0 .net *"_ivl_8", 127 0, L_0x5abc360;  1 drivers
v0x58fb100_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x58fb1c0_0 .net "i_rd_addr_a", 3 0, L_0x5abbc30;  alias, 1 drivers
v0x58fb2a0_0 .net "i_rd_addr_b", 3 0, L_0x5abbd60;  alias, 1 drivers
v0x5901230_0 .net "i_wr_addr", 3 0, L_0x5abbb00;  alias, 1 drivers
v0x59012f0_0 .net "i_wr_data", 127 0, v0x59a9fb0_0;  alias, 1 drivers
v0x59013b0_0 .net "i_wr_en", 0 0, v0x59b8c60_0;  1 drivers
v0x5901450_0 .net "o_rd_data_a", 127 0, L_0x5abc2a0;  alias, 1 drivers
v0x5901540_0 .net "o_rd_data_b", 127 0, L_0x5abc540;  alias, 1 drivers
v0x5901610 .array "registers", 0 15, 127 0;
v0x5931b10_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
E_0x598f310/0 .event negedge, v0x5931b10_0;
E_0x598f310/1 .event posedge, v0x58fb100_0;
E_0x598f310 .event/or E_0x598f310/0, E_0x598f310/1;
L_0x5abc110 .array/port v0x5901610, L_0x5abc1b0;
L_0x5abc1b0 .concat [ 4 2 0 0], L_0x5abbc30, L_0x7f158c46f5b8;
L_0x5abc360 .array/port v0x5901610, L_0x5abc400;
L_0x5abc400 .concat [ 4 2 0 0], L_0x5abbd60, L_0x7f158c46f600;
S_0x58edda0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 26, 8 26 0, S_0x59ff1f0;
 .timescale -9 -12;
v0x58f6c70_0 .var/2s "i", 31 0;
S_0x5945780 .scope module, "ctrl_inst" "controller" 4 225, 9 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "i_bus_addr";
    .port_info 3 /INPUT 32 "i_bus_wdata";
    .port_info 4 /INPUT 1 "i_bus_we";
    .port_info 5 /OUTPUT 32 "o_bus_rdata";
    .port_info 6 /INPUT 1 "i_pipeline_busy";
    .port_info 7 /OUTPUT 1 "o_start_pipeline";
    .port_info 8 /OUTPUT 1 "o_irq";
P_0x5945940 .param/l "ADDR_CONTROL" 1 9 18, C4<00000000000000000000000000000000>;
P_0x5945980 .param/l "ADDR_STATUS" 1 9 19, C4<00000000000000000000000000000100>;
P_0x59459c0 .param/l "CTRL_IRQ_CLEAR_BIT" 1 9 22, +C4<00000000000000000000000000000001>;
P_0x5945a00 .param/l "CTRL_START_BIT" 1 9 21, +C4<00000000000000000000000000000000>;
P_0x5945a40 .param/l "QUEUE_DEPTH" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x5945a80 .param/l "STATUS_BUSY_BIT" 1 9 24, +C4<00000000000000000000000000000000>;
P_0x5945ac0 .param/l "STATUS_IRQ_PENDING_BIT" 1 9 25, +C4<00000000000000000000000000000001>;
P_0x5945b00 .param/l "STATUS_QUEUE_COUNT_HIGH" 1 9 28, +C4<0000000000000000000000000000000111>;
P_0x5945b40 .param/l "STATUS_QUEUE_COUNT_LOW" 1 9 27, +C4<00000000000000000000000000000100>;
P_0x5945b80 .param/l "STATUS_QUEUE_PENDING_BIT" 1 9 26, +C4<00000000000000000000000000000010>;
L_0x5ab9ea0 .functor AND 1, L_0x5abaf10, L_0x5ab9d30, C4<1>, C4<1>;
L_0x5aba000 .functor AND 1, L_0x5ab9ea0, L_0x5ab9f60, C4<1>, C4<1>;
L_0x5aba230 .functor AND 1, L_0x5abaf10, L_0x5aba140, C4<1>, C4<1>;
L_0x5aba410 .functor AND 1, L_0x5aba230, L_0x5aba340, C4<1>, C4<1>;
L_0x5aba820 .functor OR 1, L_0x5aba670, L_0x5aba000, C4<0>, C4<0>;
L_0x5aba9d0 .functor AND 1, L_0x5aba820, L_0x5aba930, C4<1>, C4<1>;
L_0x5abab20 .functor BUFZ 1, v0x5a84930_0, C4<0>, C4<0>, C4<0>;
L_0x7f158c46f2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5958220_0 .net/2u *"_ivl_0", 31 0, L_0x7f158c46f2e8;  1 drivers
L_0x7f158c46f330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5958300_0 .net/2u *"_ivl_10", 31 0, L_0x7f158c46f330;  1 drivers
v0x595ddc0_0 .net *"_ivl_12", 0 0, L_0x5aba140;  1 drivers
v0x595de60_0 .net *"_ivl_15", 0 0, L_0x5aba230;  1 drivers
v0x595df20_0 .net *"_ivl_17", 0 0, L_0x5aba340;  1 drivers
v0x595e050_0 .net *"_ivl_2", 0 0, L_0x5ab9d30;  1 drivers
v0x595e110_0 .net *"_ivl_20", 31 0, L_0x5aba550;  1 drivers
L_0x7f158c46f378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5991650_0 .net *"_ivl_23", 27 0, L_0x7f158c46f378;  1 drivers
L_0x7f158c46f3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5991730_0 .net/2u *"_ivl_24", 31 0, L_0x7f158c46f3c0;  1 drivers
v0x5991810_0 .net *"_ivl_26", 0 0, L_0x5aba670;  1 drivers
v0x59918d0_0 .net *"_ivl_29", 0 0, L_0x5aba820;  1 drivers
v0x5991990_0 .net *"_ivl_31", 0 0, L_0x5aba930;  1 drivers
v0x5997470_0 .net *"_ivl_5", 0 0, L_0x5ab9ea0;  1 drivers
v0x5997530_0 .net *"_ivl_7", 0 0, L_0x5ab9f60;  1 drivers
v0x5997610_0 .var "busy_last_cycle", 0 0;
v0x59976d0_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5997770_0 .net "fire_start_pulse", 0 0, L_0x5aba9d0;  1 drivers
v0x5934dc0_0 .net "i_bus_addr", 31 0, L_0x5acb7f0;  alias, 1 drivers
v0x5934ea0_0 .net "i_bus_wdata", 31 0, L_0x5aa9480;  alias, 1 drivers
v0x5934f80_0 .net "i_bus_we", 0 0, L_0x5abaf10;  1 drivers
v0x5935040_0 .net "i_pipeline_busy", 0 0, L_0x5aa9bb0;  alias, 1 drivers
v0x5997810_0 .net "irq_clear_cmd", 0 0, L_0x5aba410;  1 drivers
v0x5a84930_0 .var "irq_pending", 0 0;
v0x5a849d0_0 .var "o_bus_rdata", 31 0;
v0x5a84a70_0 .net "o_irq", 0 0, L_0x5abab20;  alias, 1 drivers
v0x5a84b10_0 .var "o_start_pipeline", 0 0;
v0x5a84bb0_0 .var "pending_starts_count", 3 0;
v0x5a84c50_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
v0x5a84d40_0 .net "start_cmd", 0 0, L_0x5aba000;  1 drivers
E_0x59b31a0 .event anyedge, v0x5934dc0_0, v0x5935040_0, v0x5a84930_0, v0x5a84bb0_0;
L_0x5ab9d30 .cmp/eq 32, L_0x5acb7f0, L_0x7f158c46f2e8;
L_0x5ab9f60 .part L_0x5aa9480, 0, 1;
L_0x5aba140 .cmp/eq 32, L_0x5acb7f0, L_0x7f158c46f330;
L_0x5aba340 .part L_0x5aa9480, 1, 1;
L_0x5aba550 .concat [ 4 28 0 0], v0x5a84bb0_0, L_0x7f158c46f378;
L_0x5aba670 .cmp/gt 32, L_0x5aba550, L_0x7f158c46f3c0;
L_0x5aba930 .reduce/nor L_0x5aa9bb0;
S_0x5a84f70 .scope module, "decoder_inst" "instruction_decoder" 4 253, 10 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_instruction_word";
    .port_info 1 /OUTPUT 5 "o_opcode";
    .port_info 2 /OUTPUT 4 "o_rd_addr";
    .port_info 3 /OUTPUT 4 "o_rs1_addr";
    .port_info 4 /OUTPUT 4 "o_rs2_addr";
    .port_info 5 /OUTPUT 12 "o_imm";
v0x5a851a0_0 .net "i_instruction_word", 31 0, L_0x5abb1b0;  alias, 1 drivers
v0x5a852a0_0 .net "o_imm", 11 0, L_0x5abbec0;  alias, 1 drivers
v0x5a85380_0 .net "o_opcode", 4 0, L_0x5abb940;  alias, 1 drivers
v0x5a85470_0 .net "o_rd_addr", 3 0, L_0x5abbb00;  alias, 1 drivers
v0x5a85580_0 .net "o_rs1_addr", 3 0, L_0x5abbc30;  alias, 1 drivers
v0x5a856e0_0 .net "o_rs2_addr", 3 0, L_0x5abbd60;  alias, 1 drivers
L_0x5abb940 .part L_0x5abb1b0, 27, 5;
L_0x5abbb00 .part L_0x5abb1b0, 23, 4;
L_0x5abbc30 .part L_0x5abb1b0, 19, 4;
L_0x5abbd60 .part L_0x5abb1b0, 15, 4;
L_0x5abbec0 .part L_0x5abb1b0, 0, 12;
S_0x5a858b0 .scope module, "fb_inst" "framebuffer" 4 467, 11 5 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_pixel_we";
    .port_info 3 /INPUT 10 "i_pixel_x";
    .port_info 4 /INPUT 10 "i_pixel_y";
    .port_info 5 /INPUT 32 "i_pixel_color";
    .port_info 6 /OUTPUT 1 "o_mem_req";
    .port_info 7 /OUTPUT 19 "o_mem_addr";
    .port_info 8 /OUTPUT 32 "o_mem_wdata";
P_0x5a85ae0 .param/l "COLOR_WIDTH" 0 11 8, +C4<00000000000000000000000000100000>;
P_0x5a85b20 .param/l "SCREEN_HEIGHT" 0 11 7, +C4<00000000000000000000000111100000>;
P_0x5a85b60 .param/l "SCREEN_WIDTH" 0 11 6, +C4<00000000000000000000001010000000>;
L_0x5ac63b0 .functor BUFZ 1, v0x5a8a410_0, C4<0>, C4<0>, C4<0>;
L_0x5ac62a0 .functor BUFZ 19, L_0x5acaa60, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x5acaba0 .functor BUFZ 32, L_0x5acac10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a85dd0_0 .net *"_ivl_0", 31 0, L_0x5aca650;  1 drivers
L_0x7f158c46fe28 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a85ed0_0 .net *"_ivl_11", 21 0, L_0x7f158c46fe28;  1 drivers
v0x5a85fb0_0 .net *"_ivl_12", 31 0, L_0x5aca920;  1 drivers
L_0x7f158c46fd98 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a86070_0 .net *"_ivl_3", 21 0, L_0x7f158c46fd98;  1 drivers
L_0x7f158c46fde0 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v0x5a86150_0 .net/2u *"_ivl_4", 31 0, L_0x7f158c46fde0;  1 drivers
v0x5a86280_0 .net *"_ivl_7", 31 0, L_0x5aca6f0;  1 drivers
v0x5a86360_0 .net *"_ivl_8", 31 0, L_0x5aca830;  1 drivers
v0x5a86440_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a864e0_0 .net "i_pixel_color", 31 0, L_0x5acac10;  1 drivers
v0x5a865c0_0 .net "i_pixel_we", 0 0, v0x5a8a410_0;  alias, 1 drivers
v0x5a86680_0 .net "i_pixel_x", 9 0, v0x5a8a4e0_0;  alias, 1 drivers
v0x5a86760_0 .net "i_pixel_y", 9 0, v0x5a8a5b0_0;  alias, 1 drivers
v0x5a86840_0 .net "o_mem_addr", 18 0, L_0x5ac62a0;  1 drivers
v0x5a86920_0 .net "o_mem_req", 0 0, L_0x5ac63b0;  1 drivers
v0x5a869e0_0 .net "o_mem_wdata", 31 0, L_0x5acaba0;  1 drivers
v0x5a86ac0_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
v0x5a86b60_0 .net "write_addr", 18 0, L_0x5acaa60;  1 drivers
L_0x5aca650 .concat [ 10 22 0 0], v0x5a8a5b0_0, L_0x7f158c46fd98;
L_0x5aca6f0 .arith/mult 32, L_0x5aca650, L_0x7f158c46fde0;
L_0x5aca830 .concat [ 10 22 0 0], v0x5a8a4e0_0, L_0x7f158c46fe28;
L_0x5aca920 .arith/sum 32, L_0x5aca6f0, L_0x5aca830;
L_0x5acaa60 .part L_0x5aca920, 0, 19;
S_0x5a86e70 .scope module, "frag_fifo" "fifo" 4 368, 12 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_wr_en";
    .port_info 3 /INPUT 83 "i_w_data";
    .port_info 4 /INPUT 1 "i_rd_en";
    .port_info 5 /OUTPUT 83 "o_r_data";
    .port_info 6 /OUTPUT 1 "o_full";
    .port_info 7 /OUTPUT 1 "o_empty";
P_0x5a87000 .param/l "ADDR_WIDTH" 1 12 18, +C4<00000000000000000000000000000110>;
P_0x5a87040 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000001010011>;
P_0x5a87080 .param/l "DEPTH" 0 12 3, +C4<00000000000000000000000001000000>;
L_0x5ac4500 .functor BUFZ 83, L_0x5ac4320, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5a87360_0 .net *"_ivl_0", 82 0, L_0x5ac4320;  1 drivers
L_0x7f158c46fa80 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a87460_0 .net *"_ivl_11", 24 0, L_0x7f158c46fa80;  1 drivers
L_0x7f158c46fac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a87540_0 .net/2u *"_ivl_12", 31 0, L_0x7f158c46fac8;  1 drivers
v0x5a87600_0 .net *"_ivl_16", 31 0, L_0x5ac4890;  1 drivers
L_0x7f158c46fb10 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a876e0_0 .net *"_ivl_19", 24 0, L_0x7f158c46fb10;  1 drivers
v0x5a87810_0 .net *"_ivl_2", 7 0, L_0x5ac43c0;  1 drivers
L_0x7f158c46fb58 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5a878f0_0 .net/2u *"_ivl_20", 31 0, L_0x7f158c46fb58;  1 drivers
L_0x7f158c46fa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a879d0_0 .net *"_ivl_5", 1 0, L_0x7f158c46fa38;  1 drivers
v0x5a87ab0_0 .net *"_ivl_8", 31 0, L_0x5ac4610;  1 drivers
v0x5a87b90_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a87cc0_0 .var "count_next", 6 0;
v0x5a87da0_0 .var "count_reg", 6 0;
v0x5a87e80_0 .net "i_rd_en", 0 0, L_0x5ac4e50;  alias, 1 drivers
v0x5a87f40_0 .net "i_w_data", 82 0, L_0x5ac4230;  alias, 1 drivers
v0x5a88020_0 .net "i_wr_en", 0 0, L_0x5ac4130;  alias, 1 drivers
v0x5a880e0 .array "mem_array", 63 0, 82 0;
v0x5a881a0_0 .net "o_empty", 0 0, L_0x5ac4700;  alias, 1 drivers
v0x5a88370_0 .net "o_full", 0 0, L_0x5ac49d0;  alias, 1 drivers
v0x5a88430_0 .net "o_r_data", 82 0, L_0x5ac4500;  alias, 1 drivers
v0x5a88510_0 .var "rd_ptr_next", 5 0;
v0x5a885f0_0 .var "rd_ptr_reg", 5 0;
v0x5a886d0_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
v0x5a88770_0 .var "wr_ptr_next", 5 0;
v0x5a88850_0 .var "wr_ptr_reg", 5 0;
E_0x5921360 .event posedge, v0x58fb100_0;
E_0x5a82080/0 .event anyedge, v0x5a88850_0, v0x5a885f0_0, v0x5a87da0_0, v0x5a88020_0;
E_0x5a82080/1 .event anyedge, v0x5a88370_0, v0x5a87e80_0, v0x5a881a0_0;
E_0x5a82080 .event/or E_0x5a82080/0, E_0x5a82080/1;
L_0x5ac4320 .array/port v0x5a880e0, L_0x5ac43c0;
L_0x5ac43c0 .concat [ 6 2 0 0], v0x5a885f0_0, L_0x7f158c46fa38;
L_0x5ac4610 .concat [ 7 25 0 0], v0x5a87da0_0, L_0x7f158c46fa80;
L_0x5ac4700 .cmp/eq 32, L_0x5ac4610, L_0x7f158c46fac8;
L_0x5ac4890 .concat [ 7 25 0 0], v0x5a87da0_0, L_0x7f158c46fb10;
L_0x5ac49d0 .cmp/eq 32, L_0x5ac4890, L_0x7f158c46fb58;
S_0x5a88a30 .scope module, "fs_inst" "fragment_shader" 4 426, 13 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_frag_valid";
    .port_info 3 /INPUT 10 "i_frag_x";
    .port_info 4 /INPUT 10 "i_frag_y";
    .port_info 5 /INPUT 128 "i_frag_color";
    .port_info 6 /INPUT 64 "i_frag_tex_coord";
    .port_info 7 /OUTPUT 1 "o_tex_req_valid";
    .port_info 8 /OUTPUT 32 "o_tex_u_coord";
    .port_info 9 /OUTPUT 32 "o_tex_v_coord";
    .port_info 10 /INPUT 1 "i_texel_valid";
    .port_info 11 /INPUT 128 "i_texel_color";
    .port_info 12 /OUTPUT 1 "o_pixel_valid";
    .port_info 13 /OUTPUT 10 "o_pixel_x";
    .port_info 14 /OUTPUT 10 "o_pixel_y";
    .port_info 15 /OUTPUT 128 "o_pixel_color";
P_0x5a88bc0 .param/l "CORD_WIDTH" 0 13 4, +C4<00000000000000000000000000001010>;
P_0x5a88c00 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
P_0x5a88c40 .param/l "VEC_SIZE" 0 13 3, +C4<00000000000000000000000000000100>;
L_0x5ac86b0 .functor BUFZ 1, L_0x5ac4ba0, C4<0>, C4<0>, C4<0>;
v0x5a89b90_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a89c50_0 .net "i_frag_color", 127 0, L_0x5ac8f70;  1 drivers
v0x5a89d40_0 .net "i_frag_tex_coord", 63 0, L_0x5ac90f0;  1 drivers
v0x5a89e40_0 .net "i_frag_valid", 0 0, L_0x5ac4ba0;  alias, 1 drivers
v0x5a89ee0_0 .net/s "i_frag_x", 9 0, L_0x5ac4f60;  alias, 1 drivers
v0x5a89ff0_0 .net/s "i_frag_y", 9 0, L_0x5ac4c90;  alias, 1 drivers
v0x5a8a0d0_0 .net "i_texel_color", 127 0, L_0x5aca520;  alias, 1 drivers
v0x5a8a1a0_0 .net "i_texel_valid", 0 0, v0x5a96210_0;  alias, 1 drivers
v0x5a8a240_0 .net "modulated_color", 127 0, v0x5a899f0_0;  1 drivers
v0x5a8a340_0 .var "o_pixel_color", 127 0;
v0x5a8a410_0 .var "o_pixel_valid", 0 0;
v0x5a8a4e0_0 .var/s "o_pixel_x", 9 0;
v0x5a8a5b0_0 .var/s "o_pixel_y", 9 0;
v0x5a8a680_0 .net "o_tex_req_valid", 0 0, L_0x5ac86b0;  alias, 1 drivers
v0x5a8a720_0 .net "o_tex_u_coord", 31 0, L_0x5ac8d90;  alias, 1 drivers
v0x5a8a800_0 .net "o_tex_v_coord", 31 0, L_0x5ac8e30;  alias, 1 drivers
v0x5a8a8e0_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
L_0x5ac8d90 .part L_0x5ac90f0, 0, 32;
L_0x5ac8e30 .part L_0x5ac90f0, 32, 32;
S_0x5a88fd0 .scope module, "alu_inst" "alu" 13 44, 7 1 0, S_0x5a88a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 128 "i_operand_a";
    .port_info 1 /INPUT 128 "i_operand_b";
    .port_info 2 /INPUT 5 "i_opcode";
    .port_info 3 /OUTPUT 128 "o_result";
P_0x5a89180 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
P_0x5a891c0 .param/l "VECTOR_SIZE" 0 7 3, +C4<00000000000000000000000000000100>;
L_0x7f158c46fba0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5a89700_0 .net "i_opcode", 4 0, L_0x7f158c46fba0;  1 drivers
v0x5a89800_0 .net "i_operand_a", 127 0, L_0x5ac8f70;  alias, 1 drivers
v0x5a898f0_0 .net "i_operand_b", 127 0, L_0x5aca520;  alias, 1 drivers
v0x5a899f0_0 .var "o_result", 127 0;
E_0x5a893d0 .event anyedge, v0x5a89700_0, v0x5a89800_0, v0x5a898f0_0;
S_0x5a89450 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 14, 7 14 0, S_0x5a88fd0;
 .timescale -9 -12;
v0x5a89600_0 .var/2s "i", 31 0;
S_0x5a8ac90 .scope module, "interconnect_inst" "_interconnect" 4 288, 14 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "i_master_req";
    .port_info 3 /INPUT 96 "i_master_addr";
    .port_info 4 /INPUT 96 "i_master_wdata";
    .port_info 5 /OUTPUT 96 "o_master_rdata";
    .port_info 6 /OUTPUT 1 "o_slave_req";
    .port_info 7 /OUTPUT 32 "o_slave_addr";
    .port_info 8 /OUTPUT 32 "o_slave_wdata";
    .port_info 9 /INPUT 32 "i_slave_rdata";
P_0x5a8ae20 .param/l "ADDR_WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
P_0x5a8ae60 .param/l "DATA_WIDTH" 0 14 5, +C4<00000000000000000000000000100000>;
P_0x5a8aea0 .param/l "NUM_MASTERS" 0 14 2, +C4<00000000000000000000000000000011>;
P_0x5a8aee0 .param/l "NUM_SLAVES" 0 14 3, +C4<00000000000000000000000000000001>;
v0x5a8cc50_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a8cd10_0 .var "granted_addr", 31 0;
v0x5a8cdf0_0 .var "granted_index", 1 0;
v0x5a8ceb0_0 .var "granted_wdata", 31 0;
v0x5a8cf90_0 .net "grants", 2 0, L_0x5abc7e0;  1 drivers
v0x5a8d050_0 .net "i_master_addr", 95 0, L_0x5acafc0;  alias, 1 drivers
v0x5a8d120_0 .net "i_master_req", 2 0, L_0x5acaed0;  alias, 1 drivers
v0x5a8d210_0 .net "i_master_wdata", 95 0, L_0x5acb470;  alias, 1 drivers
v0x5a8d2e0_0 .net "i_slave_rdata", 31 0, L_0x5abcd50;  alias, 1 drivers
v0x5a8d460_0 .var "o_master_rdata", 95 0;
v0x5a8d550_0 .var "o_slave_addr", 31 0;
v0x5a8d640_0 .var "o_slave_req", 0 0;
v0x5a8d720_0 .var "o_slave_wdata", 31 0;
v0x5a8d810_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
v0x5a8d8b0_0 .net "slave_select", 1 0, L_0x5abc8a0;  1 drivers
E_0x5a8b290 .event anyedge, v0x5a8c970_0, v0x5a8d8b0_0, v0x5a8d2e0_0;
E_0x5a8b310 .event anyedge, v0x5a8c970_0, v0x5a8d8b0_0, v0x5a8cd10_0, v0x5a8ceb0_0;
E_0x5a8b380 .event anyedge, v0x5a8c970_0, v0x5a8d050_0, v0x5a8d210_0;
L_0x5abc8a0 .part v0x5a8cd10_0, 14, 2;
S_0x5a8b3e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 14 39, 14 39 0, S_0x5a8ac90;
 .timescale -9 -12;
v0x5a8b5e0_0 .var/2s "i", 31 0;
S_0x5a8b6e0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 14 65, 14 65 0, S_0x5a8ac90;
 .timescale -9 -12;
v0x5a8b8e0_0 .var/2s "i", 31 0;
S_0x5a8b9c0 .scope module, "arbiter_inst" "arbiter" 14 28, 15 1 0, S_0x5a8ac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "i_requests";
    .port_info 3 /OUTPUT 3 "o_grants";
P_0x5a8bbd0 .param/l "NUM_REQUESTERS" 0 15 2, +C4<00000000000000000000000000000011>;
L_0x5abc7e0 .functor BUFZ 3, v0x5a8c890_0, C4<000>, C4<000>, C4<000>;
L_0x7f158c46f720 .functor BUFT 1, C4<111000>, C4<0>, C4<0>, C4<0>;
v0x5a8c310_0 .net/2u *"_ivl_0", 5 0, L_0x7f158c46f720;  1 drivers
v0x5a8c410_0 .net *"_ivl_3", 31 0, L_0x5abc600;  1 drivers
v0x5a8c4f0_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a8c5c0_0 .net "i_requests", 2 0, L_0x5acaed0;  alias, 1 drivers
v0x5a8c680_0 .var "last_grant_reg", 2 0;
v0x5a8c7b0_0 .var "masked_requests", 5 0;
v0x5a8c890_0 .var "next_grant_state", 2 0;
v0x5a8c970_0 .net "o_grants", 2 0, L_0x5abc7e0;  alias, 1 drivers
v0x5a8ca50_0 .net "priority_mask", 5 0, L_0x5abc6a0;  1 drivers
v0x5a8cb30_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
E_0x5a8bcd0 .event anyedge, v0x5a8c5c0_0, v0x5a8ca50_0;
L_0x5abc600 .sfunc 15 47 "$countones", "v32v3", v0x5a8c680_0;
L_0x5abc6a0 .shift/r 6, L_0x7f158c46f720, L_0x5abc600;
S_0x5a8bd30 .scope begin, "$unm_blk_126" "$unm_blk_126" 15 16, 15 16 0, S_0x5a8b9c0;
 .timescale -9 -12;
v0x5a8c230_0 .var "grant_found", 0 0;
S_0x5a8bf30 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 15 26, 15 26 0, S_0x5a8bd30;
 .timescale -9 -12;
v0x5a8c130_0 .var/2s "i", 31 0;
S_0x5a8db30 .scope module, "rast_inst" "rasterizer" 4 343, 16 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_start";
    .port_info 3 /INPUT 10 "i_v0_x";
    .port_info 4 /INPUT 10 "i_v0_y";
    .port_info 5 /INPUT 10 "i_v1_x";
    .port_info 6 /INPUT 10 "i_v1_y";
    .port_info 7 /INPUT 10 "i_v2_x";
    .port_info 8 /INPUT 10 "i_v2_y";
    .port_info 9 /OUTPUT 1 "o_fragment_valid";
    .port_info 10 /OUTPUT 10 "o_fragment_x";
    .port_info 11 /OUTPUT 10 "o_fragment_y";
    .port_info 12 /OUTPUT 21 "o_lambda0";
    .port_info 13 /OUTPUT 21 "o_lambda1";
    .port_info 14 /OUTPUT 21 "o_lambda2";
    .port_info 15 /OUTPUT 1 "o_done";
P_0x5a85a90 .param/l "CORD_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
L_0x5abfd70 .functor AND 1, L_0x5ac2ee0, L_0x5ac32a0, C4<1>, C4<1>;
L_0x5abd570 .functor AND 1, L_0x5abfd70, L_0x5ac3710, C4<1>, C4<1>;
L_0x5ac38f0 .functor BUFZ 21, L_0x5ac0060, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5ac39b0 .functor BUFZ 21, L_0x5ac1400, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5ac3a70 .functor BUFZ 21, L_0x5ac2b30, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x5ac3b30 .functor AND 1, v0x5a920a0_0, L_0x5abd570, C4<1>, C4<1>;
L_0x5ac3c80 .functor BUFZ 10, v0x5a92e30_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5ac3d40 .functor BUFZ 10, v0x5a92f10_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5a8dff0_0 .net/s *"_ivl_0", 20 0, L_0x5abf230;  1 drivers
v0x5a8e0f0_0 .net/s *"_ivl_10", 20 0, L_0x5abf5f0;  1 drivers
v0x5a8e1d0_0 .net *"_ivl_100", 0 0, L_0x5ac32a0;  1 drivers
v0x5a8e2a0_0 .net *"_ivl_103", 0 0, L_0x5abfd70;  1 drivers
v0x5a8e360_0 .net/s *"_ivl_104", 31 0, L_0x5ac3480;  1 drivers
L_0x7f158c46f9f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a8e490_0 .net/2s *"_ivl_106", 31 0, L_0x7f158c46f9f0;  1 drivers
v0x5a8e570_0 .net *"_ivl_108", 0 0, L_0x5ac3710;  1 drivers
v0x5a8e630_0 .net/s *"_ivl_13", 20 0, L_0x5abf770;  1 drivers
v0x5a8e710_0 .net/s *"_ivl_14", 20 0, L_0x5abf8b0;  1 drivers
v0x5a8e880_0 .net/s *"_ivl_16", 20 0, L_0x5abf9a0;  1 drivers
v0x5a8e960_0 .net/s *"_ivl_18", 20 0, L_0x5abfa90;  1 drivers
v0x5a8ea40_0 .net/s *"_ivl_2", 20 0, L_0x5abf2d0;  1 drivers
v0x5a8eb20_0 .net/s *"_ivl_20", 20 0, L_0x5abfc30;  1 drivers
v0x5a8ec00_0 .net/s *"_ivl_22", 20 0, L_0x5abfcd0;  1 drivers
v0x5a8ece0_0 .net/s *"_ivl_24", 20 0, L_0x5abfde0;  1 drivers
v0x5a8edc0_0 .net/s *"_ivl_27", 20 0, L_0x5abff20;  1 drivers
v0x5a8eea0_0 .net/s *"_ivl_30", 20 0, L_0x5ac01a0;  1 drivers
v0x5a8f090_0 .net/s *"_ivl_32", 20 0, L_0x5ac0320;  1 drivers
v0x5a8f170_0 .net/s *"_ivl_34", 20 0, L_0x5ac0410;  1 drivers
v0x5a8f250_0 .net/s *"_ivl_36", 20 0, L_0x5ac05f0;  1 drivers
v0x5a8f330_0 .net/s *"_ivl_38", 20 0, L_0x5ac0690;  1 drivers
v0x5a8f410_0 .net/s *"_ivl_4", 20 0, L_0x5abf370;  1 drivers
v0x5a8f4f0_0 .net/s *"_ivl_40", 20 0, L_0x5ac0550;  1 drivers
v0x5a8f5d0_0 .net/s *"_ivl_43", 20 0, L_0x5ac08d0;  1 drivers
v0x5a8f6b0_0 .net/s *"_ivl_44", 20 0, L_0x5ac0ad0;  1 drivers
v0x5a8f790_0 .net/s *"_ivl_46", 20 0, L_0x5ac0bc0;  1 drivers
v0x5a8f870_0 .net/s *"_ivl_48", 20 0, L_0x5ac0d30;  1 drivers
v0x5a8f950_0 .net/s *"_ivl_50", 20 0, L_0x5ac0e70;  1 drivers
v0x5a8fa30_0 .net/s *"_ivl_52", 20 0, L_0x5ac0ff0;  1 drivers
v0x5a8fb10_0 .net/s *"_ivl_54", 20 0, L_0x5ac1090;  1 drivers
v0x5a8fbf0_0 .net/s *"_ivl_57", 20 0, L_0x5ac12c0;  1 drivers
v0x5a8fcd0_0 .net/s *"_ivl_6", 20 0, L_0x5abf4b0;  1 drivers
v0x5a8fdb0_0 .net/s *"_ivl_60", 20 0, L_0x5ac1640;  1 drivers
v0x5a8fe90_0 .net/s *"_ivl_62", 20 0, L_0x5ac16e0;  1 drivers
v0x5a8ff70_0 .net/s *"_ivl_64", 20 0, L_0x5ac18e0;  1 drivers
v0x5a90050_0 .net/s *"_ivl_66", 20 0, L_0x5ac1a20;  1 drivers
v0x5a90130_0 .net/s *"_ivl_68", 20 0, L_0x5ac1be0;  1 drivers
v0x5a90210_0 .net/s *"_ivl_70", 20 0, L_0x5ac1cd0;  1 drivers
v0x5a902f0_0 .net/s *"_ivl_73", 20 0, L_0x5ac1ac0;  1 drivers
v0x5a903d0_0 .net/s *"_ivl_74", 20 0, L_0x5ac1f90;  1 drivers
v0x5a904b0_0 .net/s *"_ivl_76", 20 0, L_0x5ac2170;  1 drivers
v0x5a90590_0 .net/s *"_ivl_78", 20 0, L_0x5ac2210;  1 drivers
v0x5a90670_0 .net/s *"_ivl_8", 20 0, L_0x5abf550;  1 drivers
v0x5a90750_0 .net/s *"_ivl_80", 20 0, L_0x5ac24a0;  1 drivers
v0x5a90830_0 .net/s *"_ivl_82", 20 0, L_0x5ac2540;  1 drivers
v0x5a90910_0 .net/s *"_ivl_84", 20 0, L_0x5ac2740;  1 drivers
v0x5a909f0_0 .net/s *"_ivl_87", 20 0, L_0x5ac2880;  1 drivers
v0x5a90ad0_0 .net/s *"_ivl_90", 31 0, L_0x5ac2c70;  1 drivers
L_0x7f158c46f960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a90bb0_0 .net/2s *"_ivl_92", 31 0, L_0x7f158c46f960;  1 drivers
v0x5a90c90_0 .net *"_ivl_94", 0 0, L_0x5ac2ee0;  1 drivers
v0x5a90d50_0 .net/s *"_ivl_96", 31 0, L_0x5ac3020;  1 drivers
L_0x7f158c46f9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a90e30_0 .net/2s *"_ivl_98", 31 0, L_0x7f158c46f9a8;  1 drivers
v0x5a90f10_0 .var/s "bbox_max_x_reg", 9 0;
v0x5a90ff0_0 .var/s "bbox_max_y_reg", 9 0;
v0x5a910d0_0 .var/s "bbox_min_x_reg", 9 0;
v0x5a911b0_0 .var/s "bbox_min_y_reg", 9 0;
v0x5a91290_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a91330_0 .net/s "edge0", 20 0, L_0x5ac0060;  1 drivers
v0x5a91410_0 .net/s "edge1", 20 0, L_0x5ac1400;  1 drivers
v0x5a914f0_0 .net/s "edge2", 20 0, L_0x5ac2b30;  1 drivers
v0x5a915d0_0 .net "i_start", 0 0, L_0x5abeff0;  alias, 1 drivers
v0x5a91690_0 .net/s "i_v0_x", 9 0, L_0x5abd870;  alias, 1 drivers
v0x5a91770_0 .net/s "i_v0_y", 9 0, L_0x5abd9e0;  alias, 1 drivers
v0x5a91850_0 .net/s "i_v1_x", 9 0, L_0x5abdb20;  alias, 1 drivers
v0x5a91930_0 .net/s "i_v1_y", 9 0, L_0x5abdca0;  alias, 1 drivers
v0x5a91e20_0 .net/s "i_v2_x", 9 0, L_0x5abdd90;  alias, 1 drivers
v0x5a91f00_0 .net/s "i_v2_y", 9 0, L_0x5abded0;  alias, 1 drivers
v0x5a91fe0_0 .net "is_inside", 0 0, L_0x5abd570;  1 drivers
v0x5a920a0_0 .var "is_running", 0 0;
v0x5a92160_0 .net "o_done", 0 0, L_0x5ac3e90;  alias, 1 drivers
v0x5a92220_0 .net "o_fragment_valid", 0 0, L_0x5ac3b30;  alias, 1 drivers
v0x5a922e0_0 .net/s "o_fragment_x", 9 0, L_0x5ac3c80;  alias, 1 drivers
v0x5a923c0_0 .net/s "o_fragment_y", 9 0, L_0x5ac3d40;  alias, 1 drivers
v0x5a924a0_0 .net/s "o_lambda0", 20 0, L_0x5ac38f0;  alias, 1 drivers
v0x5a92580_0 .net/s "o_lambda1", 20 0, L_0x5ac39b0;  alias, 1 drivers
v0x5a92660_0 .net/s "o_lambda2", 20 0, L_0x5ac3a70;  alias, 1 drivers
v0x5a92740_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
v0x5a928f0_0 .var/s "v0_x_reg", 9 0;
v0x5a929d0_0 .var/s "v0_y_reg", 9 0;
v0x5a92ab0_0 .var/s "v1_x_reg", 9 0;
v0x5a92b90_0 .var/s "v1_y_reg", 9 0;
v0x5a92c70_0 .var/s "v2_x_reg", 9 0;
v0x5a92d50_0 .var/s "v2_y_reg", 9 0;
v0x5a92e30_0 .var/s "x_reg", 9 0;
v0x5a92f10_0 .var/s "y_reg", 9 0;
L_0x5abf230 .extend/s 21, v0x5a92e30_0;
L_0x5abf2d0 .extend/s 21, v0x5a92ab0_0;
L_0x5abf370 .arith/sub 21, L_0x5abf230, L_0x5abf2d0;
L_0x5abf4b0 .extend/s 21, v0x5a92d50_0;
L_0x5abf550 .extend/s 21, v0x5a92b90_0;
L_0x5abf5f0 .arith/sub 21, L_0x5abf4b0, L_0x5abf550;
L_0x5abf770 .arith/mult 21, L_0x5abf370, L_0x5abf5f0;
L_0x5abf8b0 .extend/s 21, v0x5a92f10_0;
L_0x5abf9a0 .extend/s 21, v0x5a92b90_0;
L_0x5abfa90 .arith/sub 21, L_0x5abf8b0, L_0x5abf9a0;
L_0x5abfc30 .extend/s 21, v0x5a92c70_0;
L_0x5abfcd0 .extend/s 21, v0x5a92ab0_0;
L_0x5abfde0 .arith/sub 21, L_0x5abfc30, L_0x5abfcd0;
L_0x5abff20 .arith/mult 21, L_0x5abfa90, L_0x5abfde0;
L_0x5ac0060 .arith/sub 21, L_0x5abf770, L_0x5abff20;
L_0x5ac01a0 .extend/s 21, v0x5a92e30_0;
L_0x5ac0320 .extend/s 21, v0x5a92c70_0;
L_0x5ac0410 .arith/sub 21, L_0x5ac01a0, L_0x5ac0320;
L_0x5ac05f0 .extend/s 21, v0x5a929d0_0;
L_0x5ac0690 .extend/s 21, v0x5a92d50_0;
L_0x5ac0550 .arith/sub 21, L_0x5ac05f0, L_0x5ac0690;
L_0x5ac08d0 .arith/mult 21, L_0x5ac0410, L_0x5ac0550;
L_0x5ac0ad0 .extend/s 21, v0x5a92f10_0;
L_0x5ac0bc0 .extend/s 21, v0x5a92d50_0;
L_0x5ac0d30 .arith/sub 21, L_0x5ac0ad0, L_0x5ac0bc0;
L_0x5ac0e70 .extend/s 21, v0x5a928f0_0;
L_0x5ac0ff0 .extend/s 21, v0x5a92c70_0;
L_0x5ac1090 .arith/sub 21, L_0x5ac0e70, L_0x5ac0ff0;
L_0x5ac12c0 .arith/mult 21, L_0x5ac0d30, L_0x5ac1090;
L_0x5ac1400 .arith/sub 21, L_0x5ac08d0, L_0x5ac12c0;
L_0x5ac1640 .extend/s 21, v0x5a92e30_0;
L_0x5ac16e0 .extend/s 21, v0x5a928f0_0;
L_0x5ac18e0 .arith/sub 21, L_0x5ac1640, L_0x5ac16e0;
L_0x5ac1a20 .extend/s 21, v0x5a92b90_0;
L_0x5ac1be0 .extend/s 21, v0x5a929d0_0;
L_0x5ac1cd0 .arith/sub 21, L_0x5ac1a20, L_0x5ac1be0;
L_0x5ac1ac0 .arith/mult 21, L_0x5ac18e0, L_0x5ac1cd0;
L_0x5ac1f90 .extend/s 21, v0x5a92f10_0;
L_0x5ac2170 .extend/s 21, v0x5a929d0_0;
L_0x5ac2210 .arith/sub 21, L_0x5ac1f90, L_0x5ac2170;
L_0x5ac24a0 .extend/s 21, v0x5a92ab0_0;
L_0x5ac2540 .extend/s 21, v0x5a928f0_0;
L_0x5ac2740 .arith/sub 21, L_0x5ac24a0, L_0x5ac2540;
L_0x5ac2880 .arith/mult 21, L_0x5ac2210, L_0x5ac2740;
L_0x5ac2b30 .arith/sub 21, L_0x5ac1ac0, L_0x5ac2880;
L_0x5ac2c70 .extend/s 32, L_0x5ac0060;
L_0x5ac2ee0 .cmp/ge.s 32, L_0x5ac2c70, L_0x7f158c46f960;
L_0x5ac3020 .extend/s 32, L_0x5ac1400;
L_0x5ac32a0 .cmp/ge.s 32, L_0x5ac3020, L_0x7f158c46f9a8;
L_0x5ac3480 .extend/s 32, L_0x5ac2b30;
L_0x5ac3710 .cmp/ge.s 32, L_0x5ac3480, L_0x7f158c46f9f0;
L_0x5ac3e90 .reduce/nor v0x5a920a0_0;
S_0x5a931f0 .scope module, "reset_sync_inst" "reset_sync" 4 128, 17 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "arst_n";
    .port_info 2 /OUTPUT 1 "srst_n";
L_0x5aa9ae0 .functor BUFZ 1, v0x5a936b0_0, C4<0>, C4<0>, C4<0>;
v0x5a93470_0 .net "arst_n", 0 0, L_0x597b450;  alias, 1 drivers
v0x5a93550_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a93610_0 .var "rst_s1", 0 0;
v0x5a936b0_0 .var "rst_s2", 0 0;
v0x5a93750_0 .net "srst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
E_0x5a933f0/0 .event negedge, v0x5a93470_0;
E_0x5a933f0/1 .event posedge, v0x58fb100_0;
E_0x5a933f0 .event/or E_0x5a933f0/0, E_0x5a933f0/1;
S_0x5a938c0 .scope module, "shader_loader_inst" "shader_loader" 4 242, 18 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_host_we";
    .port_info 3 /INPUT 8 "i_host_addr";
    .port_info 4 /INPUT 32 "i_host_wdata";
    .port_info 5 /OUTPUT 32 "o_host_rdata";
    .port_info 6 /INPUT 8 "i_gpu_addr";
    .port_info 7 /OUTPUT 32 "o_gpu_instr";
P_0x5a8dda0 .param/l "INSTR_DEPTH" 0 18 3, +C4<00000000000000000000000100000000>;
P_0x5a8dde0 .param/l "INSTR_WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
L_0x5abb1b0 .functor BUFZ 32, L_0x5abafd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5abb480 .functor BUFZ 32, L_0x5abb270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a93c90_0 .net *"_ivl_0", 31 0, L_0x5abafd0;  1 drivers
v0x5a93d70_0 .net *"_ivl_10", 9 0, L_0x5abb310;  1 drivers
L_0x7f158c46f4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a93e50_0 .net *"_ivl_13", 1 0, L_0x7f158c46f4e0;  1 drivers
v0x5a93f40_0 .net *"_ivl_2", 9 0, L_0x5abb070;  1 drivers
L_0x7f158c46f498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a94020_0 .net *"_ivl_5", 1 0, L_0x7f158c46f498;  1 drivers
v0x5a94150_0 .net *"_ivl_8", 31 0, L_0x5abb270;  1 drivers
v0x5a94230_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a942d0_0 .net "i_gpu_addr", 7 0, L_0x5abb810;  1 drivers
v0x5a943b0_0 .net "i_host_addr", 7 0, L_0x5abb720;  1 drivers
v0x5a94490_0 .net "i_host_wdata", 31 0, L_0x5aa9480;  alias, 1 drivers
v0x5a94550_0 .net "i_host_we", 0 0, L_0x5abb6b0;  1 drivers
v0x5a945f0 .array "instruction_mem", 0 255, 31 0;
v0x5a946b0_0 .net "o_gpu_instr", 31 0, L_0x5abb1b0;  alias, 1 drivers
v0x5a947a0_0 .net "o_host_rdata", 31 0, L_0x5abb480;  alias, 1 drivers
v0x5a94860_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
L_0x5abafd0 .array/port v0x5a945f0, L_0x5abb070;
L_0x5abb070 .concat [ 8 2 0 0], L_0x5abb810, L_0x7f158c46f498;
L_0x5abb270 .array/port v0x5a945f0, L_0x5abb310;
L_0x5abb310 .concat [ 8 2 0 0], L_0x5abb720, L_0x7f158c46f4e0;
S_0x5a94a00 .scope module, "tex_unit" "texture_unit" 4 450, 19 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_req_valid";
    .port_info 3 /INPUT 16 "i_u_coord";
    .port_info 4 /INPUT 16 "i_v_coord";
    .port_info 5 /OUTPUT 1 "o_data_valid";
    .port_info 6 /OUTPUT 32 "o_texel_color";
P_0x5a94b90 .param/l "CORD_WIDTH" 0 19 4, +C4<00000000000000000000000000010000>;
P_0x5a94bd0 .param/l "DATA_WIDTH" 0 19 5, +C4<00000000000000000000000000100000>;
P_0x5a94c10 .param/l "TEX_DEPTH" 1 19 21, +C4<00000000000000010000000000000000>;
P_0x5a94c50 .param/l "TEX_HEIGHT" 0 19 3, +C4<00000000000000000000000100000000>;
P_0x5a94c90 .param/l "TEX_WIDTH" 0 19 2, +C4<00000000000000000000000100000000>;
L_0x5ac74e0 .functor BUFZ 32, L_0x5ac9e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a94fa0_0 .net *"_ivl_0", 31 0, L_0x5ac92f0;  1 drivers
v0x5a950a0_0 .net *"_ivl_10", 31 0, L_0x5ac95c0;  1 drivers
L_0x7f158c46fc78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a95180_0 .net *"_ivl_13", 15 0, L_0x7f158c46fc78;  1 drivers
L_0x7f158c46fcc0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5a95270_0 .net/2u *"_ivl_14", 31 0, L_0x7f158c46fcc0;  1 drivers
v0x5a95350_0 .net *"_ivl_17", 31 0, L_0x5ac96b0;  1 drivers
v0x5a95480_0 .net/s *"_ivl_20", 31 0, L_0x5ac98e0;  1 drivers
L_0x7f158c46fd08 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5a95560_0 .net/2s *"_ivl_22", 31 0, L_0x7f158c46fd08;  1 drivers
v0x5a95640_0 .net/s *"_ivl_25", 31 0, L_0x5ac99d0;  1 drivers
v0x5a95720_0 .net/s *"_ivl_26", 31 0, L_0x5ac9b60;  1 drivers
v0x5a95800_0 .net/s *"_ivl_28", 31 0, L_0x5ac9c50;  1 drivers
L_0x7f158c46fbe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a958e0_0 .net *"_ivl_3", 15 0, L_0x7f158c46fbe8;  1 drivers
v0x5a959c0_0 .net *"_ivl_32", 31 0, L_0x5ac9e90;  1 drivers
v0x5a95aa0_0 .net *"_ivl_34", 17 0, L_0x5ac9fa0;  1 drivers
L_0x7f158c46fd50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a95b80_0 .net *"_ivl_37", 1 0, L_0x7f158c46fd50;  1 drivers
L_0x7f158c46fc30 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5a95c60_0 .net/2u *"_ivl_4", 31 0, L_0x7f158c46fc30;  1 drivers
v0x5a95d40_0 .net *"_ivl_7", 31 0, L_0x5ac9390;  1 drivers
v0x5a95e20_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a95fd0_0 .net "i_req_valid", 0 0, L_0x5ac86b0;  alias, 1 drivers
v0x5a96070_0 .net "i_u_coord", 15 0, L_0x5aca1d0;  1 drivers
v0x5a96130_0 .net "i_v_coord", 15 0, L_0x5aca2c0;  1 drivers
v0x5a96210_0 .var "o_data_valid", 0 0;
v0x5a962e0_0 .net "o_texel_color", 31 0, L_0x5ac74e0;  alias, 1 drivers
v0x5a963a0_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
v0x5a96440_0 .net "tex_addr", 15 0, L_0x5ac9df0;  1 drivers
v0x5a96520_0 .net/s "tex_x", 7 0, L_0x5ac94d0;  1 drivers
v0x5a96600_0 .net/s "tex_y", 7 0, L_0x5ac97f0;  1 drivers
v0x5a966e0 .array "texture_mem", 0 65535, 31 0;
L_0x5ac92f0 .concat [ 16 16 0 0], L_0x5aca1d0, L_0x7f158c46fbe8;
L_0x5ac9390 .arith/mult 32, L_0x5ac92f0, L_0x7f158c46fc30;
L_0x5ac94d0 .part L_0x5ac9390, 0, 8;
L_0x5ac95c0 .concat [ 16 16 0 0], L_0x5aca2c0, L_0x7f158c46fc78;
L_0x5ac96b0 .arith/mult 32, L_0x5ac95c0, L_0x7f158c46fcc0;
L_0x5ac97f0 .part L_0x5ac96b0, 0, 8;
L_0x5ac98e0 .extend/s 32, L_0x5ac97f0;
L_0x5ac99d0 .arith/mult 32, L_0x5ac98e0, L_0x7f158c46fd08;
L_0x5ac9b60 .extend/s 32, L_0x5ac94d0;
L_0x5ac9c50 .arith/sum 32, L_0x5ac99d0, L_0x5ac9b60;
L_0x5ac9df0 .part L_0x5ac9c50, 0, 16;
L_0x5ac9e90 .array/port v0x5a966e0, L_0x5ac9fa0;
L_0x5ac9fa0 .concat [ 16 2 0 0], L_0x5ac9df0, L_0x7f158c46fd50;
S_0x5a968c0 .scope module, "u_interp" "attribute_interpolator" 4 399, 5 4 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_attr0";
    .port_info 1 /INPUT 32 "i_attr1";
    .port_info 2 /INPUT 32 "i_attr2";
    .port_info 3 /INPUT 21 "i_lambda0";
    .port_info 4 /INPUT 21 "i_lambda1";
    .port_info 5 /INPUT 21 "i_lambda2";
    .port_info 6 /OUTPUT 32 "o_interpolated_attr";
P_0x5a8e7b0 .param/l "ATTR_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x5a8e7f0 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000010101>;
v0x5a96be0_0 .net/s *"_ivl_0", 52 0, L_0x5ac6a00;  1 drivers
v0x5a96ce0_0 .net/s *"_ivl_12", 52 0, L_0x5ac6f40;  1 drivers
v0x5a96dc0_0 .net/s *"_ivl_14", 52 0, L_0x5ac6fe0;  1 drivers
v0x5a96eb0_0 .net/s *"_ivl_18", 54 0, L_0x5ac71c0;  1 drivers
v0x5a96f90_0 .net/s *"_ivl_2", 52 0, L_0x5ac6aa0;  1 drivers
v0x5a970c0_0 .net/s *"_ivl_20", 54 0, L_0x5ac72b0;  1 drivers
v0x5a971a0_0 .net/s *"_ivl_22", 54 0, L_0x5ac73a0;  1 drivers
v0x5a97280_0 .net/s *"_ivl_24", 54 0, L_0x5ac7550;  1 drivers
v0x5a97360_0 .net *"_ivl_28", 54 0, L_0x5ac78f0;  1 drivers
v0x5a97440_0 .net *"_ivl_30", 33 0, L_0x5ac7800;  1 drivers
v0x5a97520_0 .net/s *"_ivl_6", 52 0, L_0x5ac6c80;  1 drivers
v0x5a97600_0 .net/s *"_ivl_8", 52 0, L_0x5ac6d20;  1 drivers
v0x5a976e0_0 .net/s "i_attr0", 31 0, L_0x5abe610;  alias, 1 drivers
v0x5a977c0_0 .net/s "i_attr1", 31 0, L_0x5abe8d0;  alias, 1 drivers
v0x5a978a0_0 .net/s "i_attr2", 31 0, L_0x5abec30;  alias, 1 drivers
v0x5a97980_0 .net/s "i_lambda0", 20 0, L_0x5ac51d0;  alias, 1 drivers
v0x5a97a40_0 .net/s "i_lambda1", 20 0, L_0x5ac5440;  alias, 1 drivers
v0x5a97c20_0 .net/s "i_lambda2", 20 0, L_0x5ac5600;  alias, 1 drivers
v0x5a97cf0_0 .net/s "o_interpolated_attr", 31 0, L_0x5ac7a70;  alias, 1 drivers
v0x5a97db0_0 .net/s "sum_terms", 54 0, L_0x5ac7640;  1 drivers
v0x5a97e90_0 .net/s "term0", 52 0, L_0x5ac6b40;  1 drivers
v0x5a97f70_0 .net/s "term1", 52 0, L_0x5ac6dc0;  1 drivers
v0x5a98050_0 .net/s "term2", 52 0, L_0x5ac7080;  1 drivers
L_0x5ac6a00 .extend/s 53, L_0x5abe610;
L_0x5ac6aa0 .extend/s 53, L_0x5ac51d0;
L_0x5ac6b40 .arith/mult 53, L_0x5ac6a00, L_0x5ac6aa0;
L_0x5ac6c80 .extend/s 53, L_0x5abe8d0;
L_0x5ac6d20 .extend/s 53, L_0x5ac5440;
L_0x5ac6dc0 .arith/mult 53, L_0x5ac6c80, L_0x5ac6d20;
L_0x5ac6f40 .extend/s 53, L_0x5abec30;
L_0x5ac6fe0 .extend/s 53, L_0x5ac5600;
L_0x5ac7080 .arith/mult 53, L_0x5ac6f40, L_0x5ac6fe0;
L_0x5ac71c0 .extend/s 55, L_0x5ac6b40;
L_0x5ac72b0 .extend/s 55, L_0x5ac6dc0;
L_0x5ac73a0 .arith/sum 55, L_0x5ac71c0, L_0x5ac72b0;
L_0x5ac7550 .extend/s 55, L_0x5ac7080;
L_0x5ac7640 .arith/sum 55, L_0x5ac73a0, L_0x5ac7550;
L_0x5ac7800 .part L_0x5ac7640, 21, 34;
L_0x5ac78f0 .extend/s 55, L_0x5ac7800;
L_0x5ac7a70 .part L_0x5ac78f0, 0, 32;
S_0x5a98250 .scope module, "v_interp" "attribute_interpolator" 4 412, 5 4 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_attr0";
    .port_info 1 /INPUT 32 "i_attr1";
    .port_info 2 /INPUT 32 "i_attr2";
    .port_info 3 /INPUT 21 "i_lambda0";
    .port_info 4 /INPUT 21 "i_lambda1";
    .port_info 5 /INPUT 21 "i_lambda2";
    .port_info 6 /OUTPUT 32 "o_interpolated_attr";
P_0x5a96aa0 .param/l "ATTR_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x5a96ae0 .param/l "WEIGHT_WIDTH" 0 5 6, +C4<00000000000000000000000000010101>;
v0x5a98570_0 .net/s *"_ivl_0", 52 0, L_0x5ac7bb0;  1 drivers
v0x5a98670_0 .net/s *"_ivl_12", 52 0, L_0x5ac80b0;  1 drivers
v0x5a98750_0 .net/s *"_ivl_14", 52 0, L_0x5ac8150;  1 drivers
v0x5a98840_0 .net/s *"_ivl_18", 54 0, L_0x5ac8380;  1 drivers
v0x5a98920_0 .net/s *"_ivl_2", 52 0, L_0x5ac7c50;  1 drivers
v0x5a98a50_0 .net/s *"_ivl_20", 54 0, L_0x5ac84d0;  1 drivers
v0x5a98b30_0 .net/s *"_ivl_22", 54 0, L_0x5ac8570;  1 drivers
v0x5a98c10_0 .net/s *"_ivl_24", 54 0, L_0x5ac8720;  1 drivers
v0x5a98cf0_0 .net *"_ivl_28", 54 0, L_0x5ac8a40;  1 drivers
v0x5a98dd0_0 .net *"_ivl_30", 33 0, L_0x5ac8950;  1 drivers
v0x5a98eb0_0 .net/s *"_ivl_6", 52 0, L_0x5ac7e30;  1 drivers
v0x5a98f90_0 .net/s *"_ivl_8", 52 0, L_0x5ac7ed0;  1 drivers
v0x5a99070_0 .net/s "i_attr0", 31 0, L_0x5abe6b0;  alias, 1 drivers
v0x5a99150_0 .net/s "i_attr1", 31 0, L_0x5abe9c0;  alias, 1 drivers
v0x5a99230_0 .net/s "i_attr2", 31 0, L_0x5abecd0;  alias, 1 drivers
v0x5a99310_0 .net/s "i_lambda0", 20 0, L_0x5ac51d0;  alias, 1 drivers
v0x5a993d0_0 .net/s "i_lambda1", 20 0, L_0x5ac5440;  alias, 1 drivers
v0x5a995f0_0 .net/s "i_lambda2", 20 0, L_0x5ac5600;  alias, 1 drivers
v0x5a99700_0 .net/s "o_interpolated_attr", 31 0, L_0x5ac8bc0;  alias, 1 drivers
v0x5a997e0_0 .net/s "sum_terms", 54 0, L_0x5ac8810;  1 drivers
v0x5a998c0_0 .net/s "term0", 52 0, L_0x5ac7cf0;  1 drivers
v0x5a999a0_0 .net/s "term1", 52 0, L_0x5ac7f70;  1 drivers
v0x5a99a80_0 .net/s "term2", 52 0, L_0x5ac8240;  1 drivers
L_0x5ac7bb0 .extend/s 53, L_0x5abe6b0;
L_0x5ac7c50 .extend/s 53, L_0x5ac51d0;
L_0x5ac7cf0 .arith/mult 53, L_0x5ac7bb0, L_0x5ac7c50;
L_0x5ac7e30 .extend/s 53, L_0x5abe9c0;
L_0x5ac7ed0 .extend/s 53, L_0x5ac5440;
L_0x5ac7f70 .arith/mult 53, L_0x5ac7e30, L_0x5ac7ed0;
L_0x5ac80b0 .extend/s 53, L_0x5abecd0;
L_0x5ac8150 .extend/s 53, L_0x5ac5600;
L_0x5ac8240 .arith/mult 53, L_0x5ac80b0, L_0x5ac8150;
L_0x5ac8380 .extend/s 55, L_0x5ac7cf0;
L_0x5ac84d0 .extend/s 55, L_0x5ac7f70;
L_0x5ac8570 .arith/sum 55, L_0x5ac8380, L_0x5ac84d0;
L_0x5ac8720 .extend/s 55, L_0x5ac8240;
L_0x5ac8810 .arith/sum 55, L_0x5ac8570, L_0x5ac8720;
L_0x5ac8950 .part L_0x5ac8810, 21, 34;
L_0x5ac8a40 .extend/s 55, L_0x5ac8950;
L_0x5ac8bc0 .part L_0x5ac8a40, 0, 32;
S_0x5a99c80 .scope module, "vf_inst" "vertex_fetch" 4 315, 20 1 0, S_0x5a25080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_start_fetch";
    .port_info 3 /INPUT 32 "i_base_addr";
    .port_info 4 /INPUT 16 "i_vertex_index";
    .port_info 5 /OUTPUT 1 "o_fetch_done";
    .port_info 6 /OUTPUT 1 "o_mem_req";
    .port_info 7 /OUTPUT 32 "o_mem_addr";
    .port_info 8 /INPUT 1 "i_mem_ready";
    .port_info 9 /INPUT 352 "i_mem_rdata";
    .port_info 10 /OUTPUT 352 "o_vertex_data";
P_0x5a99e60 .param/l "ADDR_WIDTH" 0 20 4, +C4<00000000000000000000000000100000>;
P_0x5a99ea0 .param/l "ATTRS_PER_VERTEX" 0 20 3, +C4<00000000000000000000000000001011>;
P_0x5a99ee0 .param/l "ATTR_WIDTH" 0 20 2, +C4<00000000000000000000000000100000>;
P_0x5a99f20 .param/l "VERTEXSTRIDE" 1 20 36, +C4<00000000000000000000000000101100>;
enum0x59bff90 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH" 2'b01,
   "WAIT_MEM" 2'b10,
   "DONE" 2'b11
 ;
v0x5a9a220_0 .net *"_ivl_0", 31 0, L_0x5abce60;  1 drivers
L_0x7f158c46f768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a9a320_0 .net *"_ivl_3", 15 0, L_0x7f158c46f768;  1 drivers
L_0x7f158c46f7b0 .functor BUFT 1, C4<00000000000000000000000000101100>, C4<0>, C4<0>, C4<0>;
v0x5a9a400_0 .net/2u *"_ivl_4", 31 0, L_0x7f158c46f7b0;  1 drivers
v0x5a9a4f0_0 .net *"_ivl_7", 31 0, L_0x5abcfa0;  1 drivers
v0x5a9a5d0_0 .net "clk", 0 0, L_0x597b590;  alias, 1 drivers
v0x5a9a6c0_0 .var "current_state", 1 0;
v0x5a9a7a0_0 .var "data_reg", 351 0;
v0x5a9a880_0 .net "i_base_addr", 31 0, v0x5aa1040_0;  1 drivers
v0x5a9a960_0 .net "i_mem_rdata", 351 0, L_0x5abd480;  1 drivers
L_0x7f158c46f840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a9aa40_0 .net "i_mem_ready", 0 0, L_0x7f158c46f840;  1 drivers
v0x5a9ab00_0 .net "i_start_fetch", 0 0, L_0x5abd290;  1 drivers
v0x5a9abc0_0 .net "i_vertex_index", 15 0, v0x5a9cb70_0;  1 drivers
v0x5a9aca0_0 .var "next_state", 1 0;
v0x5a9ad80_0 .var "o_fetch_done", 0 0;
v0x5a9ae40_0 .net "o_mem_addr", 31 0, L_0x5abd0e0;  1 drivers
v0x5a9af20_0 .var "o_mem_req", 0 0;
v0x5a9afe0_0 .net "o_vertex_data", 351 0, v0x5a9a7a0_0;  1 drivers
v0x5a9b1d0_0 .net "rst_n", 0 0, L_0x5aa9ae0;  alias, 1 drivers
E_0x5a94f60 .event anyedge, v0x5a9a6c0_0, v0x5a9ab00_0, v0x5a9aa40_0;
L_0x5abce60 .concat [ 16 16 0 0], v0x5a9cb70_0, L_0x7f158c46f768;
L_0x5abcfa0 .arith/mult 32, L_0x5abce60, L_0x7f158c46f7b0;
L_0x5abd0e0 .arith/sum 32, v0x5aa1040_0, L_0x5abcfa0;
    .scope S_0x5a931f0;
T_0 ;
    %wait E_0x5a933f0;
    %load/vec4 v0x5a93470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a93610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a936b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a93610_0, 0;
    %load/vec4 v0x5a93610_0;
    %assign/vec4 v0x5a936b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5945780;
T_1 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a84c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a84b10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5997770_0;
    %assign/vec4 v0x5a84b10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5945780;
T_2 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a84c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a84bb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a84d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x5997770_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5a84bb0_0;
    %assign/vec4 v0x5a84bb0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5997770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x5a84bb0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5a84bb0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x5a84d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x5a84bb0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_2.9, 5;
    %load/vec4 v0x5a84bb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5a84bb0_0, 0;
T_2.9 ;
T_2.7 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5945780;
T_3 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a84c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a84930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5997610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5935040_0;
    %assign/vec4 v0x5997610_0, 0;
    %load/vec4 v0x5997610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x5935040_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a84930_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5997810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a84930_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5945780;
T_4 ;
Ewait_0 .event/or E_0x59b31a0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a849d0_0, 0, 32;
    %load/vec4 v0x5934dc0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5935040_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a849d0_0, 4, 1;
    %load/vec4 v0x5a84930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a849d0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5a84bb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a849d0_0, 4, 1;
    %load/vec4 v0x5a84bb0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a849d0_0, 4, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a938c0;
T_5 ;
    %wait E_0x5921360;
    %load/vec4 v0x5a94550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5a94490_0;
    %load/vec4 v0x5a943b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a945f0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59ff1f0;
T_6 ;
    %wait E_0x598f310;
    %load/vec4 v0x5931b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x58edda0;
    %jmp t_0;
    .scope S_0x58edda0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58f6c70_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x58f6c70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0x58f6c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5901610, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58f6c70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58f6c70_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x59ff1f0;
t_0 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59013b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x59012f0_0;
    %load/vec4 v0x5901230_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5901610, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59fb8a0;
T_7 ;
Ewait_1 .event/or E_0x5973750, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x59a9fb0_0, 0, 128;
    %fork t_3, S_0x59fe820;
    %jmp t_2;
    .scope S_0x59fe820;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58e19e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x58e19e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x58e1ae0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x59a9df0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x59a9eb0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %add;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x59a9df0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x59a9eb0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %sub;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x59a9df0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x59a9eb0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %mul;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x59a9df0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x59a9eb0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %and;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x59a9df0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x59a9eb0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %or;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x59a9df0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x59a9eb0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %xor;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x59a9df0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x59a9eb0_0;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x58e19e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x59a9fb0_0, 4, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58e19e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58e19e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x59fb8a0;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5a00640;
T_8 ;
    %wait E_0x598f310;
    %load/vec4 v0x59b8ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59b8c60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5931ea0_0;
    %assign/vec4 v0x59b8c60_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a8b9c0;
T_9 ;
Ewait_2 .event/or E_0x5a8bcd0, E_0x0;
    %wait Ewait_2;
    %fork t_5, S_0x5a8bd30;
    %jmp t_4;
    .scope S_0x5a8bd30;
t_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a8c890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8c230_0, 0, 1;
    %load/vec4 v0x5a8c5c0_0;
    %load/vec4 v0x5a8c5c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a8ca50_0;
    %and;
    %store/vec4 v0x5a8c7b0_0, 0, 6;
    %load/vec4 v0x5a8c5c0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_7, S_0x5a8bf30;
    %jmp t_6;
    .scope S_0x5a8bf30;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a8c130_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x5a8c130_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_9.3, 5;
    %load/vec4 v0x5a8c7b0_0;
    %load/vec4 v0x5a8c130_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x5a8c230_0;
    %nor/r;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5a8c130_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0x5a8c890_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a8c230_0, 0, 1;
T_9.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a8c130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a8c130_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .scope S_0x5a8bd30;
t_6 %join;
T_9.0 ;
    %end;
    .scope S_0x5a8b9c0;
t_4 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5a8b9c0;
T_10 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a8cb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5a8c680_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5a8c890_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5a8c890_0;
    %assign/vec4 v0x5a8c680_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5a8ac90;
T_11 ;
Ewait_3 .event/or E_0x5a8b380, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a8cd10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a8ceb0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a8cdf0_0, 0, 2;
    %fork t_9, S_0x5a8b3e0;
    %jmp t_8;
    .scope S_0x5a8b3e0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a8b5e0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5a8b5e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x5a8cf90_0;
    %load/vec4 v0x5a8b5e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5a8d050_0;
    %load/vec4 v0x5a8b5e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %store/vec4 v0x5a8cd10_0, 0, 32;
    %load/vec4 v0x5a8d210_0;
    %load/vec4 v0x5a8b5e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %store/vec4 v0x5a8ceb0_0, 0, 32;
    %load/vec4 v0x5a8b5e0_0;
    %pad/s 2;
    %store/vec4 v0x5a8cdf0_0, 0, 2;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a8b5e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a8b5e0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0x5a8ac90;
t_8 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5a8ac90;
T_12 ;
Ewait_4 .event/or E_0x5a8b310, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a8d640_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a8d550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a8d720_0, 0, 32;
    %load/vec4 v0x5a8cf90_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x5a8d8b0_0;
    %store/vec4 v0x5a8d640_0, 4, 1;
    %load/vec4 v0x5a8cd10_0;
    %load/vec4 v0x5a8d8b0_0;
    %pad/u 7;
    %muli 32, 0, 7;
    %ix/vec4 4;
    %store/vec4 v0x5a8d550_0, 4, 32;
    %load/vec4 v0x5a8ceb0_0;
    %load/vec4 v0x5a8d8b0_0;
    %pad/u 7;
    %muli 32, 0, 7;
    %ix/vec4 4;
    %store/vec4 v0x5a8d720_0, 4, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5a8ac90;
T_13 ;
Ewait_5 .event/or E_0x5a8b290, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v0x5a8d460_0, 0, 96;
    %fork t_11, S_0x5a8b6e0;
    %jmp t_10;
    .scope S_0x5a8b6e0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a8b8e0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5a8b8e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x5a8cf90_0;
    %load/vec4 v0x5a8b8e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5a8d2e0_0;
    %load/vec4 v0x5a8d8b0_0;
    %pad/u 7;
    %muli 32, 0, 7;
    %part/u 32;
    %load/vec4 v0x5a8b8e0_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a8d460_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a8b8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a8b8e0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5a8ac90;
t_10 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5a99c80;
T_14 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a9b1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a9a6c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5a9aca0_0;
    %assign/vec4 v0x5a9a6c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5a99c80;
T_15 ;
Ewait_6 .event/or E_0x5a94f60, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5a9a6c0_0;
    %store/vec4 v0x5a9aca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a9af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a9ad80_0, 0, 1;
    %load/vec4 v0x5a9a6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x5a9ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a9aca0_0, 0, 2;
T_15.5 ;
    %jmp T_15.4;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a9af20_0, 0, 1;
    %load/vec4 v0x5a9aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a9aca0_0, 0, 2;
T_15.7 ;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a9ad80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5a9aca0_0, 0, 2;
    %jmp T_15.4;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a9ad80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a9aca0_0, 0, 2;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5a99c80;
T_16 ;
    %wait E_0x5921360;
    %load/vec4 v0x5a9a6c0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_16.2, 4;
    %load/vec4 v0x5a9aa40_0;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5a9a960_0;
    %assign/vec4 v0x5a9a7a0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5a8db30;
T_17 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a92740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a920a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a92e30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a92f10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a928f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a929d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a92ab0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a92b90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a92c70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a92d50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a910d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a911b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a90f10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a90ff0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5a915d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a920a0_0, 0;
    %load/vec4 v0x5a91690_0;
    %assign/vec4 v0x5a928f0_0, 0;
    %load/vec4 v0x5a91770_0;
    %assign/vec4 v0x5a929d0_0, 0;
    %load/vec4 v0x5a91850_0;
    %assign/vec4 v0x5a92ab0_0, 0;
    %load/vec4 v0x5a91930_0;
    %assign/vec4 v0x5a92b90_0, 0;
    %load/vec4 v0x5a91e20_0;
    %assign/vec4 v0x5a92c70_0, 0;
    %load/vec4 v0x5a91f00_0;
    %assign/vec4 v0x5a92d50_0, 0;
    %load/vec4 v0x5a91690_0;
    %load/vec4 v0x5a91850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.4, 8;
    %load/vec4 v0x5a91690_0;
    %load/vec4 v0x5a91e20_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.6, 9;
    %load/vec4 v0x5a91690_0;
    %jmp/1 T_17.7, 9;
T_17.6 ; End of true expr.
    %load/vec4 v0x5a91e20_0;
    %jmp/0 T_17.7, 9;
 ; End of false expr.
    %blend;
T_17.7;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %load/vec4 v0x5a91850_0;
    %load/vec4 v0x5a91e20_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.8, 9;
    %load/vec4 v0x5a91850_0;
    %jmp/1 T_17.9, 9;
T_17.8 ; End of true expr.
    %load/vec4 v0x5a91e20_0;
    %jmp/0 T_17.9, 9;
 ; End of false expr.
    %blend;
T_17.9;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %assign/vec4 v0x5a910d0_0, 0;
    %load/vec4 v0x5a91850_0;
    %load/vec4 v0x5a91690_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.10, 8;
    %load/vec4 v0x5a91e20_0;
    %load/vec4 v0x5a91690_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.12, 9;
    %load/vec4 v0x5a91690_0;
    %jmp/1 T_17.13, 9;
T_17.12 ; End of true expr.
    %load/vec4 v0x5a91e20_0;
    %jmp/0 T_17.13, 9;
 ; End of false expr.
    %blend;
T_17.13;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %load/vec4 v0x5a91e20_0;
    %load/vec4 v0x5a91850_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.14, 9;
    %load/vec4 v0x5a91850_0;
    %jmp/1 T_17.15, 9;
T_17.14 ; End of true expr.
    %load/vec4 v0x5a91e20_0;
    %jmp/0 T_17.15, 9;
 ; End of false expr.
    %blend;
T_17.15;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %assign/vec4 v0x5a90f10_0, 0;
    %load/vec4 v0x5a91770_0;
    %load/vec4 v0x5a91930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.16, 8;
    %load/vec4 v0x5a91770_0;
    %load/vec4 v0x5a91f00_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.18, 9;
    %load/vec4 v0x5a91770_0;
    %jmp/1 T_17.19, 9;
T_17.18 ; End of true expr.
    %load/vec4 v0x5a91f00_0;
    %jmp/0 T_17.19, 9;
 ; End of false expr.
    %blend;
T_17.19;
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v0x5a91930_0;
    %load/vec4 v0x5a91f00_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.20, 9;
    %load/vec4 v0x5a91930_0;
    %jmp/1 T_17.21, 9;
T_17.20 ; End of true expr.
    %load/vec4 v0x5a91f00_0;
    %jmp/0 T_17.21, 9;
 ; End of false expr.
    %blend;
T_17.21;
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %assign/vec4 v0x5a911b0_0, 0;
    %load/vec4 v0x5a91930_0;
    %load/vec4 v0x5a91770_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.22, 8;
    %load/vec4 v0x5a91f00_0;
    %load/vec4 v0x5a91770_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.24, 9;
    %load/vec4 v0x5a91770_0;
    %jmp/1 T_17.25, 9;
T_17.24 ; End of true expr.
    %load/vec4 v0x5a91f00_0;
    %jmp/0 T_17.25, 9;
 ; End of false expr.
    %blend;
T_17.25;
    %jmp/1 T_17.23, 8;
T_17.22 ; End of true expr.
    %load/vec4 v0x5a91f00_0;
    %load/vec4 v0x5a91930_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.26, 9;
    %load/vec4 v0x5a91930_0;
    %jmp/1 T_17.27, 9;
T_17.26 ; End of true expr.
    %load/vec4 v0x5a91f00_0;
    %jmp/0 T_17.27, 9;
 ; End of false expr.
    %blend;
T_17.27;
    %jmp/0 T_17.23, 8;
 ; End of false expr.
    %blend;
T_17.23;
    %assign/vec4 v0x5a90ff0_0, 0;
    %load/vec4 v0x5a91690_0;
    %load/vec4 v0x5a91850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.28, 8;
    %load/vec4 v0x5a91690_0;
    %load/vec4 v0x5a91e20_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.30, 9;
    %load/vec4 v0x5a91690_0;
    %jmp/1 T_17.31, 9;
T_17.30 ; End of true expr.
    %load/vec4 v0x5a91e20_0;
    %jmp/0 T_17.31, 9;
 ; End of false expr.
    %blend;
T_17.31;
    %jmp/1 T_17.29, 8;
T_17.28 ; End of true expr.
    %load/vec4 v0x5a91850_0;
    %load/vec4 v0x5a91e20_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.32, 9;
    %load/vec4 v0x5a91850_0;
    %jmp/1 T_17.33, 9;
T_17.32 ; End of true expr.
    %load/vec4 v0x5a91e20_0;
    %jmp/0 T_17.33, 9;
 ; End of false expr.
    %blend;
T_17.33;
    %jmp/0 T_17.29, 8;
 ; End of false expr.
    %blend;
T_17.29;
    %assign/vec4 v0x5a92e30_0, 0;
    %load/vec4 v0x5a91770_0;
    %load/vec4 v0x5a91930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.34, 8;
    %load/vec4 v0x5a91770_0;
    %load/vec4 v0x5a91f00_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.36, 9;
    %load/vec4 v0x5a91770_0;
    %jmp/1 T_17.37, 9;
T_17.36 ; End of true expr.
    %load/vec4 v0x5a91f00_0;
    %jmp/0 T_17.37, 9;
 ; End of false expr.
    %blend;
T_17.37;
    %jmp/1 T_17.35, 8;
T_17.34 ; End of true expr.
    %load/vec4 v0x5a91930_0;
    %load/vec4 v0x5a91f00_0;
    %cmp/s;
    %flag_mov 9, 5;
    %jmp/0 T_17.38, 9;
    %load/vec4 v0x5a91930_0;
    %jmp/1 T_17.39, 9;
T_17.38 ; End of true expr.
    %load/vec4 v0x5a91f00_0;
    %jmp/0 T_17.39, 9;
 ; End of false expr.
    %blend;
T_17.39;
    %jmp/0 T_17.35, 8;
 ; End of false expr.
    %blend;
T_17.35;
    %assign/vec4 v0x5a92f10_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5a920a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.40, 8;
    %load/vec4 v0x5a92e30_0;
    %load/vec4 v0x5a90f10_0;
    %cmp/e;
    %jmp/0xz  T_17.42, 4;
    %load/vec4 v0x5a910d0_0;
    %assign/vec4 v0x5a92e30_0, 0;
    %load/vec4 v0x5a92f10_0;
    %load/vec4 v0x5a90ff0_0;
    %cmp/e;
    %jmp/0xz  T_17.44, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a920a0_0, 0;
    %jmp T_17.45;
T_17.44 ;
    %load/vec4 v0x5a92f10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5a92f10_0, 0;
T_17.45 ;
    %jmp T_17.43;
T_17.42 ;
    %load/vec4 v0x5a92e30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5a92e30_0, 0;
T_17.43 ;
T_17.40 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5a86e70;
T_18 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a886d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5a88850_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5a885f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a87da0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5a88770_0;
    %assign/vec4 v0x5a88850_0, 0;
    %load/vec4 v0x5a88510_0;
    %assign/vec4 v0x5a885f0_0, 0;
    %load/vec4 v0x5a87cc0_0;
    %assign/vec4 v0x5a87da0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5a86e70;
T_19 ;
Ewait_7 .event/or E_0x5a82080, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5a88850_0;
    %store/vec4 v0x5a88770_0, 0, 6;
    %load/vec4 v0x5a885f0_0;
    %store/vec4 v0x5a88510_0, 0, 6;
    %load/vec4 v0x5a87da0_0;
    %store/vec4 v0x5a87cc0_0, 0, 7;
    %load/vec4 v0x5a88020_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_19.4, 11;
    %load/vec4 v0x5a88370_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.3, 10;
    %load/vec4 v0x5a87e80_0;
    %and;
T_19.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x5a881a0_0;
    %nor/r;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5a88850_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5a88770_0, 0, 6;
    %load/vec4 v0x5a885f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5a88510_0, 0, 6;
    %load/vec4 v0x5a87da0_0;
    %store/vec4 v0x5a87cc0_0, 0, 7;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5a88020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.7, 9;
    %load/vec4 v0x5a88370_0;
    %nor/r;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %load/vec4 v0x5a88850_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5a88770_0, 0, 6;
    %load/vec4 v0x5a87da0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x5a87cc0_0, 0, 7;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0x5a87e80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.10, 9;
    %load/vec4 v0x5a881a0_0;
    %nor/r;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x5a885f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5a88510_0, 0, 6;
    %load/vec4 v0x5a87da0_0;
    %subi 1, 0, 7;
    %store/vec4 v0x5a87cc0_0, 0, 7;
T_19.8 ;
T_19.6 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5a86e70;
T_20 ;
    %wait E_0x5921360;
    %load/vec4 v0x5a88020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x5a88370_0;
    %nor/r;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5a87f40_0;
    %load/vec4 v0x5a88850_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a880e0, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5a88fd0;
T_21 ;
Ewait_8 .event/or E_0x5a893d0, E_0x0;
    %wait Ewait_8;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x5a899f0_0, 0, 128;
    %fork t_13, S_0x5a89450;
    %jmp t_12;
    .scope S_0x5a89450;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a89600_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5a89600_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.1, 5;
    %load/vec4 v0x5a89700_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.2 ;
    %load/vec4 v0x5a89800_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x5a898f0_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %add;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.3 ;
    %load/vec4 v0x5a89800_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x5a898f0_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %sub;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.4 ;
    %load/vec4 v0x5a89800_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x5a898f0_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %mul;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.5 ;
    %load/vec4 v0x5a89800_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x5a898f0_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %and;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.6 ;
    %load/vec4 v0x5a89800_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x5a898f0_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %or;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.7 ;
    %load/vec4 v0x5a89800_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x5a898f0_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %xor;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.8 ;
    %load/vec4 v0x5a89800_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.9 ;
    %load/vec4 v0x5a898f0_0;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %part/s 32;
    %load/vec4 v0x5a89600_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %store/vec4 v0x5a899f0_0, 4, 32;
    %jmp T_21.11;
T_21.11 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a89600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a89600_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0x5a88fd0;
t_12 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5a88a30;
T_22 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a8a8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a8a410_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a8a4e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a8a5b0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5a8a340_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5a8a1a0_0;
    %assign/vec4 v0x5a8a410_0, 0;
    %load/vec4 v0x5a8a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5a89ee0_0;
    %assign/vec4 v0x5a8a4e0_0, 0;
    %load/vec4 v0x5a89ff0_0;
    %assign/vec4 v0x5a8a5b0_0, 0;
    %load/vec4 v0x5a8a240_0;
    %assign/vec4 v0x5a8a340_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5a94a00;
T_23 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a963a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a96210_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5a95fd0_0;
    %assign/vec4 v0x5a96210_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5a25080;
T_24 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a9d7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa1040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5aa1110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a9f8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a9cad0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a9cad0_0, 0;
    %load/vec4 v0x5a9da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5a9d890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.4 ;
    %load/vec4 v0x5a9d960_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a9cad0_0, 0;
T_24.9 ;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x5a9d960_0;
    %assign/vec4 v0x5aa1040_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x5a9d960_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x5aa1110_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x5a9d960_0;
    %assign/vec4 v0x5a9f8d0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5a25080;
T_25 ;
Ewait_9 .event/or E_0x597b2a0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5a9d890_0;
    %cmpi/u 4096, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.0, 5;
    %load/vec4 v0x5a9f5a0_0;
    %store/vec4 v0x5a9e4b0_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a9e4b0_0, 0, 32;
    %load/vec4 v0x5a9d890_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a9e4b0_0, 0, 32;
    %jmp T_25.7;
T_25.2 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x5a9ca00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a9e8d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a9e4b0_0, 0, 32;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v0x5aa1040_0;
    %store/vec4 v0x5a9e4b0_0, 0, 32;
    %jmp T_25.7;
T_25.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5aa1110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a9e4b0_0, 0, 32;
    %jmp T_25.7;
T_25.5 ;
    %load/vec4 v0x5a9f8d0_0;
    %store/vec4 v0x5a9e4b0_0, 0, 32;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5a25080;
T_26 ;
    %wait E_0x598f310;
    %load/vec4 v0x5a9d7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a9e7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a9cb70_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5a9e410_0;
    %assign/vec4 v0x5a9e7f0_0, 0;
    %load/vec4 v0x5a9e7f0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_26.4, 4;
    %load/vec4 v0x5a9cad0_0;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a9cb70_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x5a9e7f0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_26.7, 4;
    %load/vec4 v0x5aa1270_0;
    %and;
T_26.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %load/vec4 v0x5a9cb70_0;
    %addi 3, 0, 16;
    %assign/vec4 v0x5a9cb70_0, 0;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5a25080;
T_27 ;
Ewait_10 .event/or E_0x58c4480, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5a9e7f0_0;
    %store/vec4 v0x5a9e410_0, 0, 3;
    %load/vec4 v0x5a9e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a9e410_0, 0, 3;
    %jmp T_27.6;
T_27.0 ;
    %load/vec4 v0x5a9cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5a9e410_0, 0, 3;
T_27.7 ;
    %jmp T_27.6;
T_27.1 ;
    %load/vec4 v0x5aa1270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a9e410_0, 0, 3;
T_27.9 ;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a9e410_0, 0, 3;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x5a9f360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %load/vec4 v0x5aa1110_0;
    %load/vec4 v0x5a9cb70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_27.13, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5a9e410_0, 0, 3;
    %jmp T_27.14;
T_27.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5a9e410_0, 0, 3;
T_27.14 ;
T_27.11 ;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a9e410_0, 0, 3;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5a25080;
T_28 ;
    %wait E_0x5921360;
    %load/vec4 v0x5a9daa0_0;
    %assign/vec4 v0x5a9cc60_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5a0ccd0;
T_29 ;
    %wait E_0x5921360;
    %load/vec4 v0x5aa6d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5aa8080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa7ec0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5aa7fa0_0;
    %assign/vec4 v0x5aa8080_0, 0;
    %load/vec4 v0x5aa7520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v0x5aa7460_0;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5aa72a0_0;
    %assign/vec4 v0x5aa7ec0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5a0ccd0;
T_30 ;
Ewait_11 .event/or E_0x593d460, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5aa8080_0;
    %store/vec4 v0x5aa7fa0_0, 0, 2;
    %load/vec4 v0x5aa8080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x5aa7520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.7, 9;
    %load/vec4 v0x5aa7e00_0;
    %and;
T_30.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5aa7fa0_0, 0, 2;
    %jmp T_30.6;
T_30.5 ;
    %load/vec4 v0x5aa7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5aa7fa0_0, 0, 2;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0x5aa7e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5aa7fa0_0, 0, 2;
T_30.10 ;
T_30.9 ;
T_30.6 ;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x5aa7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5aa7fa0_0, 0, 2;
T_30.12 ;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x5aa7e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5aa7fa0_0, 0, 2;
T_30.14 ;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v0x5aa75e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aa7fa0_0, 0, 2;
T_30.16 ;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5a0ccd0;
T_31 ;
    %wait E_0x5921360;
    %load/vec4 v0x5aa6d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aa3c10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5aa8080_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_31.5, 4;
    %load/vec4 v0x5aa7520_0;
    %and;
T_31.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0x5aa7e00_0;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/1 T_31.3, 8;
    %load/vec4 v0x5aa8080_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_31.6, 4;
    %load/vec4 v0x5aa7520_0;
    %and;
T_31.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.3;
    %flag_get/vec4 8;
    %jmp/1 T_31.2, 8;
    %load/vec4 v0x5aa8080_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_31.7, 4;
    %load/vec4 v0x5aa7e00_0;
    %and;
T_31.7;
    %or;
T_31.2;
    %assign/vec4 v0x5aa3c10_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5a0ccd0;
T_32 ;
    %wait E_0x5921360;
    %load/vec4 v0x5aa6d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5aa6b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa6820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa6900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aa69e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5aa6aa0_0;
    %assign/vec4 v0x5aa6b80_0, 0;
    %load/vec4 v0x5aa71e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v0x5aa7120_0;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5aa6ea0_0;
    %assign/vec4 v0x5aa6820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aa69e0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aa69e0_0, 0;
T_32.3 ;
    %load/vec4 v0x5aa69e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v0x5aa39e0_0;
    %assign/vec4 v0x5aa6900_0, 0;
T_32.5 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5a0ccd0;
T_33 ;
Ewait_12 .event/or E_0x5935d70, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x5aa6b80_0;
    %store/vec4 v0x5aa6aa0_0, 0, 2;
    %load/vec4 v0x5aa6b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %jmp T_33.3;
T_33.0 ;
    %load/vec4 v0x5aa71e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5aa6aa0_0, 0, 2;
T_33.4 ;
    %jmp T_33.3;
T_33.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5aa6aa0_0, 0, 2;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5aa7920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aa6aa0_0, 0, 2;
T_33.6 ;
    %jmp T_33.3;
T_33.3 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5a0ccd0;
T_34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5aa65a0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa4170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa6680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa6760_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa3e40_0, 0, 32;
    %end;
    .thread T_34;
    .scope S_0x5a0ccd0;
T_35 ;
    %wait E_0x5921360;
    %load/vec4 v0x5aa6d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aa65a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa4170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa6680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aa6760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa3e40_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5aa64c0_0;
    %assign/vec4 v0x5aa65a0_0, 0;
    %load/vec4 v0x5aa65a0_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_35.4, 4;
    %load/vec4 v0x5aa40a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_35.5, 9;
    %load/vec4 v0x5aa40a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.6, 9;
    %load/vec4 v0x5aa3d50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_35.6;
    %or;
T_35.5;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5aa3d50_0;
    %assign/vec4 v0x5aa4170_0, 0;
    %load/vec4 v0x5aa40a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %load/vec4 v0x5aa3fb0_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_35.11, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5aa3fb0_0;
    %xor/r;
    %cmpi/e 0, 1, 1;
    %flag_or 6, 8;
T_35.11;
    %jmp/0xz  T_35.9, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa6680_0, 0;
    %jmp T_35.10;
T_35.9 ;
    %load/vec4 v0x5aa3fb0_0;
    %assign/vec4 v0x5aa6680_0, 0;
T_35.10 ;
    %jmp T_35.8;
T_35.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa6680_0, 0;
T_35.8 ;
    %load/vec4 v0x5aa40a0_0;
    %assign/vec4 v0x5aa6760_0, 0;
T_35.2 ;
    %load/vec4 v0x5aa6000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.14, 9;
    %load/vec4 v0x5aa5e60_0;
    %and;
T_35.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.12, 8;
    %load/vec4 v0x5aa5be0_0;
    %assign/vec4 v0x5aa3e40_0, 0;
T_35.12 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5a0ccd0;
T_36 ;
Ewait_13 .event/or E_0x5938e40, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x5aa65a0_0;
    %store/vec4 v0x5aa64c0_0, 0, 3;
    %load/vec4 v0x5aa65a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v0x5aa40a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5aa64c0_0, 0, 3;
    %jmp T_36.8;
T_36.7 ;
    %load/vec4 v0x5aa3d50_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.11, 4;
    %load/vec4 v0x5aa40a0_0;
    %nor/r;
    %and;
T_36.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5aa64c0_0, 0, 3;
T_36.9 ;
T_36.8 ;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v0x5aa5640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.12, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5aa64c0_0, 0, 3;
T_36.12 ;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v0x5aa6260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5aa64c0_0, 0, 3;
T_36.14 ;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v0x5aa5b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.16, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5aa64c0_0, 0, 3;
T_36.16 ;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v0x5aa48f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5aa64c0_0, 0, 3;
T_36.18 ;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0x5aa6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5aa64c0_0, 0, 3;
T_36.20 ;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/axi_wrapper.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/gpu_top.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/attribute_interpolator.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/shader_core.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/alu.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/gpu_register_file.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/controller.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/instruction_decoder.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/framebuffer.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../rtl_utils/fifo.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/fragment_shader.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/_interconnect.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../rtl_utils/arbiter.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/rasterizer.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../rtl_utils/reset_sync.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/shader_loader.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/texture_unit.sv";
    "/home/quil/Documents/GitRepos/2025-AMDHardware-GPU/tb/../src/vertex_fetch.sv";
