
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253288    0.002428    5.061828 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061828   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000256   20.352776 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252775   clock uncertainty
                                  0.000000   20.252775   clock reconvergence pessimism
                                  0.104556   20.357332   library recovery time
                                             20.357332   data required time
---------------------------------------------------------------------------------------------
                                             20.357332   data required time
                                             -5.061828   data arrival time
---------------------------------------------------------------------------------------------
                                             15.295504   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253293    0.002511    5.061911 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061911   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000391   20.352911 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252911   clock uncertainty
                                  0.000000   20.252911   clock reconvergence pessimism
                                  0.104555   20.357466   library recovery time
                                             20.357466   data required time
---------------------------------------------------------------------------------------------
                                             20.357466   data required time
                                             -5.061911   data arrival time
---------------------------------------------------------------------------------------------
                                             15.295555   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253255    0.001824    5.061224 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061224   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000425   20.352945 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252945   clock uncertainty
                                  0.000000   20.252945   clock reconvergence pessimism
                                  0.104562   20.357506   library recovery time
                                             20.357506   data required time
---------------------------------------------------------------------------------------------
                                             20.357506   data required time
                                             -5.061224   data arrival time
---------------------------------------------------------------------------------------------
                                             15.296282   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253230    0.001220    5.060620 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.060620   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000158   20.352678 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252678   clock uncertainty
                                  0.000000   20.252678   clock reconvergence pessimism
                                  0.104567   20.357244   library recovery time
                                             20.357244   data required time
---------------------------------------------------------------------------------------------
                                             20.357244   data required time
                                             -5.060620   data arrival time
---------------------------------------------------------------------------------------------
                                             15.296625   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000589    4.473272 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011167    0.281401    0.232193    4.705464 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.281401    0.000330    4.705795 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.705795   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000446   20.352966 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252966   clock uncertainty
                                  0.000000   20.252966   clock reconvergence pessimism
                                 -0.223941   20.029026   library setup time
                                             20.029026   data required time
---------------------------------------------------------------------------------------------
                                             20.029026   data required time
                                             -4.705795   data arrival time
---------------------------------------------------------------------------------------------
                                             15.323231   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000637    4.473320 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005899    0.286473    0.220283    4.693604 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.286473    0.000080    4.693684 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.693684   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000256   20.352776 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252775   clock uncertainty
                                  0.000000   20.252775   clock reconvergence pessimism
                                 -0.224685   20.028090   library setup time
                                             20.028090   data required time
---------------------------------------------------------------------------------------------
                                             20.028090   data required time
                                             -4.693684   data arrival time
---------------------------------------------------------------------------------------------
                                             15.334406   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000342    4.473025 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005326    0.187168    0.172316    4.645341 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.187168    0.000112    4.645453 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.645453   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000391   20.352911 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252911   clock uncertainty
                                  0.000000   20.252911   clock reconvergence pessimism
                                 -0.208839   20.044071   library setup time
                                             20.044071   data required time
---------------------------------------------------------------------------------------------
                                             20.044071   data required time
                                             -4.645453   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398618   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000540    4.473223 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004653    0.184715    0.154947    4.628170 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.184715    0.000098    4.628268 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.628268   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000425   20.352945 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252945   clock uncertainty
                                  0.000000   20.252945   clock reconvergence pessimism
                                 -0.208383   20.044561   library setup time
                                             20.044561   data required time
---------------------------------------------------------------------------------------------
                                             20.044561   data required time
                                             -4.628268   data arrival time
---------------------------------------------------------------------------------------------
                                             15.416294   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000762    4.473444 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003953    0.165550    0.157036    4.630481 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.165550    0.000075    4.630555 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.630555   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000158   20.352678 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252678   clock uncertainty
                                  0.000000   20.252678   clock reconvergence pessimism
                                 -0.204822   20.047857   library setup time
                                             20.047857   data required time
---------------------------------------------------------------------------------------------
                                             20.047857   data required time
                                             -4.630555   data arrival time
---------------------------------------------------------------------------------------------
                                             15.417301   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303795    0.000421    4.301926 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004235    0.094195    0.205308    4.507234 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.094195    0.000048    4.507283 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.507283   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059514    0.000311   20.351896 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251896   clock uncertainty
                                  0.000000   20.251896   clock reconvergence pessimism
                                 -0.191902   20.059996   library setup time
                                             20.059996   data required time
---------------------------------------------------------------------------------------------
                                             20.059996   data required time
                                             -4.507283   data arrival time
---------------------------------------------------------------------------------------------
                                             15.552711   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257575    0.002234    4.738555 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.738555   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000524   20.352110 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252110   clock uncertainty
                                  0.000000   20.252110   clock reconvergence pessimism
                                  0.103250   20.355360   library recovery time
                                             20.355360   data required time
---------------------------------------------------------------------------------------------
                                             20.355360   data required time
                                             -4.738555   data arrival time
---------------------------------------------------------------------------------------------
                                             15.616806   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257567    0.002051    4.738372 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.738372   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000529   20.352116 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252115   clock uncertainty
                                  0.000000   20.252115   clock reconvergence pessimism
                                  0.103252   20.355366   library recovery time
                                             20.355366   data required time
---------------------------------------------------------------------------------------------
                                             20.355366   data required time
                                             -4.738372   data arrival time
---------------------------------------------------------------------------------------------
                                             15.616994   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257547    0.001578    4.737899 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737899   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000380   20.351967 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251966   clock uncertainty
                                  0.000000   20.251966   clock reconvergence pessimism
                                  0.103255   20.355221   library recovery time
                                             20.355221   data required time
---------------------------------------------------------------------------------------------
                                             20.355221   data required time
                                             -4.737899   data arrival time
---------------------------------------------------------------------------------------------
                                             15.617321   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257536    0.001257    4.737578 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737578   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059514    0.000311   20.351896 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251896   clock uncertainty
                                  0.000000   20.251896   clock reconvergence pessimism
                                  0.103257   20.355154   library recovery time
                                             20.355154   data required time
---------------------------------------------------------------------------------------------
                                             20.355154   data required time
                                             -4.737578   data arrival time
---------------------------------------------------------------------------------------------
                                             15.617577   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257545    0.001528    4.737849 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737849   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000446   20.352966 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252966   clock uncertainty
                                  0.000000   20.252966   clock reconvergence pessimism
                                  0.103771   20.356737   library recovery time
                                             20.356737   data required time
---------------------------------------------------------------------------------------------
                                             20.356737   data required time
                                             -4.737849   data arrival time
---------------------------------------------------------------------------------------------
                                             15.618888   slack (MET)



