// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout;
input   stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n;
output   stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
input  [15:0] stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout;
input   stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n;
output   stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
output  [15:0] stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din;
input   stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n;
output   stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
output  [15:0] stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din;
input   stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n;
output   stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
reg stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
reg stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
reg stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [15:0] grp_computeMedian_fu_132_ap_return;
reg   [15:0] reg_185;
wire    ap_CS_fsm_state6;
wire    grp_sortList_fu_126_ap_ready;
wire    grp_sortList_fu_126_ap_done;
wire    grp_computeMedian_fu_132_ap_ready;
wire    grp_computeMedian_fu_132_ap_done;
reg    ap_block_state6_on_subcall_done;
wire    ap_CS_fsm_state8;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_ready;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_done;
reg    ap_block_state8_on_subcall_done;
wire    ap_CS_fsm_state12;
reg    ap_block_state12_on_subcall_done;
reg  signed [15:0] op_V_2_i_reg_694;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire   [63:0] grp_fu_179_p1;
reg   [63:0] conv_i_i_reg_709;
wire    ap_CS_fsm_state19;
wire   [63:0] grp_fu_182_p1;
reg   [63:0] conv_i1_i_reg_714;
wire   [63:0] grp_fu_169_p2;
reg   [63:0] val_reg_719;
wire    ap_CS_fsm_state25;
wire   [63:0] grp_fu_174_p2;
reg   [63:0] val_1_reg_724;
wire   [63:0] reg_fu_200_p1;
reg   [63:0] reg_reg_729;
wire    ap_CS_fsm_state26;
reg   [0:0] p_Result_s_reg_734;
wire   [15:0] median_absolute_deviation_R_V_fu_229_p1;
reg   [15:0] median_absolute_deviation_R_V_reg_739;
wire   [0:0] icmp_ln354_fu_233_p2;
reg   [0:0] icmp_ln354_reg_745;
wire   [11:0] sh_amt_fu_239_p2;
reg   [11:0] sh_amt_reg_751;
wire   [0:0] icmp_ln358_fu_249_p2;
reg   [0:0] icmp_ln358_reg_756;
wire   [0:0] icmp_ln361_fu_261_p2;
reg   [0:0] icmp_ln361_reg_761;
wire   [9:0] sh_amt_3_fu_267_p2;
reg   [9:0] sh_amt_3_reg_767;
wire   [0:0] and_ln360_fu_301_p2;
reg   [0:0] and_ln360_reg_772;
wire   [0:0] and_ln379_fu_319_p2;
reg   [0:0] and_ln379_reg_778;
wire   [63:0] reg_1_fu_325_p1;
reg   [63:0] reg_1_reg_783;
reg   [0:0] p_Result_17_reg_788;
wire   [15:0] median_absolute_deviation_I_V_fu_354_p1;
reg   [15:0] median_absolute_deviation_I_V_reg_793;
wire   [0:0] icmp_ln354_1_fu_358_p2;
reg   [0:0] icmp_ln354_1_reg_799;
wire   [11:0] sh_amt_4_fu_364_p2;
reg   [11:0] sh_amt_4_reg_805;
wire   [0:0] icmp_ln358_1_fu_374_p2;
reg   [0:0] icmp_ln358_1_reg_810;
wire   [0:0] icmp_ln361_1_fu_386_p2;
reg   [0:0] icmp_ln361_1_reg_815;
wire   [9:0] sh_amt_5_fu_392_p2;
reg   [9:0] sh_amt_5_reg_821;
wire   [0:0] and_ln360_1_fu_426_p2;
reg   [0:0] and_ln360_1_reg_826;
wire   [0:0] and_ln379_1_fu_444_p2;
reg   [0:0] and_ln379_1_reg_832;
wire   [15:0] median_absolute_deviation_R_V_5_fu_524_p3;
reg   [15:0] median_absolute_deviation_R_V_5_reg_837;
wire    ap_CS_fsm_state27;
wire   [15:0] median_absolute_deviation_I_V_5_fu_606_p3;
reg   [15:0] median_absolute_deviation_I_V_5_reg_842;
wire   [15:0] median_absolute_deviation_R_V_8_fu_636_p3;
reg   [15:0] median_absolute_deviation_R_V_8_reg_847;
wire    ap_CS_fsm_state28;
wire   [15:0] median_absolute_deviation_I_V_8_fu_665_p3;
reg   [15:0] median_absolute_deviation_I_V_8_reg_853;
wire   [15:0] mul_i_i46_i_fu_677_p2;
reg   [15:0] mul_i_i46_i_reg_859;
wire    ap_CS_fsm_state29;
wire   [15:0] mul_i_i_i_fu_688_p2;
reg   [15:0] mul_i_i_i_reg_864;
reg   [10:0] sorted_list_R_V_address0;
reg    sorted_list_R_V_ce0;
reg    sorted_list_R_V_we0;
wire   [15:0] sorted_list_R_V_q0;
reg    sorted_list_R_V_ce1;
wire   [15:0] sorted_list_R_V_q1;
reg   [10:0] sorted_list_I_V_address0;
reg    sorted_list_I_V_ce0;
reg    sorted_list_I_V_we0;
wire   [15:0] sorted_list_I_V_q0;
reg    sorted_list_I_V_ce1;
wire   [15:0] sorted_list_I_V_q1;
reg   [10:0] RDRi_V_address0;
reg    RDRi_V_ce0;
reg    RDRi_V_we0;
wire   [15:0] RDRi_V_q0;
reg   [10:0] RDIi_V_address0;
reg    RDIi_V_ce0;
reg    RDIi_V_we0;
wire   [15:0] RDIi_V_q0;
reg   [10:0] deviation_list_R_V_address0;
reg    deviation_list_R_V_ce0;
reg    deviation_list_R_V_we0;
wire   [15:0] deviation_list_R_V_q0;
reg   [10:0] deviation_list_I_V_address0;
reg    deviation_list_I_V_ce0;
reg    deviation_list_I_V_we0;
wire   [15:0] deviation_list_I_V_q0;
reg   [10:0] sorted_deviated_list_R_V_address0;
reg    sorted_deviated_list_R_V_ce0;
reg    sorted_deviated_list_R_V_we0;
wire   [15:0] sorted_deviated_list_R_V_q0;
reg    sorted_deviated_list_R_V_ce1;
wire   [15:0] sorted_deviated_list_R_V_q1;
reg   [10:0] sorted_deviated_list_I_V_address0;
reg    sorted_deviated_list_I_V_ce0;
reg    sorted_deviated_list_I_V_we0;
wire   [15:0] sorted_deviated_list_I_V_q0;
reg    sorted_deviated_list_I_V_ce1;
wire   [15:0] sorted_deviated_list_I_V_q1;
reg   [10:0] MRo_V_address0;
reg    MRo_V_ce0;
reg    MRo_V_we0;
wire   [15:0] MRo_V_q0;
reg   [10:0] MIo_V_address0;
reg    MIo_V_ce0;
reg    MIo_V_we0;
wire   [15:0] MIo_V_q0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_idle;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_ready;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_ce0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_we0;
wire   [15:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_d0;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_ce0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_we0;
wire   [15:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_d0;
wire    grp_sortList_fu_126_ap_start;
wire    grp_sortList_fu_126_ap_idle;
wire   [10:0] grp_sortList_fu_126_data_address0;
wire    grp_sortList_fu_126_data_ce0;
reg   [15:0] grp_sortList_fu_126_data_q0;
wire   [10:0] grp_sortList_fu_126_sorted_list_address0;
wire    grp_sortList_fu_126_sorted_list_ce0;
wire    grp_sortList_fu_126_sorted_list_we0;
wire   [15:0] grp_sortList_fu_126_sorted_list_d0;
wire    grp_computeMedian_fu_132_ap_start;
wire    grp_computeMedian_fu_132_ap_idle;
wire   [10:0] grp_computeMedian_fu_132_list_address0;
wire    grp_computeMedian_fu_132_list_ce0;
reg   [15:0] grp_computeMedian_fu_132_list_q0;
wire   [10:0] grp_computeMedian_fu_132_list_address1;
wire    grp_computeMedian_fu_132_list_ce1;
reg   [15:0] grp_computeMedian_fu_132_list_q1;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_idle;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_ce0;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_ce0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_we0;
wire   [15:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_d0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_done;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_idle;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_ready;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_ce0;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_ce0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_we0;
wire   [15:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_d0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_idle;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_ready;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_ce0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_we0;
wire   [15:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_d0;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_ce0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_we0;
wire   [15:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_d0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_idle;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_ready;
wire   [15:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
wire   [15:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_ce0;
wire   [10:0] grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_address0;
wire    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_ce0;
reg    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg;
reg    ap_block_state1_ignore_call27;
wire    ap_CS_fsm_state2;
reg    grp_sortList_fu_126_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state10;
reg    grp_computeMedian_fu_132_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state13;
reg    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg;
reg    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg;
reg    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg;
wire    ap_CS_fsm_state30;
reg    grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state20;
wire  signed [31:0] grp_fu_179_p0;
wire  signed [31:0] grp_fu_182_p0;
wire  signed [15:0] sext_ln1617_fu_191_p0;
wire   [10:0] exp_fu_215_p4;
wire   [62:0] trunc_ln337_fu_203_p1;
wire   [11:0] zext_ln342_fu_225_p1;
wire   [9:0] trunc_ln357_fu_245_p1;
wire   [5:0] tmp_fu_273_p4;
wire   [0:0] or_ln358_fu_289_p2;
wire   [0:0] icmp_ln360_fu_255_p2;
wire   [0:0] xor_ln358_fu_295_p2;
wire   [0:0] or_ln360_fu_307_p2;
wire   [0:0] icmp_ln379_fu_283_p2;
wire   [0:0] xor_ln360_fu_313_p2;
wire   [10:0] exp_1_fu_340_p4;
wire   [62:0] trunc_ln337_1_fu_328_p1;
wire   [11:0] zext_ln342_1_fu_350_p1;
wire   [9:0] trunc_ln357_1_fu_370_p1;
wire   [5:0] tmp_37_fu_398_p4;
wire   [0:0] or_ln358_1_fu_414_p2;
wire   [0:0] icmp_ln360_1_fu_380_p2;
wire   [0:0] xor_ln358_1_fu_420_p2;
wire   [0:0] or_ln360_1_fu_432_p2;
wire   [0:0] icmp_ln379_1_fu_408_p2;
wire   [0:0] xor_ln360_1_fu_438_p2;
wire   [51:0] trunc_ln346_fu_450_p1;
wire   [52:0] p_Result_16_fu_453_p3;
wire   [5:0] trunc_ln363_fu_465_p1;
wire   [53:0] zext_ln351_fu_461_p1;
wire   [53:0] zext_ln363_fu_468_p1;
wire   [53:0] lshr_ln363_fu_472_p2;
wire   [15:0] sh_amt_3cast_fu_482_p1;
wire   [0:0] and_ln361_fu_490_p2;
wire   [15:0] median_absolute_deviation_R_V_1_fu_478_p1;
wire   [15:0] shl_ln381_fu_485_p2;
wire   [15:0] median_absolute_deviation_R_V_3_fu_494_p3;
wire   [0:0] xor_ln361_fu_509_p2;
wire   [0:0] and_ln361_3_fu_514_p2;
wire   [0:0] or_ln361_fu_519_p2;
wire   [15:0] median_absolute_deviation_R_V_4_fu_502_p3;
wire   [51:0] trunc_ln346_1_fu_532_p1;
wire   [52:0] p_Result_18_fu_535_p3;
wire   [5:0] trunc_ln363_1_fu_547_p1;
wire   [53:0] zext_ln351_1_fu_543_p1;
wire   [53:0] zext_ln363_1_fu_550_p1;
wire   [53:0] lshr_ln363_1_fu_554_p2;
wire   [15:0] sh_amt_5cast_fu_564_p1;
wire   [0:0] and_ln361_4_fu_572_p2;
wire   [15:0] median_absolute_deviation_I_V_1_fu_560_p1;
wire   [15:0] shl_ln381_1_fu_567_p2;
wire   [15:0] median_absolute_deviation_I_V_3_fu_576_p3;
wire   [0:0] xor_ln361_1_fu_591_p2;
wire   [0:0] and_ln361_5_fu_596_p2;
wire   [0:0] or_ln361_1_fu_601_p2;
wire   [15:0] median_absolute_deviation_I_V_4_fu_584_p3;
wire   [0:0] xor_ln354_fu_614_p2;
wire   [0:0] and_ln358_fu_619_p2;
wire   [15:0] median_absolute_deviation_R_V_6_fu_624_p3;
wire   [15:0] median_absolute_deviation_R_V_7_fu_630_p2;
wire   [0:0] xor_ln354_1_fu_643_p2;
wire   [0:0] and_ln358_1_fu_648_p2;
wire   [15:0] median_absolute_deviation_I_V_6_fu_653_p3;
wire   [15:0] median_absolute_deviation_I_V_7_fu_659_p2;
wire   [15:0] empty_339_fu_672_p2;
wire   [15:0] empty_340_fu_683_p2;
reg   [31:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 32'd1;
#0 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg = 1'b0;
#0 grp_sortList_fu_126_ap_start_reg = 1'b0;
#0 grp_computeMedian_fu_132_ap_start_reg = 1'b0;
#0 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg = 1'b0;
#0 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg = 1'b0;
#0 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg = 1'b0;
#0 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg = 1'b0;
end

top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
sorted_list_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorted_list_R_V_address0),
    .ce0(sorted_list_R_V_ce0),
    .we0(sorted_list_R_V_we0),
    .d0(grp_sortList_fu_126_sorted_list_d0),
    .q0(sorted_list_R_V_q0),
    .address1(grp_computeMedian_fu_132_list_address1),
    .ce1(sorted_list_R_V_ce1),
    .q1(sorted_list_R_V_q1)
);

top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
sorted_list_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorted_list_I_V_address0),
    .ce0(sorted_list_I_V_ce0),
    .we0(sorted_list_I_V_we0),
    .d0(grp_sortList_fu_126_sorted_list_d0),
    .q0(sorted_list_I_V_q0),
    .address1(grp_computeMedian_fu_132_list_address1),
    .ce1(sorted_list_I_V_ce1),
    .q1(sorted_list_I_V_q1)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RDRi_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RDRi_V_address0),
    .ce0(RDRi_V_ce0),
    .we0(RDRi_V_we0),
    .d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_d0),
    .q0(RDRi_V_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RDIi_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RDIi_V_address0),
    .ce0(RDIi_V_ce0),
    .we0(RDIi_V_we0),
    .d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_d0),
    .q0(RDIi_V_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
deviation_list_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(deviation_list_R_V_address0),
    .ce0(deviation_list_R_V_ce0),
    .we0(deviation_list_R_V_we0),
    .d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_d0),
    .q0(deviation_list_R_V_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
deviation_list_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(deviation_list_I_V_address0),
    .ce0(deviation_list_I_V_ce0),
    .we0(deviation_list_I_V_we0),
    .d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_d0),
    .q0(deviation_list_I_V_q0)
);

top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
sorted_deviated_list_R_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorted_deviated_list_R_V_address0),
    .ce0(sorted_deviated_list_R_V_ce0),
    .we0(sorted_deviated_list_R_V_we0),
    .d0(grp_sortList_fu_126_sorted_list_d0),
    .q0(sorted_deviated_list_R_V_q0),
    .address1(grp_computeMedian_fu_132_list_address1),
    .ce1(sorted_deviated_list_R_V_ce1),
    .q1(sorted_deviated_list_R_V_q1)
);

top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
sorted_deviated_list_I_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sorted_deviated_list_I_V_address0),
    .ce0(sorted_deviated_list_I_V_ce0),
    .we0(sorted_deviated_list_I_V_we0),
    .d0(grp_sortList_fu_126_sorted_list_d0),
    .q0(sorted_deviated_list_I_V_q0),
    .address1(grp_computeMedian_fu_132_list_address1),
    .ce1(sorted_deviated_list_I_V_ce1),
    .q1(sorted_deviated_list_I_V_q1)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
MRo_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(MRo_V_address0),
    .ce0(MRo_V_ce0),
    .we0(MRo_V_we0),
    .d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_d0),
    .q0(MRo_V_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
MIo_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(MIo_V_address0),
    .ce0(MIo_V_ce0),
    .we0(MIo_V_we0),
    .d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_d0),
    .q0(MIo_V_q0)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start),
    .ap_done(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done),
    .ap_idle(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_ready),
    .stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout(stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout),
    .stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n(stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n),
    .stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read),
    .stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout(stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout),
    .stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n(stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n),
    .stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read),
    .RDRi_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_address0),
    .RDRi_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_ce0),
    .RDRi_V_we0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_we0),
    .RDRi_V_d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_d0),
    .RDIi_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_address0),
    .RDIi_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_ce0),
    .RDIi_V_we0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_we0),
    .RDIi_V_d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_d0)
);

top_graph_top_rfi_C_sortList grp_sortList_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sortList_fu_126_ap_start),
    .ap_done(grp_sortList_fu_126_ap_done),
    .ap_idle(grp_sortList_fu_126_ap_idle),
    .ap_ready(grp_sortList_fu_126_ap_ready),
    .data_address0(grp_sortList_fu_126_data_address0),
    .data_ce0(grp_sortList_fu_126_data_ce0),
    .data_q0(grp_sortList_fu_126_data_q0),
    .sorted_list_address0(grp_sortList_fu_126_sorted_list_address0),
    .sorted_list_ce0(grp_sortList_fu_126_sorted_list_ce0),
    .sorted_list_we0(grp_sortList_fu_126_sorted_list_we0),
    .sorted_list_d0(grp_sortList_fu_126_sorted_list_d0)
);

top_graph_top_rfi_C_computeMedian grp_computeMedian_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_computeMedian_fu_132_ap_start),
    .ap_done(grp_computeMedian_fu_132_ap_done),
    .ap_idle(grp_computeMedian_fu_132_ap_idle),
    .ap_ready(grp_computeMedian_fu_132_ap_ready),
    .list_address0(grp_computeMedian_fu_132_list_address0),
    .list_ce0(grp_computeMedian_fu_132_list_ce0),
    .list_q0(grp_computeMedian_fu_132_list_q0),
    .list_address1(grp_computeMedian_fu_132_list_address1),
    .list_ce1(grp_computeMedian_fu_132_list_ce1),
    .list_q1(grp_computeMedian_fu_132_list_q1),
    .ap_return(grp_computeMedian_fu_132_ap_return)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start),
    .ap_done(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_done),
    .ap_idle(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_ready),
    .sorted_list_R_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_address0),
    .sorted_list_R_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_ce0),
    .sorted_list_R_V_q0(sorted_list_R_V_q0),
    .rhs_i(reg_185),
    .deviation_list_R_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_address0),
    .deviation_list_R_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_ce0),
    .deviation_list_R_V_we0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_we0),
    .deviation_list_R_V_d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_d0)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start),
    .ap_done(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_done),
    .ap_idle(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_ready),
    .sorted_list_I_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_address0),
    .sorted_list_I_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_ce0),
    .sorted_list_I_V_q0(sorted_list_I_V_q0),
    .rhs_25_i(reg_185),
    .deviation_list_I_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_address0),
    .deviation_list_I_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_ce0),
    .deviation_list_I_V_we0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_we0),
    .deviation_list_I_V_d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_d0)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start),
    .ap_done(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done),
    .ap_idle(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_ready),
    .MRo_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_address0),
    .MRo_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_ce0),
    .MRo_V_we0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_we0),
    .MRo_V_d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_d0),
    .mul_i_i46_i(mul_i_i46_i_reg_859),
    .MIo_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_address0),
    .MIo_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_ce0),
    .MIo_V_we0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_we0),
    .MIo_V_d0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_d0),
    .mul_i_i_i(mul_i_i_i_reg_864)
);

top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3 grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start),
    .ap_done(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done),
    .ap_idle(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_idle),
    .ap_ready(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_ready),
    .stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din),
    .stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n(stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n),
    .stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write),
    .stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din),
    .stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n(stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n),
    .stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write),
    .MRo_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_address0),
    .MRo_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_ce0),
    .MRo_V_q0(MRo_V_q0),
    .MIo_V_address0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_address0),
    .MIo_V_ce0(grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_ce0),
    .MIo_V_q0(MIo_V_q0)
);

top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_i_reg_709),
    .din1(64'd4609355855980186409),
    .ce(1'b1),
    .dout(grp_fu_169_p2)
);

top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i1_i_reg_714),
    .din1(64'd4609355855980186409),
    .ce(1'b1),
    .dout(grp_fu_174_p2)
);

top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_5_no_dsp_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_179_p0),
    .ce(1'b1),
    .dout(grp_fu_179_p1)
);

top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_5_no_dsp_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_182_p0),
    .ce(1'b1),
    .dout(grp_fu_182_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_ready == 1'b1)) begin
            grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_computeMedian_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5))) begin
            grp_computeMedian_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_computeMedian_fu_132_ap_ready == 1'b1)) begin
            grp_computeMedian_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sortList_fu_126_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
            grp_sortList_fu_126_ap_start_reg <= 1'b1;
        end else if ((grp_sortList_fu_126_ap_ready == 1'b1)) begin
            grp_sortList_fu_126_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        and_ln360_1_reg_826 <= and_ln360_1_fu_426_p2;
        and_ln360_reg_772 <= and_ln360_fu_301_p2;
        and_ln379_1_reg_832 <= and_ln379_1_fu_444_p2;
        and_ln379_reg_778 <= and_ln379_fu_319_p2;
        icmp_ln354_1_reg_799 <= icmp_ln354_1_fu_358_p2;
        icmp_ln354_reg_745 <= icmp_ln354_fu_233_p2;
        icmp_ln358_1_reg_810 <= icmp_ln358_1_fu_374_p2;
        icmp_ln358_reg_756 <= icmp_ln358_fu_249_p2;
        icmp_ln361_1_reg_815 <= icmp_ln361_1_fu_386_p2;
        icmp_ln361_reg_761 <= icmp_ln361_fu_261_p2;
        median_absolute_deviation_I_V_reg_793 <= median_absolute_deviation_I_V_fu_354_p1;
        median_absolute_deviation_R_V_reg_739 <= median_absolute_deviation_R_V_fu_229_p1;
        p_Result_17_reg_788 <= reg_1_fu_325_p1[32'd63];
        p_Result_s_reg_734 <= reg_fu_200_p1[32'd63];
        reg_1_reg_783 <= reg_1_fu_325_p1;
        reg_reg_729 <= reg_fu_200_p1;
        sh_amt_3_reg_767 <= sh_amt_3_fu_267_p2;
        sh_amt_4_reg_805 <= sh_amt_4_fu_364_p2;
        sh_amt_5_reg_821 <= sh_amt_5_fu_392_p2;
        sh_amt_reg_751 <= sh_amt_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_i1_i_reg_714 <= grp_fu_182_p1;
        conv_i_i_reg_709 <= grp_fu_179_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        median_absolute_deviation_I_V_5_reg_842 <= median_absolute_deviation_I_V_5_fu_606_p3;
        median_absolute_deviation_R_V_5_reg_837 <= median_absolute_deviation_R_V_5_fu_524_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        median_absolute_deviation_I_V_8_reg_853 <= median_absolute_deviation_I_V_8_fu_665_p3;
        median_absolute_deviation_R_V_8_reg_847 <= median_absolute_deviation_R_V_8_fu_636_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        mul_i_i46_i_reg_859 <= mul_i_i46_i_fu_677_p2;
        mul_i_i_i_reg_864 <= mul_i_i_i_fu_688_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        op_V_2_i_reg_694 <= grp_computeMedian_fu_132_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
        reg_185 <= grp_computeMedian_fu_132_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        val_1_reg_724 <= grp_fu_174_p2;
        val_reg_719 <= grp_fu_169_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        MIo_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        MIo_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_address0;
    end else begin
        MIo_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        MIo_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MIo_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        MIo_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_ce0;
    end else begin
        MIo_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        MIo_V_we0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MIo_V_we0;
    end else begin
        MIo_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        MRo_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        MRo_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_address0;
    end else begin
        MRo_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        MRo_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_MRo_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        MRo_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_ce0;
    end else begin
        MRo_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        MRo_V_we0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_MRo_V_we0;
    end else begin
        MRo_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        RDIi_V_address0 = grp_sortList_fu_126_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RDIi_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_address0;
    end else begin
        RDIi_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        RDIi_V_ce0 = grp_sortList_fu_126_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RDIi_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_ce0;
    end else begin
        RDIi_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        RDIi_V_we0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDIi_V_we0;
    end else begin
        RDIi_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        RDRi_V_address0 = grp_sortList_fu_126_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RDRi_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_address0;
    end else begin
        RDRi_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        RDRi_V_ce0 = grp_sortList_fu_126_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        RDRi_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_ce0;
    end else begin
        RDRi_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        RDRi_V_we0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_RDRi_V_we0;
    end else begin
        RDRi_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_computeMedian_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_sortList_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        deviation_list_I_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        deviation_list_I_V_address0 = grp_sortList_fu_126_data_address0;
    end else begin
        deviation_list_I_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        deviation_list_I_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        deviation_list_I_V_ce0 = grp_sortList_fu_126_data_ce0;
    end else begin
        deviation_list_I_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        deviation_list_I_V_we0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_deviation_list_I_V_we0;
    end else begin
        deviation_list_I_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        deviation_list_R_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        deviation_list_R_V_address0 = grp_sortList_fu_126_data_address0;
    end else begin
        deviation_list_R_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        deviation_list_R_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        deviation_list_R_V_ce0 = grp_sortList_fu_126_data_ce0;
    end else begin
        deviation_list_R_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        deviation_list_R_V_we0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_deviation_list_R_V_we0;
    end else begin
        deviation_list_R_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_computeMedian_fu_132_list_q0 = sorted_deviated_list_I_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_computeMedian_fu_132_list_q0 = sorted_deviated_list_R_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_computeMedian_fu_132_list_q0 = sorted_list_I_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_computeMedian_fu_132_list_q0 = sorted_list_R_V_q0;
    end else begin
        grp_computeMedian_fu_132_list_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_computeMedian_fu_132_list_q1 = sorted_deviated_list_I_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_computeMedian_fu_132_list_q1 = sorted_deviated_list_R_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_computeMedian_fu_132_list_q1 = sorted_list_I_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_computeMedian_fu_132_list_q1 = sorted_list_R_V_q1;
    end else begin
        grp_computeMedian_fu_132_list_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_sortList_fu_126_data_q0 = deviation_list_I_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_sortList_fu_126_data_q0 = deviation_list_R_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_sortList_fu_126_data_q0 = RDIi_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_sortList_fu_126_data_q0 = RDRi_V_q0;
    end else begin
        grp_sortList_fu_126_data_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sorted_deviated_list_I_V_address0 = grp_computeMedian_fu_132_list_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sorted_deviated_list_I_V_address0 = grp_sortList_fu_126_sorted_list_address0;
    end else begin
        sorted_deviated_list_I_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sorted_deviated_list_I_V_ce0 = grp_computeMedian_fu_132_list_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        sorted_deviated_list_I_V_ce0 = grp_sortList_fu_126_sorted_list_ce0;
    end else begin
        sorted_deviated_list_I_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sorted_deviated_list_I_V_ce1 = grp_computeMedian_fu_132_list_ce1;
    end else begin
        sorted_deviated_list_I_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sorted_deviated_list_I_V_we0 = grp_sortList_fu_126_sorted_list_we0;
    end else begin
        sorted_deviated_list_I_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sorted_deviated_list_R_V_address0 = grp_computeMedian_fu_132_list_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sorted_deviated_list_R_V_address0 = grp_sortList_fu_126_sorted_list_address0;
    end else begin
        sorted_deviated_list_R_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sorted_deviated_list_R_V_ce0 = grp_computeMedian_fu_132_list_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sorted_deviated_list_R_V_ce0 = grp_sortList_fu_126_sorted_list_ce0;
    end else begin
        sorted_deviated_list_R_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sorted_deviated_list_R_V_ce1 = grp_computeMedian_fu_132_list_ce1;
    end else begin
        sorted_deviated_list_R_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sorted_deviated_list_R_V_we0 = grp_sortList_fu_126_sorted_list_we0;
    end else begin
        sorted_deviated_list_R_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sorted_list_I_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sorted_list_I_V_address0 = grp_computeMedian_fu_132_list_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sorted_list_I_V_address0 = grp_sortList_fu_126_sorted_list_address0;
    end else begin
        sorted_list_I_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sorted_list_I_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_sorted_list_I_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sorted_list_I_V_ce0 = grp_computeMedian_fu_132_list_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sorted_list_I_V_ce0 = grp_sortList_fu_126_sorted_list_ce0;
    end else begin
        sorted_list_I_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sorted_list_I_V_ce1 = grp_computeMedian_fu_132_list_ce1;
    end else begin
        sorted_list_I_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sorted_list_I_V_we0 = grp_sortList_fu_126_sorted_list_we0;
    end else begin
        sorted_list_I_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sorted_list_R_V_address0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sorted_list_R_V_address0 = grp_computeMedian_fu_132_list_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_R_V_address0 = grp_sortList_fu_126_sorted_list_address0;
    end else begin
        sorted_list_R_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sorted_list_R_V_ce0 = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_sorted_list_R_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        sorted_list_R_V_ce0 = grp_computeMedian_fu_132_list_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_R_V_ce0 = grp_sortList_fu_126_sorted_list_ce0;
    end else begin
        sorted_list_R_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sorted_list_R_V_ce1 = grp_computeMedian_fu_132_list_ce1;
    end else begin
        sorted_list_R_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sorted_list_R_V_we0 = grp_sortList_fu_126_sorted_list_we0;
    end else begin
        sorted_list_R_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
    end else begin
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
    end else begin
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;
    end else begin
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
    end else begin
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_sortList_fu_126_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_computeMedian_fu_132_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln358_1_fu_648_p2 = (xor_ln354_1_fu_643_p2 & icmp_ln358_1_reg_810);

assign and_ln358_fu_619_p2 = (xor_ln354_fu_614_p2 & icmp_ln358_reg_756);

assign and_ln360_1_fu_426_p2 = (xor_ln358_1_fu_420_p2 & icmp_ln360_1_fu_380_p2);

assign and_ln360_fu_301_p2 = (xor_ln358_fu_295_p2 & icmp_ln360_fu_255_p2);

assign and_ln361_3_fu_514_p2 = (xor_ln361_fu_509_p2 & and_ln360_reg_772);

assign and_ln361_4_fu_572_p2 = (icmp_ln361_1_reg_815 & and_ln360_1_reg_826);

assign and_ln361_5_fu_596_p2 = (xor_ln361_1_fu_591_p2 & and_ln360_1_reg_826);

assign and_ln361_fu_490_p2 = (icmp_ln361_reg_761 & and_ln360_reg_772);

assign and_ln379_1_fu_444_p2 = (xor_ln360_1_fu_438_p2 & icmp_ln379_1_fu_408_p2);

assign and_ln379_fu_319_p2 = (xor_ln360_fu_313_p2 & icmp_ln379_fu_283_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_sortList_fu_126_ap_done == 1'b0) | (grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = ((grp_computeMedian_fu_132_ap_done == 1'b0) | (grp_sortList_fu_126_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call27 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_computeMedian_fu_132_ap_done == 1'b0) | (grp_sortList_fu_126_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_done == 1'b0) | (grp_computeMedian_fu_132_ap_done == 1'b0));
end

assign empty_339_fu_672_p2 = median_absolute_deviation_R_V_8_reg_847 << 16'd2;

assign empty_340_fu_683_p2 = median_absolute_deviation_I_V_8_reg_853 << 16'd2;

assign exp_1_fu_340_p4 = {{reg_1_fu_325_p1[62:52]}};

assign exp_fu_215_p4 = {{reg_fu_200_p1[62:52]}};

assign grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg;

assign grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg;

assign grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg;

assign grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg;

assign grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg;

assign grp_computeMedian_fu_132_ap_start = grp_computeMedian_fu_132_ap_start_reg;

assign grp_fu_179_p0 = sext_ln1617_fu_191_p0;

assign grp_fu_182_p0 = op_V_2_i_reg_694;

assign grp_sortList_fu_126_ap_start = grp_sortList_fu_126_ap_start_reg;

assign icmp_ln354_1_fu_358_p2 = ((trunc_ln337_1_fu_328_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln354_fu_233_p2 = ((trunc_ln337_fu_203_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln358_1_fu_374_p2 = ((exp_1_fu_340_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln358_fu_249_p2 = ((exp_fu_215_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln360_1_fu_380_p2 = (($signed(sh_amt_4_fu_364_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln360_fu_255_p2 = (($signed(sh_amt_fu_239_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln361_1_fu_386_p2 = (($signed(sh_amt_4_fu_364_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln361_fu_261_p2 = (($signed(sh_amt_fu_239_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln379_1_fu_408_p2 = ((tmp_37_fu_398_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln379_fu_283_p2 = ((tmp_fu_273_p4 == 6'd0) ? 1'b1 : 1'b0);

assign lshr_ln363_1_fu_554_p2 = zext_ln351_1_fu_543_p1 >> zext_ln363_1_fu_550_p1;

assign lshr_ln363_fu_472_p2 = zext_ln351_fu_461_p1 >> zext_ln363_fu_468_p1;

assign median_absolute_deviation_I_V_1_fu_560_p1 = lshr_ln363_1_fu_554_p2[15:0];

assign median_absolute_deviation_I_V_3_fu_576_p3 = ((and_ln361_4_fu_572_p2[0:0] == 1'b1) ? median_absolute_deviation_I_V_1_fu_560_p1 : 16'd0);

assign median_absolute_deviation_I_V_4_fu_584_p3 = ((and_ln379_1_reg_832[0:0] == 1'b1) ? shl_ln381_1_fu_567_p2 : median_absolute_deviation_I_V_3_fu_576_p3);

assign median_absolute_deviation_I_V_5_fu_606_p3 = ((or_ln361_1_fu_601_p2[0:0] == 1'b1) ? 16'd0 : median_absolute_deviation_I_V_4_fu_584_p3);

assign median_absolute_deviation_I_V_6_fu_653_p3 = ((and_ln358_1_fu_648_p2[0:0] == 1'b1) ? median_absolute_deviation_I_V_reg_793 : median_absolute_deviation_I_V_5_reg_842);

assign median_absolute_deviation_I_V_7_fu_659_p2 = (16'd0 - median_absolute_deviation_I_V_6_fu_653_p3);

assign median_absolute_deviation_I_V_8_fu_665_p3 = ((p_Result_17_reg_788[0:0] == 1'b1) ? median_absolute_deviation_I_V_7_fu_659_p2 : median_absolute_deviation_I_V_6_fu_653_p3);

assign median_absolute_deviation_I_V_fu_354_p1 = reg_1_fu_325_p1[15:0];

assign median_absolute_deviation_R_V_1_fu_478_p1 = lshr_ln363_fu_472_p2[15:0];

assign median_absolute_deviation_R_V_3_fu_494_p3 = ((and_ln361_fu_490_p2[0:0] == 1'b1) ? median_absolute_deviation_R_V_1_fu_478_p1 : 16'd0);

assign median_absolute_deviation_R_V_4_fu_502_p3 = ((and_ln379_reg_778[0:0] == 1'b1) ? shl_ln381_fu_485_p2 : median_absolute_deviation_R_V_3_fu_494_p3);

assign median_absolute_deviation_R_V_5_fu_524_p3 = ((or_ln361_fu_519_p2[0:0] == 1'b1) ? 16'd0 : median_absolute_deviation_R_V_4_fu_502_p3);

assign median_absolute_deviation_R_V_6_fu_624_p3 = ((and_ln358_fu_619_p2[0:0] == 1'b1) ? median_absolute_deviation_R_V_reg_739 : median_absolute_deviation_R_V_5_reg_837);

assign median_absolute_deviation_R_V_7_fu_630_p2 = (16'd0 - median_absolute_deviation_R_V_6_fu_624_p3);

assign median_absolute_deviation_R_V_8_fu_636_p3 = ((p_Result_s_reg_734[0:0] == 1'b1) ? median_absolute_deviation_R_V_7_fu_630_p2 : median_absolute_deviation_R_V_6_fu_624_p3);

assign median_absolute_deviation_R_V_fu_229_p1 = reg_fu_200_p1[15:0];

assign mul_i_i46_i_fu_677_p2 = (empty_339_fu_672_p2 - median_absolute_deviation_R_V_8_reg_847);

assign mul_i_i_i_fu_688_p2 = (empty_340_fu_683_p2 - median_absolute_deviation_I_V_8_reg_853);

assign or_ln358_1_fu_414_p2 = (icmp_ln358_1_fu_374_p2 | icmp_ln354_1_fu_358_p2);

assign or_ln358_fu_289_p2 = (icmp_ln358_fu_249_p2 | icmp_ln354_fu_233_p2);

assign or_ln360_1_fu_432_p2 = (or_ln358_1_fu_414_p2 | icmp_ln360_1_fu_380_p2);

assign or_ln360_fu_307_p2 = (or_ln358_fu_289_p2 | icmp_ln360_fu_255_p2);

assign or_ln361_1_fu_601_p2 = (icmp_ln354_1_reg_799 | and_ln361_5_fu_596_p2);

assign or_ln361_fu_519_p2 = (icmp_ln354_reg_745 | and_ln361_3_fu_514_p2);

assign p_Result_16_fu_453_p3 = {{1'd1}, {trunc_ln346_fu_450_p1}};

assign p_Result_18_fu_535_p3 = {{1'd1}, {trunc_ln346_1_fu_532_p1}};

assign reg_1_fu_325_p1 = val_1_reg_724;

assign reg_fu_200_p1 = val_reg_719;

assign sext_ln1617_fu_191_p0 = reg_185;

assign sh_amt_3_fu_267_p2 = (10'd0 - trunc_ln357_fu_245_p1);

assign sh_amt_3cast_fu_482_p1 = sh_amt_3_reg_767;

assign sh_amt_4_fu_364_p2 = (12'd1075 - zext_ln342_1_fu_350_p1);

assign sh_amt_5_fu_392_p2 = (10'd0 - trunc_ln357_1_fu_370_p1);

assign sh_amt_5cast_fu_564_p1 = sh_amt_5_reg_821;

assign sh_amt_fu_239_p2 = (12'd1075 - zext_ln342_fu_225_p1);

assign shl_ln381_1_fu_567_p2 = median_absolute_deviation_I_V_reg_793 << sh_amt_5cast_fu_564_p1;

assign shl_ln381_fu_485_p2 = median_absolute_deviation_R_V_reg_739 << sh_amt_3cast_fu_482_p1;

assign stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din;

assign stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din = grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din;

assign tmp_37_fu_398_p4 = {{sh_amt_5_fu_392_p2[9:4]}};

assign tmp_fu_273_p4 = {{sh_amt_3_fu_267_p2[9:4]}};

assign trunc_ln337_1_fu_328_p1 = reg_1_fu_325_p1[62:0];

assign trunc_ln337_fu_203_p1 = reg_fu_200_p1[62:0];

assign trunc_ln346_1_fu_532_p1 = reg_1_reg_783[51:0];

assign trunc_ln346_fu_450_p1 = reg_reg_729[51:0];

assign trunc_ln357_1_fu_370_p1 = sh_amt_4_fu_364_p2[9:0];

assign trunc_ln357_fu_245_p1 = sh_amt_fu_239_p2[9:0];

assign trunc_ln363_1_fu_547_p1 = sh_amt_4_reg_805[5:0];

assign trunc_ln363_fu_465_p1 = sh_amt_reg_751[5:0];

assign xor_ln354_1_fu_643_p2 = (icmp_ln354_1_reg_799 ^ 1'd1);

assign xor_ln354_fu_614_p2 = (icmp_ln354_reg_745 ^ 1'd1);

assign xor_ln358_1_fu_420_p2 = (or_ln358_1_fu_414_p2 ^ 1'd1);

assign xor_ln358_fu_295_p2 = (or_ln358_fu_289_p2 ^ 1'd1);

assign xor_ln360_1_fu_438_p2 = (or_ln360_1_fu_432_p2 ^ 1'd1);

assign xor_ln360_fu_313_p2 = (or_ln360_fu_307_p2 ^ 1'd1);

assign xor_ln361_1_fu_591_p2 = (icmp_ln361_1_reg_815 ^ 1'd1);

assign xor_ln361_fu_509_p2 = (icmp_ln361_reg_761 ^ 1'd1);

assign zext_ln342_1_fu_350_p1 = exp_1_fu_340_p4;

assign zext_ln342_fu_225_p1 = exp_fu_215_p4;

assign zext_ln351_1_fu_543_p1 = p_Result_18_fu_535_p3;

assign zext_ln351_fu_461_p1 = p_Result_16_fu_453_p3;

assign zext_ln363_1_fu_550_p1 = trunc_ln363_1_fu_547_p1;

assign zext_ln363_fu_468_p1 = trunc_ln363_fu_465_p1;

endmodule //top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s
