
*** Running vivado
    with args -log design_1_sim_clk_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sim_clk_gen_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_sim_clk_gen_0_0.tcl -notrace
Command: synth_design -top design_1_sim_clk_gen_0_0 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 12 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13904 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 485.023 ; gain = 97.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sim_clk_gen_0_0' [c:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
ERROR: [Synth 8-439] module 'sim_clk_gen' not found [c:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:73]
	Parameter CLOCK_PERIOD bound to: 20.000000 - type: float 
	Parameter INITIAL_RESET_CLOCK_CYCLES bound to: 32'sb00000000000000000000000001100100 
	Parameter RESET_POLARITY bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_sim_clk_gen_0_0' [c:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 539.914 ; gain = 152.004
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu May 28 16:26:03 2020...
