// Seed: 1722334823
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    input  wire  id_2,
    input  wand  id_3,
    output uwire id_4
);
  wire id_6 = 1;
  wire id_7;
  id_9(
      .id_0(1), .id_1(1), .id_2(id_8), .id_3(id_6), .id_4(1'b0), .id_5(id_6), .id_6(1'b0)
  );
  assign id_6 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    output tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    output wand id_8,
    output wire id_9,
    output supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output supply1 id_13,
    input tri1 id_14
    , id_22,
    input tri id_15,
    input wand id_16,
    input tri id_17,
    input wor id_18,
    input uwire id_19,
    input tri0 id_20
);
  tri id_23 = id_22;
  module_0(
      id_20, id_10, id_19, id_6, id_4
  );
  always @(id_1 or 1'b0) force id_9 = id_6 - id_23(1 + 1, 1 <= 1, id_11);
endmodule
