Timing Analyzer report for cam_proj
Sat Dec 21 11:43:03 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 15. Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 16. Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 17. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 18. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'
 20. Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'
 21. Slow 1200mV 85C Model Setup: 'PCLK_cam'
 22. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'clk50'
 24. Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 25. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 26. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'
 28. Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 29. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Hold: 'PCLK_cam'
 32. Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'
 33. Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 34. Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 35. Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'clk50'
 44. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 46. Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 47. Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 48. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 49. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 51. Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 52. Slow 1200mV 0C Model Setup: 'PCLK_cam'
 53. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'clk50'
 55. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 56. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 57. Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 58. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 61. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'PCLK_cam'
 63. Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 64. Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 65. Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 66. Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'clk50'
 74. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 76. Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 77. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 79. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 80. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 81. Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 82. Fast 1200mV 0C Model Setup: 'PCLK_cam'
 83. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Hold: 'clk50'
 85. Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 86. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 87. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 88. Fast 1200mV 0C Model Hold: 'PCLK_cam'
 89. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 90. Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 91. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 94. Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 95. Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 96. Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; cam_proj                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.47        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.6%      ;
;     Processor 3            ;  15.5%      ;
;     Processor 4            ;  12.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; clk50                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { clk50 }                                                       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble }       ;
; PCLK_cam                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { PCLK_cam }                                                    ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; 6.990  ; 143.06 MHz ; 0.000 ; 3.495  ; 50.00      ; 36        ; 103         ;       ;        ;           ;            ; false    ; clk50  ; pll2|altpll_component|auto_generated|pll1|inclk[0]            ; { pll2|altpll_component|auto_generated|pll1|clk[0] }            ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] } ;
; sdram_controller:SDRAM|busy                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|busy }                                 ;
; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|rd_ready_r }                           ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|conv_TOP:conv|STOP }                             ;
; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|memorywork:block|step[0] }                       ;
; TOP:neiroset|nextstep                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|nextstep }                                       ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 39.85 MHz  ; 39.85 MHz       ; clk50                                                       ;                                                               ;
; 93.79 MHz  ; 93.79 MHz       ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 100.83 MHz ; 100.83 MHz      ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 111.15 MHz ; 111.15 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 124.04 MHz ; 124.04 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 166.22 MHz ; 166.22 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 171.53 MHz ; 171.53 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 181.26 MHz ; 181.26 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 193.2 MHz  ; 193.2 MHz       ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 291.55 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 521.38 MHz ; 437.64 MHz      ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -21.924 ; -7635.353     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -13.809 ; -110.947      ;
; TOP:neiroset|memorywork:block|step[0]                       ; -8.296  ; -140.661      ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -7.062  ; -3200.892     ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -5.946  ; -78.975       ;
; sdram_controller:SDRAM|rd_ready_r                           ; -5.016  ; -294.945      ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -4.823  ; -176.002      ;
; sdram_controller:SDRAM|busy                                 ; -4.517  ; -336.255      ;
; TOP:neiroset|nextstep                                       ; -3.234  ; -16.170       ;
; PCLK_cam                                                    ; -2.430  ; -130.611      ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 31.003  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; clk50                                                       ; 0.304 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.309 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.347 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.362 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.387 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.403 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.403 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
; PCLK_cam                                                    ; 0.440 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.681 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.774 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.669 ; -23.663       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.717 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -149.872      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -3.000 ; -30.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.693 ; -844.627      ;
; sdram_controller:SDRAM|busy                                 ; -2.693 ; -193.132      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.693 ; -171.287      ;
; TOP:neiroset|nextstep                                       ; -1.285 ; -6.425        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.864 ; -66.054       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.180  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.705  ; 0.000         ;
; clk50                                                       ; 9.421  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -21.924 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 17.206     ;
; -21.924 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 17.206     ;
; -21.924 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 17.206     ;
; -21.924 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 17.206     ;
; -21.924 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 17.206     ;
; -21.884 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.705     ; 17.667     ;
; -21.878 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.705     ; 17.661     ;
; -21.855 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 17.141     ;
; -21.855 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 17.141     ;
; -21.855 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 17.141     ;
; -21.855 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 17.141     ;
; -21.855 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 17.141     ;
; -21.855 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 17.141     ;
; -21.855 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 17.141     ;
; -21.855 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 17.141     ;
; -21.753 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.205     ; 17.036     ;
; -21.753 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.205     ; 17.036     ;
; -21.753 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.205     ; 17.036     ;
; -21.753 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.205     ; 17.036     ;
; -21.753 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.205     ; 17.036     ;
; -21.752 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.705     ; 17.535     ;
; -21.746 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.705     ; 17.529     ;
; -21.743 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.207     ; 17.024     ;
; -21.713 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.704     ; 17.497     ;
; -21.707 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.704     ; 17.491     ;
; -21.684 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.201     ; 16.971     ;
; -21.684 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.201     ; 16.971     ;
; -21.684 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.201     ; 16.971     ;
; -21.684 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.201     ; 16.971     ;
; -21.684 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.201     ; 16.971     ;
; -21.684 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.201     ; 16.971     ;
; -21.684 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.201     ; 16.971     ;
; -21.684 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.201     ; 16.971     ;
; -21.615 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.897     ;
; -21.615 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.897     ;
; -21.615 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.897     ;
; -21.615 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.897     ;
; -21.615 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.897     ;
; -21.581 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.704     ; 17.365     ;
; -21.580 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.203     ; 16.865     ;
; -21.579 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[12]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.203     ; 16.864     ;
; -21.578 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.203     ; 16.863     ;
; -21.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.203     ; 16.860     ;
; -21.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.704     ; 17.359     ;
; -21.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.705     ; 17.358     ;
; -21.574 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.203     ; 16.859     ;
; -21.572 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.854     ;
; -21.569 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.705     ; 17.352     ;
; -21.558 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.840     ;
; -21.557 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.839     ;
; -21.554 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.836     ;
; -21.553 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[6]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.835     ;
; -21.553 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.835     ;
; -21.552 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[11]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.834     ;
; -21.552 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.206     ; 16.834     ;
; -21.546 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 16.832     ;
; -21.546 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 16.832     ;
; -21.546 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 16.832     ;
; -21.546 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 16.832     ;
; -21.546 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 16.832     ;
; -21.546 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 16.832     ;
; -21.546 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 16.832     ;
; -21.546 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.202     ; 16.832     ;
; -21.536 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.218     ; 16.806     ;
; -21.536 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.218     ; 16.806     ;
; -21.536 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.218     ; 16.806     ;
; -21.536 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.218     ; 16.806     ;
; -21.536 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.218     ; 16.806     ;
; -21.526 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.391     ; 16.623     ;
; -21.526 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.391     ; 16.623     ;
; -21.526 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.391     ; 16.623     ;
; -21.526 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.391     ; 16.623     ;
; -21.526 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.391     ; 16.623     ;
; -21.513 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.392     ; 16.609     ;
; -21.513 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.392     ; 16.609     ;
; -21.513 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.392     ; 16.609     ;
; -21.513 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.392     ; 16.609     ;
; -21.513 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.392     ; 16.609     ;
; -21.496 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.717     ; 17.267     ;
; -21.490 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.717     ; 17.261     ;
; -21.486 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.890     ; 17.084     ;
; -21.480 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.890     ; 17.078     ;
; -21.473 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.891     ; 17.070     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.891     ; 17.064     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.214     ; 16.741     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.214     ; 16.741     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.214     ; 16.741     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.214     ; 16.741     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.214     ; 16.741     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.214     ; 16.741     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.214     ; 16.741     ;
; -21.467 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.214     ; 16.741     ;
; -21.461 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.205     ; 16.744     ;
; -21.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.387     ; 16.558     ;
; -21.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.387     ; 16.558     ;
; -21.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.387     ; 16.558     ;
; -21.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.387     ; 16.558     ;
; -21.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.387     ; 16.558     ;
; -21.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.387     ; 16.558     ;
; -21.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -5.387     ; 16.558     ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -13.809 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 10.038     ;
; -13.808 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 10.037     ;
; -13.808 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 10.037     ;
; -13.807 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 10.036     ;
; -13.806 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 10.033     ;
; -13.805 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 10.032     ;
; -13.804 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 10.031     ;
; -13.803 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 10.030     ;
; -13.802 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 10.029     ;
; -13.801 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 10.028     ;
; -13.801 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 10.028     ;
; -13.800 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 10.027     ;
; -13.757 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.986      ;
; -13.756 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.985      ;
; -13.754 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.981      ;
; -13.752 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.979      ;
; -13.750 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.977      ;
; -13.749 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.976      ;
; -13.698 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.927      ;
; -13.697 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.926      ;
; -13.695 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.922      ;
; -13.693 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.920      ;
; -13.691 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.918      ;
; -13.690 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.917      ;
; -13.682 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.911      ;
; -13.681 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.910      ;
; -13.679 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.906      ;
; -13.677 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.904      ;
; -13.675 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.902      ;
; -13.674 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.901      ;
; -13.375 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 10.049     ;
; -13.374 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 10.048     ;
; -13.363 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 10.037     ;
; -13.362 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 10.036     ;
; -13.323 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.997      ;
; -13.311 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.985      ;
; -13.264 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.938      ;
; -13.252 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.926      ;
; -13.248 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.922      ;
; -13.236 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.910      ;
; -13.101 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.330      ;
; -13.099 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.328      ;
; -13.096 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.325      ;
; -13.095 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.324      ;
; -13.094 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.321      ;
; -13.093 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.320      ;
; -13.093 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.320      ;
; -13.091 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.318      ;
; -13.089 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.316      ;
; -13.089 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.316      ;
; -13.089 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.316      ;
; -13.088 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.315      ;
; -12.977 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.206      ;
; -12.976 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.205      ;
; -12.975 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.204      ;
; -12.974 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.201      ;
; -12.974 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 9.203      ;
; -12.972 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.199      ;
; -12.972 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.199      ;
; -12.970 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.197      ;
; -12.970 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.197      ;
; -12.969 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.196      ;
; -12.968 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.195      ;
; -12.967 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 9.194      ;
; -12.841 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.727     ; 9.062      ;
; -12.840 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.727     ; 9.061      ;
; -12.838 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 9.057      ;
; -12.836 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 9.055      ;
; -12.834 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 9.053      ;
; -12.833 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 9.052      ;
; -12.831 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.727     ; 9.052      ;
; -12.830 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.727     ; 9.051      ;
; -12.828 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 9.047      ;
; -12.826 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 9.045      ;
; -12.824 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 9.043      ;
; -12.823 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 9.042      ;
; -12.722 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.727     ; 8.943      ;
; -12.721 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.727     ; 8.942      ;
; -12.719 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 8.938      ;
; -12.717 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 8.936      ;
; -12.716 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 8.945      ;
; -12.715 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 8.934      ;
; -12.715 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.719     ; 8.944      ;
; -12.714 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 8.933      ;
; -12.713 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 8.940      ;
; -12.711 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 8.938      ;
; -12.709 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 8.936      ;
; -12.708 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.721     ; 8.935      ;
; -12.665 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.339      ;
; -12.662 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.336      ;
; -12.653 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.327      ;
; -12.650 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.324      ;
; -12.618 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.727     ; 8.839      ;
; -12.617 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.727     ; 8.838      ;
; -12.615 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 8.834      ;
; -12.613 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 8.832      ;
; -12.611 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 8.830      ;
; -12.610 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.729     ; 8.829      ;
; -12.543 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.217      ;
; -12.541 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.274     ; 9.215      ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                       ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -8.296 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.297      ; 11.037     ;
; -8.263 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.341      ; 11.067     ;
; -8.262 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 11.020     ;
; -8.188 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.340      ; 10.999     ;
; -8.181 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.173      ; 10.923     ;
; -8.149 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.173      ; 10.923     ;
; -8.138 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.160      ; 10.897     ;
; -8.119 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.126      ; 10.822     ;
; -8.119 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.170      ; 10.888     ;
; -8.103 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 10.849     ;
; -8.080 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.173      ; 10.854     ;
; -8.052 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.129      ; 10.956     ;
; -8.050 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.170      ; 10.819     ;
; -7.990 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.126      ; 10.693     ;
; -7.986 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.341      ; 10.790     ;
; -7.940 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.297      ; 10.681     ;
; -7.910 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.340      ; 10.721     ;
; -7.901 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.340      ; 10.708     ;
; -7.881 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.339      ; 10.689     ;
; -7.832 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.340      ; 10.639     ;
; -7.812 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.339      ; 10.620     ;
; -7.754 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.165      ; 10.517     ;
; -7.712 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.160      ; 10.471     ;
; -7.685 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.165      ; 10.448     ;
; -7.684 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.168      ; 10.419     ;
; -7.682 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.129      ; 10.586     ;
; -7.656 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 10.414     ;
; -7.607 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.173      ; 10.381     ;
; -7.577 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.170      ; 10.346     ;
; -7.575 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.173      ; 10.317     ;
; -7.527 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.126      ; 10.230     ;
; -7.513 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.341      ; 10.317     ;
; -7.498 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.161      ; 10.252     ;
; -7.497 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 10.243     ;
; -7.467 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.297      ; 10.208     ;
; -7.443 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.161      ; 10.173     ;
; -7.437 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.340      ; 10.248     ;
; -7.406 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.168      ; 10.141     ;
; -7.374 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.161      ; 10.104     ;
; -7.359 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.340      ; 10.166     ;
; -7.339 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.339      ; 10.147     ;
; -7.295 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.161      ; 10.049     ;
; -7.239 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.160      ; 9.998      ;
; -7.212 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.165      ; 9.975      ;
; -7.209 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.129      ; 10.113     ;
; -7.161 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.932      ; 11.037     ;
; -7.128 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.976      ; 11.067     ;
; -7.127 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.804      ; 11.020     ;
; -7.053 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.975      ; 10.999     ;
; -7.046 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.808      ; 10.923     ;
; -7.014 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.808      ; 10.923     ;
; -7.003 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.795      ; 10.897     ;
; -6.984 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.761      ; 10.822     ;
; -6.984 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.805      ; 10.888     ;
; -6.968 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.804      ; 10.849     ;
; -6.945 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.808      ; 10.854     ;
; -6.933 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.168      ; 9.668      ;
; -6.917 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.764      ; 10.956     ;
; -6.915 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.805      ; 10.819     ;
; -6.901 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.161      ; 9.631      ;
; -6.893 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 9.651      ;
; -6.883 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.173      ; 9.625      ;
; -6.855 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.761      ; 10.693     ;
; -6.851 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.976      ; 10.790     ;
; -6.822 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.161      ; 9.576      ;
; -6.805 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.932      ; 10.681     ;
; -6.775 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.975      ; 10.721     ;
; -6.766 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.975      ; 10.708     ;
; -6.746 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.974      ; 10.689     ;
; -6.742 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 9.488      ;
; -6.697 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.975      ; 10.639     ;
; -6.677 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.974      ; 10.620     ;
; -6.619 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.800      ; 10.517     ;
; -6.577 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.795      ; 10.471     ;
; -6.550 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.800      ; 10.448     ;
; -6.549 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.803      ; 10.419     ;
; -6.547 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.764      ; 10.586     ;
; -6.521 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.804      ; 10.414     ;
; -6.472 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.808      ; 10.381     ;
; -6.442 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.805      ; 10.346     ;
; -6.440 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.808      ; 10.317     ;
; -6.392 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.761      ; 10.230     ;
; -6.378 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.976      ; 10.317     ;
; -6.363 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.796      ; 10.252     ;
; -6.362 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.804      ; 10.243     ;
; -6.332 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.932      ; 10.208     ;
; -6.308 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.796      ; 10.173     ;
; -6.302 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.975      ; 10.248     ;
; -6.271 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.803      ; 10.141     ;
; -6.239 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.796      ; 10.104     ;
; -6.224 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.975      ; 10.166     ;
; -6.204 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.974      ; 10.147     ;
; -6.160 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.796      ; 10.049     ;
; -6.104 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.795      ; 9.998      ;
; -6.077 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.800      ; 9.975      ;
; -6.074 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.764      ; 10.113     ;
; -5.798 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.803      ; 9.668      ;
; -5.766 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.796      ; 9.631      ;
; -5.758 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.804      ; 9.651      ;
; -5.748 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.808      ; 9.625      ;
+--------+---------------------------------------+---------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -7.062 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 8.147      ;
; -6.989 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 8.074      ;
; -6.962 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 8.026      ;
; -6.930 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 8.015      ;
; -6.911 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.996      ;
; -6.861 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.088      ; 7.947      ;
; -6.857 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.942      ;
; -6.849 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.088      ; 7.935      ;
; -6.838 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.923      ;
; -6.830 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 7.894      ;
; -6.811 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 7.875      ;
; -6.798 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.883      ;
; -6.797 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.112      ; 7.907      ;
; -6.788 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.088      ; 7.874      ;
; -6.779 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.864      ;
; -6.769 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.065      ; 7.832      ;
; -6.768 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.071      ; 7.837      ;
; -6.761 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.067      ; 7.826      ;
; -6.750 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.065      ; 7.813      ;
; -6.747 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.079      ; 7.824      ;
; -6.743 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.071      ; 7.812      ;
; -6.733 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.107      ; 7.838      ;
; -6.732 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.116      ; 7.846      ;
; -6.730 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_18_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.067      ; 7.795      ;
; -6.729 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.073      ; 7.800      ;
; -6.729 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.088      ; 7.815      ;
; -6.726 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_12_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.107      ; 7.831      ;
; -6.725 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.810      ;
; -6.724 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.112      ; 7.834      ;
; -6.722 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.069      ; 7.789      ;
; -6.722 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_10_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.112      ; 7.832      ;
; -6.721 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.075      ; 7.794      ;
; -6.721 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_9_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.115      ; 7.834      ;
; -6.718 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_18_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.067      ; 7.783      ;
; -6.717 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.088      ; 7.803      ;
; -6.716 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.343      ; 8.057      ;
; -6.714 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_21_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.074      ; 7.786      ;
; -6.713 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_8_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.069      ; 7.780      ;
; -6.713 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.074      ; 7.785      ;
; -6.710 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.073      ; 7.781      ;
; -6.710 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.072      ; 7.780      ;
; -6.710 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.114      ; 7.822      ;
; -6.709 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.110      ; 7.817      ;
; -6.706 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.791      ;
; -6.705 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.342      ; 8.045      ;
; -6.705 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.342      ; 8.045      ;
; -6.704 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_15_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.108      ; 7.810      ;
; -6.703 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.075      ; 7.776      ;
; -6.702 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_9_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.115      ; 7.815      ;
; -6.699 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.068      ; 7.765      ;
; -6.699 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.114      ; 7.811      ;
; -6.698 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 7.762      ;
; -6.697 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.091      ; 7.786      ;
; -6.697 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.343      ; 8.038      ;
; -6.696 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.115      ; 7.809      ;
; -6.695 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.071      ; 7.764      ;
; -6.689 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_13_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.116      ; 7.803      ;
; -6.686 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_25_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.110      ; 7.794      ;
; -6.685 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.108      ; 7.791      ;
; -6.679 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 7.743      ;
; -6.678 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_20_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.068      ; 7.744      ;
; -6.678 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.088      ; 7.764      ;
; -6.677 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.046      ; 7.721      ;
; -6.672 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.065      ; 7.735      ;
; -6.669 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.110      ; 7.777      ;
; -6.668 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.050      ; 7.716      ;
; -6.666 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.751      ;
; -6.666 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.115      ; 7.779      ;
; -6.665 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_10_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.112      ; 7.775      ;
; -6.665 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.330      ; 7.993      ;
; -6.665 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.330      ; 7.993      ;
; -6.660 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.107      ; 7.765      ;
; -6.657 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_18_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.067      ; 7.722      ;
; -6.656 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.088      ; 7.742      ;
; -6.655 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.116      ; 7.769      ;
; -6.647 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[11]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.087      ; 7.732      ;
; -6.645 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.044      ; 7.687      ;
; -6.645 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.069      ; 7.712      ;
; -6.644 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 7.691      ;
; -6.640 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.074      ; 7.712      ;
; -6.639 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_16_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.110      ; 7.747      ;
; -6.637 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.065      ; 7.700      ;
; -6.637 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.072      ; 7.707      ;
; -6.637 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.337      ; 7.972      ;
; -6.636 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.071      ; 7.705      ;
; -6.634 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.073      ; 7.705      ;
; -6.633 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.067      ; 7.698      ;
; -6.633 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.086      ; 7.717      ;
; -6.633 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.114      ; 7.745      ;
; -6.632 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.048      ; 7.678      ;
; -6.632 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.110      ; 7.740      ;
; -6.630 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_18_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.046      ; 7.674      ;
; -6.629 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.067      ; 7.694      ;
; -6.628 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.095      ; 7.721      ;
; -6.628 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 7.675      ;
; -6.626 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.075      ; 7.699      ;
; -6.626 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.336      ; 7.960      ;
; -6.626 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.336      ; 7.960      ;
; -6.623 ; y_gray[5]                                                                                                              ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.337      ; 7.958      ;
; -6.622 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.068      ; 7.688      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -5.946 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.077     ; 6.867      ;
; -5.899 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.077     ; 6.820      ;
; -5.892 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.077     ; 6.813      ;
; -5.803 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.230     ; 6.349      ;
; -5.792 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.230     ; 6.338      ;
; -5.752 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.230     ; 6.298      ;
; -5.719 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.230     ; 6.265      ;
; -5.710 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 6.630      ;
; -5.663 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 6.583      ;
; -5.656 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 6.576      ;
; -5.609 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.077     ; 6.530      ;
; -5.567 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.231     ; 6.112      ;
; -5.556 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.231     ; 6.101      ;
; -5.516 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.231     ; 6.061      ;
; -5.483 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.231     ; 6.028      ;
; -5.373 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 6.293      ;
; -5.000 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.082     ; 5.916      ;
; -5.000 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.082     ; 5.916      ;
; -4.837 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.082     ; 5.753      ;
; -4.831 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 5.347      ;
; -4.784 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 5.300      ;
; -4.778 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.077     ; 5.699      ;
; -4.777 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 5.293      ;
; -4.764 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.083     ; 5.679      ;
; -4.764 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.083     ; 5.679      ;
; -4.688 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 4.829      ;
; -4.677 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 4.818      ;
; -4.673 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 5.189      ;
; -4.637 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 4.778      ;
; -4.626 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 5.142      ;
; -4.619 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 5.135      ;
; -4.604 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 4.745      ;
; -4.601 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.083     ; 5.516      ;
; -4.585 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.230     ; 5.131      ;
; -4.542 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 5.462      ;
; -4.530 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 4.671      ;
; -4.519 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 4.660      ;
; -4.494 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 5.010      ;
; -4.479 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 4.620      ;
; -4.477 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.396      ;
; -4.475 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.394      ;
; -4.464 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.383      ;
; -4.446 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 4.587      ;
; -4.434 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.353      ;
; -4.428 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.347      ;
; -4.421 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.340      ;
; -4.405 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.324      ;
; -4.367 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.085      ; 5.940      ;
; -4.358 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.277      ;
; -4.351 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.270      ;
; -4.349 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.231     ; 4.894      ;
; -4.338 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.882      ;
; -4.336 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 4.852      ;
; -4.332 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.876      ;
; -4.325 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.869      ;
; -4.323 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.867      ;
; -4.321 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.865      ;
; -4.320 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.085      ; 5.893      ;
; -4.313 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.085      ; 5.886      ;
; -4.291 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.835      ;
; -4.281 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.825      ;
; -4.262 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.806      ;
; -4.251 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.795      ;
; -4.250 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.085      ; 5.823      ;
; -4.248 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.792      ;
; -4.224 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.932      ; 5.422      ;
; -4.213 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.932      ; 5.411      ;
; -4.211 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.755      ;
; -4.203 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.085      ; 5.776      ;
; -4.196 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.085      ; 5.769      ;
; -4.182 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.101      ;
; -4.178 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.722      ;
; -4.173 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.932      ; 5.371      ;
; -4.140 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.932      ; 5.338      ;
; -4.138 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 5.057      ;
; -4.107 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.932      ; 5.305      ;
; -4.096 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.932      ; 5.294      ;
; -4.068 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 4.987      ;
; -4.056 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.932      ; 5.254      ;
; -4.030 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.085      ; 5.603      ;
; -4.023 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.932      ; 5.221      ;
; -3.913 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.085      ; 5.486      ;
; -3.885 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.013      ; 4.396      ;
; -3.885 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.013      ; 4.396      ;
; -3.759 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 4.678      ;
; -3.746 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 4.665      ;
; -3.727 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.013      ; 4.238      ;
; -3.727 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.013      ; 4.238      ;
; -3.722 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.013      ; 4.233      ;
; -3.716 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 4.635      ;
; -3.663 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 4.179      ;
; -3.620 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.164      ;
; -3.607 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.151      ;
; -3.605 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.149      ;
; -3.573 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.232     ; 4.117      ;
; -3.564 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.013      ; 4.075      ;
; -3.505 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.018      ; 4.021      ;
; -3.505 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.084     ; 4.419      ;
; -3.470 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.135     ; 3.611      ;
; -3.464 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 4.383      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -5.016 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.934      ;
; -4.934 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.852      ;
; -4.707 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.625      ;
; -4.628 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.546      ;
; -4.574 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.492      ;
; -4.496 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.414      ;
; -4.447 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.365      ;
; -4.371 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.289      ;
; -4.357 ; x_sdram[8]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.275      ;
; -4.350 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.215     ; 4.133      ;
; -4.323 ; x_sdram[9]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.080     ; 5.241      ;
; -4.284 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.201     ; 4.081      ;
; -4.199 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.202     ; 3.995      ;
; -4.113 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.730      ; 6.811      ;
; -4.108 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.718      ; 6.794      ;
; -4.101 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.731      ; 6.800      ;
; -4.087 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.194     ; 3.891      ;
; -4.082 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.722      ; 6.772      ;
; -4.066 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.202     ; 3.862      ;
; -4.059 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.718      ; 6.745      ;
; -4.035 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.727      ; 6.730      ;
; -4.030 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.722      ; 6.720      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.019 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.938      ;
; -4.008 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.709      ; 6.685      ;
; -4.000 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.709      ; 6.677      ;
; -3.985 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.201     ; 3.782      ;
; -3.980 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.731      ; 6.679      ;
; -3.979 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.201     ; 3.776      ;
; -3.971 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.718      ; 6.657      ;
; -3.966 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.718      ; 6.652      ;
; -3.964 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.202     ; 3.760      ;
; -3.955 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.727      ; 6.650      ;
; -3.944 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.078     ; 4.864      ;
; -3.942 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.718      ; 6.628      ;
; -3.932 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.730      ; 6.630      ;
; -3.893 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.718      ; 6.579      ;
; -3.892 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.202     ; 3.688      ;
; -3.889 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.201     ; 3.686      ;
; -3.862 ; x_sdram[0]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.078     ; 4.782      ;
; -3.831 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.202     ; 3.627      ;
; -3.806 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.194     ; 3.610      ;
; -3.805 ; x_sdram[3]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.078     ; 4.725      ;
; -3.802 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.202     ; 3.598      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.792 ; rd_addr[5]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.711      ;
; -3.763 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.201     ; 3.560      ;
; -3.752 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.194     ; 3.556      ;
; -3.748 ; x_sdram[0]                                                                                                          ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.078     ; 4.668      ;
; -3.726 ; x_sdram[2]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.078     ; 4.646      ;
; -3.716 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.201     ; 3.513      ;
; -3.672 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.078     ; 4.592      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; rd_addr[3]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.585      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.648 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.567      ;
; -3.594 ; x_sdram[4]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.078     ; 4.514      ;
; -3.583 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.202     ; 3.379      ;
; -3.577 ; rd_addr[2]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.496      ;
; -3.577 ; rd_addr[2]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.079     ; 4.496      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.823 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.441     ; 2.340      ;
; -4.646 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.342     ; 2.262      ;
; -4.578 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.332     ; 2.204      ;
; -4.577 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.342     ; 2.193      ;
; -4.536 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.332     ; 2.162      ;
; -4.533 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.357     ; 2.134      ;
; -4.521 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.364     ; 2.115      ;
; -4.499 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.357     ; 2.100      ;
; -4.463 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.042     ; 2.379      ;
; -4.463 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.042     ; 2.379      ;
; -4.463 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.042     ; 2.379      ;
; -4.463 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.042     ; 2.379      ;
; -4.454 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.048     ; 2.364      ;
; -4.454 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.048     ; 2.364      ;
; -4.454 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.048     ; 2.364      ;
; -4.432 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.351      ;
; -4.431 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.350      ;
; -4.429 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.348      ;
; -4.420 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.037     ; 2.341      ;
; -4.420 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.037     ; 2.341      ;
; -4.416 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.038     ; 2.336      ;
; -4.414 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.333      ;
; -4.411 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 2.306      ;
; -4.409 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.328      ;
; -4.404 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.323      ;
; -4.396 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.354     ; 2.000      ;
; -4.394 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.320      ;
; -4.384 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.310      ;
; -4.375 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.301      ;
; -4.374 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.300      ;
; -4.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.364     ; 1.966      ;
; -4.372 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.298      ;
; -4.371 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.297      ;
; -4.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.302     ; 2.011      ;
; -4.305 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.023     ; 2.240      ;
; -4.305 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.023     ; 2.240      ;
; -4.305 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.023     ; 2.240      ;
; -4.305 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.023     ; 2.240      ;
; -4.305 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.023     ; 2.240      ;
; -4.238 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.157      ;
; -4.235 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.154      ;
; -4.235 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.154      ;
; -4.234 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.153      ;
; -4.232 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.151      ;
; -4.232 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.039     ; 2.151      ;
; -4.228 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.154      ;
; -4.222 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.148      ;
; -4.222 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.148      ;
; -4.215 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.141      ;
; -4.214 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.032     ; 2.140      ;
; -4.200 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.335     ; 1.823      ;
; -4.178 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.334     ; 1.802      ;
; -4.173 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.085     ; 2.046      ;
; -4.166 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.335     ; 1.789      ;
; -4.145 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.335     ; 1.768      ;
; -4.141 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.334     ; 1.765      ;
; -4.128 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.335     ; 1.751      ;
; -3.783 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 1.179      ;
; -3.760 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 1.157      ;
; -3.760 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 1.156      ;
; -3.757 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 1.154      ;
; -3.757 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 1.153      ;
; -3.756 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 1.153      ;
; -3.735 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 1.132      ;
; -3.729 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 1.126      ;
; -3.728 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 1.125      ;
; -3.728 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 1.124      ;
; -3.721 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 1.117      ;
; -3.705 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 1.101      ;
; -3.693 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 1.089      ;
; -3.601 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 0.997      ;
; -3.599 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 0.996      ;
; -3.595 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 0.992      ;
; -3.594 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 0.990      ;
; -3.593 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 0.989      ;
; -3.577 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 0.974      ;
; -3.575 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 0.972      ;
; -3.568 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 0.964      ;
; -3.565 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.562     ; 0.961      ;
; -3.564 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.561     ; 0.961      ;
; -3.436 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.331      ;
; -3.432 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.327      ;
; -3.432 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.327      ;
; -3.432 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.327      ;
; -3.432 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.327      ;
; -3.422 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.317      ;
; -3.409 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.304      ;
; -3.403 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.298      ;
; -3.401 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.296      ;
; -3.399 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.294      ;
; -3.397 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.292      ;
; -3.395 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 1.290      ;
; -3.083 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 0.978      ;
; -3.082 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 0.977      ;
; -3.081 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 0.976      ;
; -3.079 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 0.974      ;
; -3.078 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 0.973      ;
; -3.056 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 0.951      ;
; -3.056 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 0.951      ;
; -3.052 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                               ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.063     ; 0.947      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.517 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 5.444      ;
; -4.508 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.075     ; 5.431      ;
; -4.496 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.075     ; 5.419      ;
; -4.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.073     ; 5.347      ;
; -4.411 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.073     ; 5.336      ;
; -4.373 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.075     ; 5.296      ;
; -4.365 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.075     ; 5.288      ;
; -4.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.073     ; 5.258      ;
; -4.326 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.073     ; 5.251      ;
; -4.248 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.075     ; 5.171      ;
; -4.235 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.075     ; 5.158      ;
; -4.206 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 5.133      ;
; -4.112 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.073     ; 5.037      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.996 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.915      ;
; -3.883 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.810      ;
; -3.854 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.073     ; 4.779      ;
; -3.847 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.078     ; 4.767      ;
; -3.845 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.078     ; 4.765      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.825 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.744      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.824 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.743      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.822 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.741      ;
; -3.722 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.649      ;
; -3.674 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.604      ;
; -3.674 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[10]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.604      ;
; -3.674 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.604      ;
; -3.674 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.604      ;
; -3.674 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[11]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.604      ;
; -3.674 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[12]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.604      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.666 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.585      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.661 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.079     ; 4.580      ;
; -3.649 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.511     ; 4.136      ;
; -3.626 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.073     ; 4.551      ;
; -3.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[10] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.511     ; 4.081      ;
; -3.589 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[9]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.511     ; 4.076      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.234 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -2.208     ; 2.024      ;
; -3.234 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -2.208     ; 2.024      ;
; -3.234 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -2.208     ; 2.024      ;
; -3.234 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -2.208     ; 2.024      ;
; -3.234 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -2.208     ; 2.024      ;
; -0.918 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.888      ;
; -0.822 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.792      ;
; -0.786 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.756      ;
; -0.778 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.748      ;
; -0.774 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.744      ;
; -0.767 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.737      ;
; -0.701 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.671      ;
; -0.690 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.660      ;
; -0.661 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.631      ;
; -0.646 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.048     ; 1.616      ;
; -0.185 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.160      ;
; -0.174 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.149      ;
; -0.163 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.138      ;
; -0.159 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.134      ;
; -0.147 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.122      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.430 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.377     ; 3.071      ;
; -2.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.377     ; 2.969      ;
; -2.306 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.325     ; 2.999      ;
; -2.298 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.194     ; 3.162      ;
; -2.298 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.194     ; 3.162      ;
; -2.297 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.188     ; 3.167      ;
; -2.279 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.099     ; 3.198      ;
; -2.279 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.099     ; 3.198      ;
; -2.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.036     ; 3.244      ;
; -2.254 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.024     ; 3.248      ;
; -2.254 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.024     ; 3.248      ;
; -2.241 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.099     ; 3.160      ;
; -2.233 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.049     ; 3.202      ;
; -2.225 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.200     ; 3.083      ;
; -2.225 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.200     ; 3.083      ;
; -2.224 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.194     ; 3.088      ;
; -2.215 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.376     ; 2.857      ;
; -2.209 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.184     ; 3.083      ;
; -2.209 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.184     ; 3.083      ;
; -2.208 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.178     ; 3.088      ;
; -2.196 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.194     ; 3.060      ;
; -2.196 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.194     ; 3.060      ;
; -2.195 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.188     ; 3.065      ;
; -2.193 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 3.163      ;
; -2.177 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.099     ; 3.096      ;
; -2.177 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.099     ; 3.096      ;
; -2.165 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 3.134      ;
; -2.165 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 3.134      ;
; -2.164 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.095     ; 3.127      ;
; -2.164 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.095     ; 3.127      ;
; -2.164 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.083     ; 3.139      ;
; -2.163 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 3.132      ;
; -2.156 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.136     ; 3.078      ;
; -2.156 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.136     ; 3.078      ;
; -2.155 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.130     ; 3.083      ;
; -2.147 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.125      ; 3.290      ;
; -2.147 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.125      ; 3.290      ;
; -2.144 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.079     ; 3.083      ;
; -2.139 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.099     ; 3.058      ;
; -2.133 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.063      ; 3.254      ;
; -2.133 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.063      ; 3.254      ;
; -2.132 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.069      ; 3.259      ;
; -2.129 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 3.098      ;
; -2.129 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 3.098      ;
; -2.128 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.083     ; 3.103      ;
; -2.123 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.200     ; 2.981      ;
; -2.123 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.200     ; 2.981      ;
; -2.122 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.194     ; 2.986      ;
; -2.115 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.325     ; 2.808      ;
; -2.109 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.376     ; 2.751      ;
; -2.109 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.125      ; 3.252      ;
; -2.107 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.184     ; 2.981      ;
; -2.107 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.184     ; 2.981      ;
; -2.106 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.178     ; 2.986      ;
; -2.080 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.047     ; 3.051      ;
; -2.078 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.376     ; 2.720      ;
; -2.063 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 3.032      ;
; -2.063 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 3.032      ;
; -2.062 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.095     ; 3.025      ;
; -2.062 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.095     ; 3.025      ;
; -2.062 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.083     ; 3.037      ;
; -2.061 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 3.030      ;
; -2.060 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.057      ; 3.175      ;
; -2.060 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.057      ; 3.175      ;
; -2.059 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.063      ; 3.180      ;
; -2.054 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.136     ; 2.976      ;
; -2.054 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.136     ; 2.976      ;
; -2.053 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.130     ; 2.981      ;
; -2.044 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.073      ; 3.175      ;
; -2.044 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.073      ; 3.175      ;
; -2.043 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.079      ; 3.180      ;
; -2.042 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.079     ; 2.981      ;
; -2.041 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.049     ; 3.010      ;
; -2.041 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.116      ; 3.175      ;
; -2.027 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 2.996      ;
; -2.027 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.089     ; 2.996      ;
; -2.026 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.083     ; 3.001      ;
; -2.020 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.097     ; 2.941      ;
; -2.016 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.097     ; 2.937      ;
; -2.012 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.377     ; 2.653      ;
; -2.000 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.168      ; 3.226      ;
; -2.000 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.168      ; 3.226      ;
; -1.999 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.162      ; 3.219      ;
; -1.999 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.162      ; 3.219      ;
; -1.999 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.174      ; 3.231      ;
; -1.998 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.168      ; 3.224      ;
; -1.991 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.121      ; 3.170      ;
; -1.991 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.121      ; 3.170      ;
; -1.990 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.127      ; 3.175      ;
; -1.964 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.168      ; 3.190      ;
; -1.964 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.168      ; 3.190      ;
; -1.963 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.174      ; 3.195      ;
; -1.961 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.325     ; 2.654      ;
; -1.958 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.126      ; 3.102      ;
; -1.939 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.049     ; 2.908      ;
; -1.912 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.099     ; 2.831      ;
; -1.911 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.107     ; 2.822      ;
; -1.909 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.099     ; 2.828      ;
; -1.907 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.024     ; 2.901      ;
; -1.907 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.024     ; 2.901      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 31.003 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 8.555      ;
; 31.153 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.428     ; 8.417      ;
; 31.153 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.428     ; 8.417      ;
; 31.153 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.428     ; 8.417      ;
; 31.153 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.428     ; 8.417      ;
; 31.153 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.428     ; 8.417      ;
; 31.153 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.428     ; 8.417      ;
; 31.153 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.428     ; 8.417      ;
; 31.194 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 8.364      ;
; 31.328 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 8.230      ;
; 31.343 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 8.215      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.422     ; 8.200      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.417     ; 8.136      ;
; 31.459 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 8.099      ;
; 31.485 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 8.073      ;
; 31.592 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 7.966      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.434     ; 7.877      ;
; 31.747 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.448     ; 7.803      ;
; 32.006 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 7.552      ;
; 32.006 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 7.552      ;
; 32.198 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 7.360      ;
; 32.299 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.428     ; 7.271      ;
; 33.090 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 6.468      ;
; 33.096 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 6.462      ;
; 33.562 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.440     ; 5.996      ;
; 34.368 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.549      ;
; 34.369 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.548      ;
; 34.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.543      ;
; 34.379 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.538      ;
; 34.380 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.537      ;
; 34.381 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.536      ;
; 34.385 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.532      ;
; 34.386 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.531      ;
; 34.391 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.526      ;
; 34.397 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.520      ;
; 34.440 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.477      ;
; 34.441 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.476      ;
; 34.444 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.473      ;
; 34.445 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.472      ;
; 34.449 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.468      ;
; 34.450 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.467      ;
; 34.451 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.466      ;
; 34.452 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.465      ;
; 34.453 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.464      ;
; 34.453 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.464      ;
; 34.456 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.461      ;
; 34.457 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.460      ;
; 34.461 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.456      ;
; 34.462 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.455      ;
; 34.463 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.454      ;
; 34.465 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.452      ;
; 34.516 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.401      ;
; 34.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.400      ;
; 34.522 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.395      ;
; 34.527 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.390      ;
; 34.533 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.384      ;
; 34.535 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.382      ;
; 34.536 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.381      ;
; 34.541 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.376      ;
; 34.546 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.371      ;
; 34.552 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.365      ;
; 34.588 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.329      ;
; 34.589 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.328      ;
; 34.592 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.325      ;
; 34.593 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 5.324      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; TOP:neiroset|conv_TOP:conv|write_addresstp[7] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.433      ; 0.959      ;
; 0.322 ; TOP:neiroset|memorywork:block|dw[45]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.448      ; 0.992      ;
; 0.333 ; TOP:neiroset|memorywork:block|dw[71]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.449      ; 1.004      ;
; 0.334 ; TOP:neiroset|memorywork:block|dw[63]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.450      ; 1.006      ;
; 0.335 ; TOP:neiroset|memorywork:block|dw[48]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.448      ; 1.005      ;
; 0.338 ; TOP:neiroset|memorywork:block|dw[91]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.448      ; 1.008      ;
; 0.341 ; TOP:neiroset|memorywork:block|dw[74]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.451      ; 1.014      ;
; 0.343 ; TOP:neiroset|memorywork:block|dw[49]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.448      ; 1.013      ;
; 0.344 ; TOP:neiroset|memorywork:block|dw[73]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.451      ; 1.017      ;
; 0.346 ; TOP:neiroset|memorywork:block|dw[62]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.450      ; 1.018      ;
; 0.347 ; TOP:neiroset|memorywork:block|dw[92]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.448      ; 1.017      ;
; 0.350 ; TOP:neiroset|memorywork:block|dw[72]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.451      ; 1.023      ;
; 0.357 ; TOP:neiroset|memorywork:block|dw[47]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.448      ; 1.027      ;
; 0.358 ; TOP:neiroset|memorywork:block|dw[46]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.448      ; 1.028      ;
; 0.362 ; TOP:neiroset|conv_TOP:conv|write_addresstp[8] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.433      ; 1.017      ;
; 0.364 ; TOP:neiroset|memorywork:block|dw[27]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.447      ; 1.033      ;
; 0.370 ; TOP:neiroset|memorywork:block|dw[76]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.451      ; 1.043      ;
; 0.371 ; TOP:neiroset|conv_TOP:conv|write_addresstp[9] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.433      ; 1.026      ;
; 0.371 ; TOP:neiroset|memorywork:block|dw[87]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.443      ; 1.036      ;
; 0.373 ; TOP:neiroset|memorywork:block|dw[25]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.447      ; 1.042      ;
; 0.373 ; TOP:neiroset|memorywork:block|dw[26]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.447      ; 1.042      ;
; 0.380 ; TOP:neiroset|memorywork:block|dw[64]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.450      ; 1.052      ;
; 0.384 ; TOP:neiroset|memorywork:block|buff[46]        ; TOP:neiroset|memorywork:block|buff[46]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; TOP:neiroset|memorywork:block|buff[94]        ; TOP:neiroset|memorywork:block|buff[94]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; TOP:neiroset|result:result|marker[1]          ; TOP:neiroset|result:result|marker[1]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[53]        ; TOP:neiroset|memorywork:block|buff[53]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[54]        ; TOP:neiroset|memorywork:block|buff[54]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[98]        ; TOP:neiroset|memorywork:block|buff[98]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[50]        ; TOP:neiroset|memorywork:block|buff[50]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[90]        ; TOP:neiroset|memorywork:block|buff[90]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[2]         ; TOP:neiroset|memorywork:block|buff[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[3]         ; TOP:neiroset|memorywork:block|buff[3]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[4]         ; TOP:neiroset|memorywork:block|buff[4]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[5]         ; TOP:neiroset|memorywork:block|buff[5]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[6]         ; TOP:neiroset|memorywork:block|buff[6]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[7]         ; TOP:neiroset|memorywork:block|buff[7]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[0]         ; TOP:neiroset|memorywork:block|buff[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[1]         ; TOP:neiroset|memorywork:block|buff[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[11]        ; TOP:neiroset|memorywork:block|buff[11]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[12]        ; TOP:neiroset|memorywork:block|buff[12]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[13]        ; TOP:neiroset|memorywork:block|buff[13]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[14]        ; TOP:neiroset|memorywork:block|buff[14]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[15]        ; TOP:neiroset|memorywork:block|buff[15]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[16]        ; TOP:neiroset|memorywork:block|buff[16]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[17]        ; TOP:neiroset|memorywork:block|buff[17]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[18]        ; TOP:neiroset|memorywork:block|buff[18]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[28]        ; TOP:neiroset|memorywork:block|buff[28]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[29]        ; TOP:neiroset|memorywork:block|buff[29]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[31]        ; TOP:neiroset|memorywork:block|buff[31]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; TOP:neiroset|memorywork:block|buff[32]        ; TOP:neiroset|memorywork:block|buff[32]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[51]        ; TOP:neiroset|memorywork:block|buff[51]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[55]        ; TOP:neiroset|memorywork:block|buff[55]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[56]        ; TOP:neiroset|memorywork:block|buff[56]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[57]        ; TOP:neiroset|memorywork:block|buff[57]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[58]        ; TOP:neiroset|memorywork:block|buff[58]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[59]        ; TOP:neiroset|memorywork:block|buff[59]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[68]        ; TOP:neiroset|memorywork:block|buff[68]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[70]        ; TOP:neiroset|memorywork:block|buff[70]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[95]        ; TOP:neiroset|memorywork:block|buff[95]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[97]        ; TOP:neiroset|memorywork:block|buff[97]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[60]        ; TOP:neiroset|memorywork:block|buff[60]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[61]        ; TOP:neiroset|memorywork:block|buff[61]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[65]        ; TOP:neiroset|memorywork:block|buff[65]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[72]        ; TOP:neiroset|memorywork:block|buff[72]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[33]        ; TOP:neiroset|memorywork:block|buff[33]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[34]        ; TOP:neiroset|memorywork:block|buff[34]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[35]        ; TOP:neiroset|memorywork:block|buff[35]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[36]        ; TOP:neiroset|memorywork:block|buff[36]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[37]        ; TOP:neiroset|memorywork:block|buff[37]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[39]        ; TOP:neiroset|memorywork:block|buff[39]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[77]        ; TOP:neiroset|memorywork:block|buff[77]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[80]        ; TOP:neiroset|memorywork:block|buff[80]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[84]        ; TOP:neiroset|memorywork:block|buff[84]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[44]        ; TOP:neiroset|memorywork:block|buff[44]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; TOP:neiroset|memorywork:block|buff[86]        ; TOP:neiroset|memorywork:block|buff[86]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.097      ; 0.669      ;
; 0.389 ; TOP:neiroset|memorywork:block|addrw[8]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.442      ; 1.053      ;
; 0.390 ; TOP:neiroset|memorywork:block|addrw[2]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.435      ; 1.047      ;
; 0.391 ; TOP:neiroset|memorywork:block|dw[22]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.447      ; 1.060      ;
; 0.392 ; TOP:neiroset|memorywork:block|addrw[8]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.442      ; 1.056      ;
; 0.393 ; TOP:neiroset|memorywork:block|dw[23]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.447      ; 1.062      ;
; 0.401 ; TOP:neiroset|maxp:maxpooling|buff[10]         ; TOP:neiroset|maxp:maxpooling|buff[10]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|maxp:maxpooling|buff[0]          ; TOP:neiroset|maxp:maxpooling|buff[0]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|maxp:maxpooling|buff[4]          ; TOP:neiroset|maxp:maxpooling|buff[4]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|maxp:maxpooling|buff[8]          ; TOP:neiroset|maxp:maxpooling|buff[8]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|addr[9]         ; TOP:neiroset|memorywork:block|addr[9]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|addr[10]        ; TOP:neiroset|memorywork:block|addr[10]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|addr[11]        ; TOP:neiroset|memorywork:block|addr[11]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|globmaxp_en                      ; TOP:neiroset|globmaxp_en                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|addr[12]        ; TOP:neiroset|memorywork:block|addr[12]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[22]        ; TOP:neiroset|memorywork:block|buff[22]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[23]        ; TOP:neiroset|memorywork:block|buff[23]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[24]        ; TOP:neiroset|memorywork:block|buff[24]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[25]        ; TOP:neiroset|memorywork:block|buff[25]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[26]        ; TOP:neiroset|memorywork:block|buff[26]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[27]        ; TOP:neiroset|memorywork:block|buff[27]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|conv_TOP:conv|we_t               ; TOP:neiroset|conv_TOP:conv|we_t                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[78]        ; TOP:neiroset|memorywork:block|buff[78]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[79]        ; TOP:neiroset|memorywork:block|buff[79]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[81]        ; TOP:neiroset|memorywork:block|buff[81]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TOP:neiroset|memorywork:block|buff[82]        ; TOP:neiroset|memorywork:block|buff[82]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.669      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.309 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.389      ; 1.414      ;
; 0.404 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.674      ;
; 0.827 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.092      ;
; 0.933 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 2.021      ;
; 1.076 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.341      ;
; 1.077 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.342      ;
; 1.100 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.389      ; 2.205      ;
; 1.154 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 2.242      ;
; 1.250 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.388      ; 2.354      ;
; 1.287 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 2.375      ;
; 1.287 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 2.375      ;
; 1.505 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.388      ; 2.609      ;
; 1.508 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 2.596      ;
; 1.508 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 2.596      ;
; 1.562 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 2.650      ;
; 1.562 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 2.650      ;
; 1.970 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.372      ; 3.058      ;
; 1.978 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.080      ; 2.244      ;
; 1.994 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.080      ; 2.260      ;
; 2.077 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 2.341      ;
; 2.083 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.176      ;
; 2.124 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.385      ; 3.225      ;
; 2.163 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.080      ; 2.429      ;
; 2.247 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.385      ; 3.348      ;
; 2.266 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.359      ;
; 2.305 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 2.896      ;
; 2.316 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.576      ;
; 2.328 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.421      ;
; 2.330 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.423      ;
; 2.333 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 2.924      ;
; 2.349 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 2.940      ;
; 2.364 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.457      ;
; 2.366 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 2.957      ;
; 2.367 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.627      ;
; 2.420 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.685      ;
; 2.436 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.080      ; 2.702      ;
; 2.478 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.385      ; 3.579      ;
; 2.478 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.385      ; 3.579      ;
; 2.488 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.079      ;
; 2.488 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.748      ;
; 2.488 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.748      ;
; 2.511 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.604      ;
; 2.513 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.606      ;
; 2.516 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.107      ;
; 2.532 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.123      ;
; 2.547 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.640      ;
; 2.549 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.140      ;
; 2.554 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.180      ; 2.440      ;
; 2.601 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.385      ; 3.702      ;
; 2.601 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.385      ; 3.702      ;
; 2.605 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.698      ;
; 2.616 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.876      ;
; 2.650 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.910      ;
; 2.721 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.981      ;
; 2.721 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.981      ;
; 2.733 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.179      ; 2.618      ;
; 2.756 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.176      ; 2.638      ;
; 2.826 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.417      ;
; 2.834 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.927      ;
; 2.851 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.944      ;
; 2.852 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.443      ;
; 2.855 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.446      ;
; 2.864 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.275      ; 3.468      ;
; 2.867 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.377      ; 3.960      ;
; 2.872 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.463      ;
; 2.875 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.176      ; 2.757      ;
; 2.885 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 3.150      ;
; 2.918 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.390      ; 4.024      ;
; 2.954 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.180      ; 2.840      ;
; 2.970 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 3.230      ;
; 2.970 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 3.230      ;
; 2.987 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.275      ; 3.591      ;
; 3.028 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.791      ;
; 3.041 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.390      ; 4.147      ;
; 3.076 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 3.341      ;
; 3.110 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.176      ; 2.992      ;
; 3.110 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.176      ; 2.992      ;
; 3.126 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 3.386      ;
; 3.133 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.179      ; 3.018      ;
; 3.151 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.390      ; 4.257      ;
; 3.154 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.917      ;
; 3.163 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.926      ;
; 3.194 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 3.454      ;
; 3.194 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 3.454      ;
; 3.197 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 3.462      ;
; 3.229 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.176      ; 3.111      ;
; 3.229 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.176      ; 3.111      ;
; 3.247 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 3.507      ;
; 3.247 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 3.507      ;
; 3.275 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.390      ; 4.381      ;
; 3.297 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 3.562      ;
; 3.354 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 3.117      ;
; 3.395 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 3.660      ;
; 3.420 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.275      ; 4.024      ;
; 3.474 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 3.237      ;
; 3.477 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.275      ; 4.081      ;
; 3.496 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.066      ; 2.881      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.347 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.451      ; 1.020      ;
; 0.347 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.450      ; 1.019      ;
; 0.350 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.451      ; 1.023      ;
; 0.350 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.451      ; 1.023      ;
; 0.351 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.451      ; 1.024      ;
; 0.380 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.451      ; 1.053      ;
; 0.390 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.451      ; 1.063      ;
; 0.398 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.455      ; 1.075      ;
; 0.402 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.450      ; 1.074      ;
; 0.405 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.669      ;
; 0.425 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.687      ;
; 0.447 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.709      ;
; 0.464 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[12]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.075      ; 0.725      ;
; 0.467 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[11]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.075      ; 0.728      ;
; 0.583 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.845      ;
; 0.588 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.850      ;
; 0.624 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.441      ; 1.287      ;
; 0.627 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.889      ;
; 0.630 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.460      ; 1.312      ;
; 0.631 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.450      ; 1.303      ;
; 0.632 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.894      ;
; 0.634 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[1]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.075      ; 0.895      ;
; 0.634 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.896      ;
; 0.637 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.460      ; 1.319      ;
; 0.641 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[5]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.461      ; 1.288      ;
; 0.645 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.460      ; 1.327      ;
; 0.646 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.908      ;
; 0.647 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.455      ; 1.324      ;
; 0.648 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.912      ;
; 0.652 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.464      ; 1.338      ;
; 0.658 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.460      ; 1.340      ;
; 0.659 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.921      ;
; 0.662 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.930      ;
; 0.665 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.929      ;
; 0.666 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.930      ;
; 0.667 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.931      ;
; 0.668 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.933      ;
; 0.669 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.933      ;
; 0.669 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.933      ;
; 0.670 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.934      ;
; 0.670 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.935      ;
; 0.673 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.937      ;
; 0.673 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.937      ;
; 0.673 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.455      ; 1.350      ;
; 0.676 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.938      ;
; 0.676 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.938      ;
; 0.683 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.945      ;
; 0.685 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.464      ; 1.371      ;
; 0.693 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.079      ; 0.958      ;
; 0.695 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.957      ;
; 0.697 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.441      ; 1.360      ;
; 0.716 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.455      ; 1.393      ;
; 0.721 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.450      ; 1.393      ;
; 0.752 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.014      ;
; 0.824 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.086      ;
; 0.832 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.094      ;
; 0.835 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.097      ;
; 0.861 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.123      ;
; 0.862 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.124      ;
; 0.864 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.126      ;
; 0.864 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.126      ;
; 0.876 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 1.138      ;
; 0.885 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.464      ; 1.571      ;
; 0.888 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.441      ; 1.551      ;
; 0.889 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[2]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.452      ; 1.527      ;
; 0.927 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.455      ; 1.604      ;
; 0.939 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.441      ; 1.602      ;
; 0.941 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.066      ; 1.193      ;
; 0.942 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.066      ; 1.194      ;
; 0.947 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.066      ; 1.199      ;
; 0.959 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.450      ; 1.631      ;
; 0.965 ; rd_addr[21]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 1.229      ;
; 0.968 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.464      ; 1.654      ;
; 0.969 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[7]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 1.225      ;
; 0.974 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.464      ; 1.660      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.024      ;
; 0.362 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.024      ;
; 0.365 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.027      ;
; 0.377 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.039      ;
; 0.379 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.041      ;
; 0.386 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.048      ;
; 0.388 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.050      ;
; 0.399 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.440      ; 1.061      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.430 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.436 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.703      ;
; 0.454 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.720      ;
; 0.459 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.726      ;
; 0.468 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.734      ;
; 0.555 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.822      ;
; 0.555 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.822      ;
; 0.555 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.822      ;
; 0.556 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.823      ;
; 0.585 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.850      ;
; 0.599 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.865      ;
; 0.600 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.868      ;
; 0.611 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.876      ;
; 0.612 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.877      ;
; 0.615 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.880      ;
; 0.619 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.885      ;
; 0.640 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.906      ;
; 0.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.914      ;
; 0.652 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.919      ;
; 0.663 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.929      ;
; 0.670 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.937      ;
; 0.673 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.939      ;
; 0.680 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.946      ;
; 0.681 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.947      ;
; 0.692 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.958      ;
; 0.704 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.969      ;
; 0.708 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.974      ;
; 0.710 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.976      ;
; 0.712 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.976      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.096      ; 0.669      ;
; 0.405 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                            ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.669      ;
; 0.424 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.687      ;
; 0.452 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[5] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.716      ;
; 0.453 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[5] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.717      ;
; 0.454 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.717      ;
; 0.458 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.380      ; 1.060      ;
; 0.464 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.727      ;
; 0.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.380      ; 1.075      ;
; 0.484 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.747      ;
; 0.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.378      ; 1.088      ;
; 0.548 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.811      ;
; 0.583 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.846      ;
; 0.586 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.849      ;
; 0.591 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.854      ;
; 0.639 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.904      ;
; 0.639 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.902      ;
; 0.642 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.905      ;
; 0.644 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[7] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.908      ;
; 0.646 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.909      ;
; 0.647 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.911      ;
; 0.651 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.914      ;
; 0.651 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.914      ;
; 0.662 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.925      ;
; 0.663 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.926      ;
; 0.663 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.535      ; 1.384      ;
; 0.664 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.929      ;
; 0.664 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.930      ;
; 0.665 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.930      ;
; 0.665 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.930      ;
; 0.666 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.929      ;
; 0.667 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.933      ;
; 0.669 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.934      ;
; 0.670 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.933      ;
; 0.672 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.937      ;
; 0.672 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.937      ;
; 0.677 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.535      ; 1.398      ;
; 0.678 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.941      ;
; 0.678 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.941      ;
; 0.681 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.944      ;
; 0.682 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.945      ;
; 0.683 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.946      ;
; 0.684 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.949      ;
; 0.684 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.947      ;
; 0.684 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.947      ;
; 0.685 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.950      ;
; 0.686 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.949      ;
; 0.693 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.079      ; 0.958      ;
; 0.695 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.958      ;
; 0.698 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.961      ;
; 0.703 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.966      ;
; 0.725 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.398      ; 1.345      ;
; 0.744 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.401      ; 1.367      ;
; 0.746 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.391      ; 1.359      ;
; 0.747 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.397      ; 1.366      ;
; 0.754 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[4] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 1.018      ;
; 0.755 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.366      ; 1.343      ;
; 0.756 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.375      ; 1.353      ;
; 0.757 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.399      ; 1.378      ;
; 0.759 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.397      ; 1.378      ;
; 0.760 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.389      ; 1.371      ;
; 0.763 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.344      ;
; 0.765 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.401      ; 1.388      ;
; 0.767 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.391      ; 1.380      ;
; 0.771 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.391      ; 1.384      ;
; 0.772 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.389      ; 1.383      ;
; 0.772 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.397      ; 1.391      ;
; 0.775 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.356      ;
; 0.780 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.395      ; 1.397      ;
; 0.781 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.397      ; 1.400      ;
; 0.785 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.373      ; 1.380      ;
; 0.788 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.395      ; 1.405      ;
; 0.789 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.370      ;
; 0.789 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.361      ; 1.372      ;
; 0.791 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.380      ; 1.393      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.403 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.674      ;
; 0.449 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.714      ;
; 0.458 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.723      ;
; 0.458 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.723      ;
; 0.458 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.723      ;
; 0.459 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.363      ; 1.044      ;
; 0.459 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.363      ; 1.044      ;
; 0.466 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.364      ; 1.052      ;
; 0.470 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.364      ; 1.056      ;
; 0.473 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.363      ; 1.058      ;
; 0.480 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.364      ; 1.066      ;
; 0.526 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.363      ; 1.111      ;
; 0.545 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.810      ;
; 0.574 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.839      ;
; 0.575 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.840      ;
; 0.583 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[11]                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.848      ;
; 0.592 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[1]                          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sdram_controller:SDRAM|rd_ready_r                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; -0.500       ; 1.141      ; 1.439      ;
; 0.611 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[6]                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.875      ;
; 0.614 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.080      ; 0.880      ;
; 0.618 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.902      ;
; 0.618 ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.902      ;
; 0.618 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.902      ;
; 0.618 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_13_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.903      ;
; 0.619 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.903      ;
; 0.619 ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.903      ;
; 0.619 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.902      ;
; 0.620 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.885      ;
; 0.620 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.904      ;
; 0.620 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.903      ;
; 0.620 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.098      ; 0.904      ;
; 0.620 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.620 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_26_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.904      ;
; 0.621 ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.904      ;
; 0.621 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.904      ;
; 0.621 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.904      ;
; 0.621 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.903      ;
; 0.621 ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.903      ;
; 0.621 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.097      ; 0.904      ;
; 0.621 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_19_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.903      ;
; 0.621 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.621 ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.902      ;
; 0.622 ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.903      ;
; 0.622 ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.903      ;
; 0.622 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.904      ;
; 0.622 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.904      ;
; 0.622 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.096      ; 0.904      ;
; 0.622 ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.903      ;
; 0.622 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.903      ;
; 0.623 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.904      ;
; 0.623 ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.904      ;
; 0.623 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.904      ;
; 0.623 ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.904      ;
; 0.623 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.904      ;
; 0.623 ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.904      ;
; 0.623 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.904      ;
; 0.623 ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.095      ; 0.904      ;
; 0.633 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.898      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.426 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.692      ;
; 0.448 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.713      ;
; 0.453 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.642 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.648 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.658 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.660 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.670 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.714 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.979      ;
; 0.716 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.981      ;
; 0.721 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.986      ;
; 0.741 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.007      ;
; 0.783 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.898 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.163      ;
; 0.952 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.217      ;
; 0.960 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.228      ;
; 0.966 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.231      ;
; 0.970 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.975 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.980 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.247      ;
; 0.985 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.990 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 1.052 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.318      ;
; 1.067 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.332      ;
; 1.081 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.348      ;
; 1.083 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.341      ;
; 1.083 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.349      ;
; 1.086 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.352      ;
; 1.087 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.353      ;
; 1.088 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.354      ;
; 1.093 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.358      ;
; 1.096 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.098 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.099 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.364      ;
; 1.101 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.368      ;
; 1.107 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.373      ;
; 1.111 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.377      ;
; 1.116 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.382      ;
; 1.121 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.387      ;
; 1.147 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.413      ;
; 1.172 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.438      ;
; 1.174 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.439      ;
; 1.196 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.461      ;
; 1.197 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.463      ;
; 1.200 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.458      ;
; 1.207 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.473      ;
; 1.208 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.474      ;
; 1.209 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.475      ;
; 1.212 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.478      ;
; 1.213 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.479      ;
; 1.222 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.227 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.493      ;
; 1.228 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.494      ;
; 1.237 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.503      ;
; 1.242 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.508      ;
; 1.246 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.504      ;
; 1.253 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.518      ;
; 1.254 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.520      ;
; 1.255 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.521      ;
; 1.267 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.267 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.272 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.537      ;
; 1.273 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.539      ;
; 1.279 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.545      ;
; 1.281 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.546      ;
; 1.305 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.573      ;
; 1.321 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.586      ;
; 1.321 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.586      ;
; 1.325 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.590      ;
; 1.331 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.596      ;
; 1.332 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.597      ;
; 1.333 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.599      ;
; 1.334 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.600      ;
; 1.339 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.605      ;
; 1.340 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.606      ;
; 1.348 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.614      ;
; 1.353 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.619      ;
; 1.363 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.386 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.652      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.430 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.439 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.704      ;
; 0.451 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.716      ;
; 0.451 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.580 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.845      ;
; 0.613 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.878      ;
; 0.614 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.880      ;
; 0.614 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.879      ;
; 0.622 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.629 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.895      ;
; 0.629 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.895      ;
; 0.630 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.896      ;
; 0.630 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.896      ;
; 0.649 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.914      ;
; 0.670 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.673 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.675 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.679 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.445      ;
; 0.682 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.448      ;
; 0.687 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.453      ;
; 0.689 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.455      ;
; 0.690 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.955      ;
; 0.696 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.962      ;
; 0.701 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.967      ;
; 0.707 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.973      ;
; 0.709 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.717 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.982      ;
; 0.722 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.987      ;
; 0.749 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.515      ;
; 0.777 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.789 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.795 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.797 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.810 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.076      ;
; 0.816 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.818 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.084      ;
; 0.827 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.092      ;
; 0.851 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.117      ;
; 0.874 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.712      ; 2.104      ;
; 0.874 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.641      ;
; 0.875 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.642      ;
; 0.885 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.150      ;
; 0.903 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.168      ;
; 0.904 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.170      ;
; 0.919 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.185      ;
; 0.925 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.936 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.177      ;
; 0.952 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.217      ;
; 0.953 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.979 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 0.992 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.712      ; 2.222      ;
; 1.002 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.014 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.280      ;
; 1.019 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.285      ;
; 1.020 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.286      ;
; 1.025 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.291      ;
; 1.028 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[5] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.293      ;
; 1.036 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.038 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.304      ;
; 1.041 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.307      ;
; 1.046 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.311      ;
; 1.054 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.319      ;
; 1.055 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.320      ;
; 1.105 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.371      ;
; 1.107 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.373      ;
; 1.113 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.379      ;
; 1.114 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.379      ;
; 1.116 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.381      ;
; 1.122 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.363      ;
; 1.127 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.366      ;
; 1.135 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.140 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.406      ;
; 1.144 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.145 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.146 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.151 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.160 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.161 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.162 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.164 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[4]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.435      ;
; 1.166 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.432      ;
; 1.202 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.248      ; 1.468      ;
; 1.204 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.248      ; 1.470      ;
; 1.206 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.471      ;
; 1.208 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.248      ; 1.474      ;
; 1.210 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.248      ; 1.476      ;
; 1.211 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.456      ;
; 1.222 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.492      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.674      ;
; 0.511 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.237      ; 0.970      ;
; 0.591 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.317      ; 1.094      ;
; 0.652 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.113     ; 0.725      ;
; 0.669 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[8]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.113     ; 0.742      ;
; 0.686 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.024      ; 0.896      ;
; 0.694 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.023      ; 0.903      ;
; 0.702 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.047      ; 0.935      ;
; 0.706 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.047      ; 0.939      ;
; 0.717 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.234      ; 1.137      ;
; 0.729 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.074      ; 1.025      ;
; 0.730 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.071      ; 1.023      ;
; 0.730 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.074      ; 1.026      ;
; 0.766 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.237      ; 1.225      ;
; 0.774 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.036      ; 1.032      ;
; 0.776 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[11]                                        ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.113     ; 0.849      ;
; 0.792 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.036      ; 1.050      ;
; 0.806 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.258      ; 1.286      ;
; 0.812 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.099      ; 1.097      ;
; 0.813 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.209      ; 1.244      ;
; 0.817 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.237      ; 1.276      ;
; 0.831 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.252      ; 1.305      ;
; 0.842 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.258      ; 1.322      ;
; 0.844 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.099      ; 1.129      ;
; 0.848 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.237      ; 1.307      ;
; 0.848 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.237      ; 1.307      ;
; 0.866 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.099      ; 1.151      ;
; 0.866 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.079      ; 1.131      ;
; 0.870 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.047      ; 1.103      ;
; 0.872 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.205      ; 1.299      ;
; 0.875 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.099      ; 1.160      ;
; 0.875 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.047      ; 1.108      ;
; 0.876 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.047      ; 1.109      ;
; 0.880 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.049      ; 1.115      ;
; 0.898 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.445      ; 1.559      ;
; 0.928 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.199      ; 1.349      ;
; 0.952 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.149      ; 1.323      ;
; 0.962 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.443      ; 1.621      ;
; 0.971 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.106      ; 1.299      ;
; 0.999 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.099      ; 1.284      ;
; 0.999 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.099      ; 1.284      ;
; 1.003 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.166      ; 1.391      ;
; 1.011 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.445      ; 1.672      ;
; 1.011 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.048      ; 1.245      ;
; 1.018 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.023      ; 1.227      ;
; 1.023 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.090      ; 1.335      ;
; 1.028 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[9]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[9]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.335     ; 0.879      ;
; 1.031 ; cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.046      ; 1.299      ;
; 1.033 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.099      ; 1.318      ;
; 1.034 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[6]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.076     ; 1.144      ;
; 1.037 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.095      ; 1.354      ;
; 1.046 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.095      ; 1.363      ;
; 1.053 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.445      ; 1.714      ;
; 1.060 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.252      ; 1.534      ;
; 1.066 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.258      ; 1.546      ;
; 1.068 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.049      ; 1.303      ;
; 1.075 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.023      ; 1.284      ;
; 1.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.099      ; 1.364      ;
; 1.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.107      ; 1.372      ;
; 1.081 ; cam_wrp:cam_wrp_0|data2fifo[14]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.046      ; 1.349      ;
; 1.086 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.057      ; 1.365      ;
; 1.086 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.051      ; 1.359      ;
; 1.087 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.057      ; 1.366      ;
; 1.088 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.097      ; 1.371      ;
; 1.090 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.023      ; 1.299      ;
; 1.091 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.209      ; 1.522      ;
; 1.091 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.258      ; 1.571      ;
; 1.104 ; cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.014     ; 1.312      ;
; 1.108 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.023      ; 1.317      ;
; 1.109 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.258      ; 1.589      ;
; 1.114 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.194      ; 1.524      ;
; 1.114 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.033      ; 1.333      ;
; 1.116 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.008      ; 1.346      ;
; 1.128 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.252      ; 1.602      ;
; 1.129 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.445      ; 1.790      ;
; 1.135 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.057      ; 1.414      ;
; 1.139 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.209      ; 1.570      ;
; 1.149 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.042     ; 1.329      ;
; 1.153 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.033      ; 1.372      ;
; 1.156 ; cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.014     ; 1.364      ;
; 1.156 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.159      ; 1.537      ;
; 1.157 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.205      ; 1.584      ;
; 1.157 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.010      ; 1.353      ;
; 1.157 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.010      ; 1.353      ;
; 1.157 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.010      ; 1.353      ;
; 1.157 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.010      ; 1.353      ;
; 1.157 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.010      ; 1.353      ;
; 1.157 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.010      ; 1.353      ;
; 1.157 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.010      ; 1.353      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.681 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 0.910      ;
; 0.682 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 0.911      ;
; 0.695 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 0.925      ;
; 0.700 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 0.929      ;
; 0.993 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.227      ;
; 1.003 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.237      ;
; 1.008 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.242      ;
; 1.008 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.242      ;
; 1.017 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.251      ;
; 1.022 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.256      ;
; 1.129 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.363      ;
; 1.129 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.363      ;
; 1.134 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.368      ;
; 1.134 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.048      ; 1.368      ;
; 3.649 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -2.040     ; 1.815      ;
; 3.649 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -2.040     ; 1.815      ;
; 3.649 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -2.040     ; 1.815      ;
; 3.649 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -2.040     ; 1.815      ;
; 3.649 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -2.040     ; 1.815      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.774 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.303      ; 9.309      ;
; 0.796 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.346      ; 9.374      ;
; 0.803 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.347      ; 9.382      ;
; 0.838 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.195      ; 9.265      ;
; 0.845 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.196      ; 9.273      ;
; 0.861 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.160      ; 9.253      ;
; 0.909 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.152      ; 9.293      ;
; 0.950 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.174      ; 9.356      ;
; 0.961 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.161      ; 9.354      ;
; 0.962 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.170      ; 9.364      ;
; 0.990 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.161      ; 9.383      ;
; 1.003 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.010      ; 9.245      ;
; 1.025 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.023      ; 9.280      ;
; 1.029 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.009      ; 9.270      ;
; 1.067 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.168      ; 9.467      ;
; 1.081 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.170      ; 9.483      ;
; 1.114 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.170      ; 9.516      ;
; 1.118 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.173      ; 9.523      ;
; 1.130 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.019      ; 9.381      ;
; 1.156 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.019      ; 9.407      ;
; 1.158 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.010      ; 9.400      ;
; 1.167 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.346      ; 9.265      ;
; 1.167 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.165      ; 9.564      ;
; 1.174 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.347      ; 9.273      ;
; 1.209 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.014      ; 9.455      ;
; 1.232 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.180      ; 8.422      ;
; 1.235 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.017      ; 9.484      ;
; 1.238 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.303      ; 9.293      ;
; 1.244 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.356      ; 8.610      ;
; 1.246 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.019      ; 9.497      ;
; 1.251 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.357      ; 8.618      ;
; 1.260 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.171      ; 8.441      ;
; 1.264 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.171      ; 8.445      ;
; 1.286 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.022      ; 9.540      ;
; 1.332 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.161      ; 9.245      ;
; 1.337 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.178      ; 8.525      ;
; 1.338 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.313      ; 8.661      ;
; 1.351 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.180      ; 8.541      ;
; 1.354 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.174      ; 9.280      ;
; 1.358 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.160      ; 9.270      ;
; 1.358 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.349      ; 9.939      ;
; 1.388 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.183      ; 8.581      ;
; 1.396 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.356      ; 8.762      ;
; 1.403 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.357      ; 8.770      ;
; 1.405 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.152      ; 9.309      ;
; 1.409 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.171      ; 8.590      ;
; 1.427 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.195      ; 9.374      ;
; 1.432 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.184      ; 8.626      ;
; 1.434 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.170      ; 8.614      ;
; 1.434 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.196      ; 9.382      ;
; 1.436 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.347      ; 10.015     ;
; 1.459 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.170      ; 9.381      ;
; 1.467 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.313      ; 8.790      ;
; 1.485 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.170      ; 9.407      ;
; 1.487 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.161      ; 9.400      ;
; 1.492 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.009      ; 9.253      ;
; 1.502 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.313      ; 8.825      ;
; 1.526 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.198      ; 9.956      ;
; 1.538 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.165      ; 9.455      ;
; 1.541 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.357      ; 8.908      ;
; 1.551 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.128      ; 9.911      ;
; 1.559 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.356      ; 8.925      ;
; 1.561 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.171      ; 8.742      ;
; 1.562 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.180      ; 8.752      ;
; 1.564 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.168      ; 9.484      ;
; 1.575 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.170      ; 9.497      ;
; 1.581 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.023      ; 9.356      ;
; 1.581 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.331      ; 8.422      ;
; 1.583 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.184      ; 8.777      ;
; 1.587 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.170      ; 8.767      ;
; 1.592 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.010      ; 9.354      ;
; 1.593 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.019      ; 9.364      ;
; 1.593 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.507      ; 8.610      ;
; 1.600 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.508      ; 8.618      ;
; 1.604 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.196      ; 10.032     ;
; 1.609 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.322      ; 8.441      ;
; 1.613 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.322      ; 8.445      ;
; 1.615 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.175      ; 8.800      ;
; 1.615 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.173      ; 9.540      ;
; 1.616 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.170      ; 10.018     ;
; 1.621 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.010      ; 9.383      ;
; 1.629 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.356      ; 8.995      ;
; 1.639 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.359      ; 9.008      ;
; 1.674 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.175      ; 8.859      ;
; 1.678 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.170      ; 8.858      ;
; 1.684 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.357      ; 9.051      ;
; 1.686 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.329      ; 8.525      ;
; 1.687 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.464      ; 8.661      ;
; 1.688 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.180      ; 8.878      ;
; 1.690 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.178      ; 8.878      ;
; 1.698 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.017      ; 9.467      ;
; 1.700 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.331      ; 8.541      ;
; 1.704 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.125      ; 10.061     ;
; 1.705 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 8.019      ; 9.956      ;
; 1.712 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 8.019      ; 9.483      ;
; 1.714 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.180      ; 8.904      ;
; 1.716 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.171      ; 8.897      ;
; 1.719 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.977      ; 9.928      ;
; 1.724 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.171      ; 8.905      ;
; 1.733 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.357      ; 9.100      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.669 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.930      ; 2.865      ;
; -1.669 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.930      ; 2.865      ;
; -1.669 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.930      ; 2.865      ;
; -1.669 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.930      ; 2.865      ;
; -1.669 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.930      ; 2.865      ;
; -1.547 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.078      ; 3.113      ;
; -1.547 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.078      ; 3.113      ;
; -1.547 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.078      ; 3.113      ;
; -1.535 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.081      ; 3.104      ;
; -1.532 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.082      ; 3.102      ;
; -1.522 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.083      ; 3.093      ;
; -1.522 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.083      ; 3.093      ;
; -1.522 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.083      ; 3.093      ;
; -1.522 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.083      ; 3.093      ;
; -1.522 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.083      ; 3.093      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.717 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.388      ; 2.821      ;
; 1.717 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.388      ; 2.821      ;
; 1.717 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.388      ; 2.821      ;
; 1.717 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.388      ; 2.821      ;
; 1.717 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.388      ; 2.821      ;
; 1.721 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.387      ; 2.824      ;
; 1.728 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.386      ; 2.830      ;
; 1.741 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.383      ; 2.840      ;
; 1.741 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.383      ; 2.840      ;
; 1.741 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.383      ; 2.840      ;
; 2.022 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.273      ; 2.624      ;
; 2.022 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.273      ; 2.624      ;
; 2.022 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.273      ; 2.624      ;
; 2.022 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.273      ; 2.624      ;
; 2.022 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.273      ; 2.624      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 15.449 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 43.74 MHz  ; 43.74 MHz       ; clk50                                                       ;                                                               ;
; 102.29 MHz ; 102.29 MHz      ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 105.11 MHz ; 105.11 MHz      ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 123.72 MHz ; 123.72 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 137.89 MHz ; 137.89 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 183.05 MHz ; 183.05 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 187.09 MHz ; 187.09 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 199.92 MHz ; 199.92 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 208.94 MHz ; 208.94 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 317.66 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 583.43 MHz ; 437.64 MHz      ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -19.641 ; -6787.992     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -12.378 ; -99.278       ;
; TOP:neiroset|memorywork:block|step[0]                       ; -7.698  ; -131.005      ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -6.252  ; -2846.107     ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -5.285  ; -70.189       ;
; sdram_controller:SDRAM|rd_ready_r                           ; -4.463  ; -261.550      ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -4.316  ; -156.389      ;
; sdram_controller:SDRAM|busy                                 ; -4.002  ; -299.332      ;
; TOP:neiroset|nextstep                                       ; -2.839  ; -14.195       ;
; PCLK_cam                                                    ; -2.148  ; -112.758      ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 31.917  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; clk50                                                       ; 0.315 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.337 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.340 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.354 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.354 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.354 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.355 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
; PCLK_cam                                                    ; 0.387 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.621 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.874 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.551 ; -21.404       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.721 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -148.816      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -3.000 ; -30.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.649 ; -843.571      ;
; sdram_controller:SDRAM|busy                                 ; -2.649 ; -192.076      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.649 ; -170.231      ;
; TOP:neiroset|nextstep                                       ; -1.285 ; -6.425        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.885 ; -56.589       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.172  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.691  ; 0.000         ;
; clk50                                                       ; 9.444  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.709 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -19.641 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.539     ;
; -19.641 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.539     ;
; -19.641 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.539     ;
; -19.641 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.539     ;
; -19.641 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.539     ;
; -19.589 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.491     ;
; -19.589 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.491     ;
; -19.589 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.491     ;
; -19.589 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.491     ;
; -19.589 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.491     ;
; -19.589 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.491     ;
; -19.589 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.491     ;
; -19.589 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.491     ;
; -19.551 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.106     ; 15.934     ;
; -19.524 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.590     ; 15.423     ;
; -19.524 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.590     ; 15.423     ;
; -19.524 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.590     ; 15.423     ;
; -19.524 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.590     ; 15.423     ;
; -19.524 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.590     ; 15.423     ;
; -19.522 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.106     ; 15.905     ;
; -19.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.586     ; 15.375     ;
; -19.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.586     ; 15.375     ;
; -19.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.586     ; 15.375     ;
; -19.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.586     ; 15.375     ;
; -19.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.586     ; 15.375     ;
; -19.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.586     ; 15.375     ;
; -19.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.586     ; 15.375     ;
; -19.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.586     ; 15.375     ;
; -19.435 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.106     ; 15.818     ;
; -19.434 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.105     ; 15.818     ;
; -19.411 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.309     ;
; -19.411 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.309     ;
; -19.411 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.309     ;
; -19.411 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.309     ;
; -19.411 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.309     ;
; -19.406 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.106     ; 15.789     ;
; -19.405 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.105     ; 15.789     ;
; -19.385 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.593     ; 15.281     ;
; -19.359 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.261     ;
; -19.359 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.261     ;
; -19.359 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.261     ;
; -19.359 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.261     ;
; -19.359 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.261     ;
; -19.359 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.261     ;
; -19.359 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.261     ;
; -19.359 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.261     ;
; -19.321 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.106     ; 15.704     ;
; -19.318 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.105     ; 15.702     ;
; -19.303 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.757     ; 15.035     ;
; -19.303 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.757     ; 15.035     ;
; -19.303 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.757     ; 15.035     ;
; -19.303 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.757     ; 15.035     ;
; -19.303 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.757     ; 15.035     ;
; -19.293 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.602     ; 15.180     ;
; -19.293 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.602     ; 15.180     ;
; -19.293 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.602     ; 15.180     ;
; -19.293 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.602     ; 15.180     ;
; -19.293 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.602     ; 15.180     ;
; -19.292 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.106     ; 15.675     ;
; -19.289 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.105     ; 15.673     ;
; -19.288 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.756     ; 15.021     ;
; -19.288 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.756     ; 15.021     ;
; -19.288 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.756     ; 15.021     ;
; -19.288 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.756     ; 15.021     ;
; -19.288 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.756     ; 15.021     ;
; -19.272 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.174     ;
; -19.272 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[12]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.174     ;
; -19.270 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.172     ;
; -19.268 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.170     ;
; -19.268 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.592     ; 15.165     ;
; -19.266 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.587     ; 15.168     ;
; -19.257 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.155     ;
; -19.256 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.154     ;
; -19.253 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.151     ;
; -19.252 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[6]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.150     ;
; -19.252 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.150     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[11]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.149     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.591     ; 15.149     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.753     ; 14.987     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.753     ; 14.987     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.753     ; 14.987     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.753     ; 14.987     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.753     ; 14.987     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.753     ; 14.987     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.753     ; 14.987     ;
; -19.251 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.753     ; 14.987     ;
; -19.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.598     ; 15.132     ;
; -19.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.598     ; 15.132     ;
; -19.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.598     ; 15.132     ;
; -19.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.598     ; 15.132     ;
; -19.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.598     ; 15.132     ;
; -19.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.598     ; 15.132     ;
; -19.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.598     ; 15.132     ;
; -19.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.598     ; 15.132     ;
; -19.236 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.752     ; 14.973     ;
; -19.236 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.752     ; 14.973     ;
; -19.236 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.752     ; 14.973     ;
; -19.236 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.752     ; 14.973     ;
; -19.236 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.752     ; 14.973     ;
; -19.236 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.752     ; 14.973     ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -12.378 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.139      ;
; -12.377 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.138      ;
; -12.373 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.133      ;
; -12.371 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.131      ;
; -12.369 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.129      ;
; -12.368 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.128      ;
; -12.355 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 9.117      ;
; -12.354 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 9.116      ;
; -12.350 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.111      ;
; -12.348 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.109      ;
; -12.346 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.107      ;
; -12.345 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.106      ;
; -12.312 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.073      ;
; -12.311 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.072      ;
; -12.307 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.067      ;
; -12.305 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.065      ;
; -12.303 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.063      ;
; -12.302 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.062      ;
; -12.299 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 9.061      ;
; -12.298 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 9.060      ;
; -12.294 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.055      ;
; -12.292 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.053      ;
; -12.290 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.051      ;
; -12.289 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.050      ;
; -12.268 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.029      ;
; -12.267 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 9.028      ;
; -12.263 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.023      ;
; -12.261 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.021      ;
; -12.259 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.019      ;
; -12.258 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 9.018      ;
; -11.979 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 9.148      ;
; -11.968 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 9.137      ;
; -11.956 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.779     ; 9.126      ;
; -11.945 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.779     ; 9.115      ;
; -11.913 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 9.082      ;
; -11.902 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 9.071      ;
; -11.900 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.779     ; 9.070      ;
; -11.889 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.779     ; 9.059      ;
; -11.869 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 9.038      ;
; -11.858 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 9.027      ;
; -11.751 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.512      ;
; -11.750 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.511      ;
; -11.746 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 8.506      ;
; -11.744 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 8.504      ;
; -11.742 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 8.502      ;
; -11.741 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 8.501      ;
; -11.717 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.478      ;
; -11.716 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.477      ;
; -11.712 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 8.472      ;
; -11.710 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 8.470      ;
; -11.708 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 8.468      ;
; -11.707 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.189     ; 8.467      ;
; -11.655 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 8.417      ;
; -11.654 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 8.416      ;
; -11.650 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.411      ;
; -11.648 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.409      ;
; -11.646 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.407      ;
; -11.645 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.406      ;
; -11.614 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 8.376      ;
; -11.613 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 8.375      ;
; -11.609 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.370      ;
; -11.607 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.368      ;
; -11.605 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.366      ;
; -11.604 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.365      ;
; -11.543 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.194     ; 8.298      ;
; -11.542 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.194     ; 8.297      ;
; -11.538 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.292      ;
; -11.536 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.290      ;
; -11.536 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.194     ; 8.291      ;
; -11.535 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.194     ; 8.290      ;
; -11.534 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.288      ;
; -11.533 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.287      ;
; -11.531 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.285      ;
; -11.529 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.283      ;
; -11.527 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.281      ;
; -11.526 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.280      ;
; -11.468 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 8.230      ;
; -11.467 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 8.229      ;
; -11.467 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.194     ; 8.222      ;
; -11.466 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.194     ; 8.221      ;
; -11.463 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.224      ;
; -11.462 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.216      ;
; -11.461 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.222      ;
; -11.460 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.214      ;
; -11.459 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.220      ;
; -11.458 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.188     ; 8.219      ;
; -11.458 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.212      ;
; -11.457 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.211      ;
; -11.352 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 8.521      ;
; -11.345 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.194     ; 8.100      ;
; -11.344 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.194     ; 8.099      ;
; -11.341 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 8.510      ;
; -11.340 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.094      ;
; -11.338 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.092      ;
; -11.336 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.090      ;
; -11.335 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.089      ;
; -11.318 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 8.487      ;
; -11.307 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.780     ; 8.476      ;
; -11.288 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.042      ;
; -11.287 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.195     ; 8.041      ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                       ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -7.698 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.750      ; 10.103     ;
; -7.672 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.746      ; 10.090     ;
; -7.658 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 10.028     ;
; -7.620 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.747      ; 10.048     ;
; -7.619 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.900      ; 10.082     ;
; -7.616 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.746      ; 10.024     ;
; -7.611 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 9.981      ;
; -7.596 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.747      ; 10.024     ;
; -7.590 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.738      ; 10.009     ;
; -7.575 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.866      ; 9.981      ;
; -7.571 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 10.108     ;
; -7.566 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.902      ; 10.025     ;
; -7.482 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.750      ; 9.914      ;
; -7.458 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.750      ; 9.890      ;
; -7.416 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.900      ; 9.879      ;
; -7.397 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.900      ; 9.856      ;
; -7.373 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.899      ; 9.833      ;
; -7.373 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.900      ; 9.832      ;
; -7.360 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.902      ; 9.819      ;
; -7.349 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.899      ; 9.809      ;
; -7.298 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.866      ; 9.704      ;
; -7.273 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 9.810      ;
; -7.260 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.738      ; 9.679      ;
; -7.169 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.747      ; 9.597      ;
; -7.160 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 9.530      ;
; -7.156 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.744      ; 9.552      ;
; -7.148 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.750      ; 9.553      ;
; -7.127 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.741      ; 9.549      ;
; -7.122 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.741      ; 9.544      ;
; -7.122 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.746      ; 9.540      ;
; -7.084 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.739      ; 9.499      ;
; -7.066 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.746      ; 9.474      ;
; -7.031 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.750      ; 9.463      ;
; -6.965 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.900      ; 9.428      ;
; -6.946 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.900      ; 9.405      ;
; -6.922 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.899      ; 9.382      ;
; -6.922 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.744      ; 9.318      ;
; -6.909 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.902      ; 9.368      ;
; -6.854 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.739      ; 9.249      ;
; -6.847 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.866      ; 9.253      ;
; -6.833 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.739      ; 9.228      ;
; -6.822 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 9.359      ;
; -6.809 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.738      ; 9.228      ;
; -6.768 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.739      ; 9.183      ;
; -6.691 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.741      ; 9.113      ;
; -6.597 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.351      ; 10.103     ;
; -6.571 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.347      ; 10.090     ;
; -6.557 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.309      ; 10.028     ;
; -6.519 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.348      ; 10.048     ;
; -6.518 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.501      ; 10.082     ;
; -6.515 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.347      ; 10.024     ;
; -6.510 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.309      ; 9.981      ;
; -6.507 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.744      ; 8.903      ;
; -6.495 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.348      ; 10.024     ;
; -6.489 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.339      ; 10.009     ;
; -6.474 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.467      ; 9.981      ;
; -6.470 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.309      ; 10.108     ;
; -6.465 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.503      ; 10.025     ;
; -6.421 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.746      ; 8.839      ;
; -6.418 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.739      ; 8.813      ;
; -6.413 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.750      ; 8.818      ;
; -6.381 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.351      ; 9.914      ;
; -6.357 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.351      ; 9.890      ;
; -6.353 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.739      ; 8.768      ;
; -6.337 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.746      ; 8.745      ;
; -6.315 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.501      ; 9.879      ;
; -6.296 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.501      ; 9.856      ;
; -6.272 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.500      ; 9.833      ;
; -6.272 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.501      ; 9.832      ;
; -6.259 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.503      ; 9.819      ;
; -6.248 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.500      ; 9.809      ;
; -6.197 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.467      ; 9.704      ;
; -6.172 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.309      ; 9.810      ;
; -6.159 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.339      ; 9.679      ;
; -6.068 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.348      ; 9.597      ;
; -6.059 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.309      ; 9.530      ;
; -6.055 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.345      ; 9.552      ;
; -6.047 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.351      ; 9.553      ;
; -6.026 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.342      ; 9.549      ;
; -6.021 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.342      ; 9.544      ;
; -6.021 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.347      ; 9.540      ;
; -5.983 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.340      ; 9.499      ;
; -5.965 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.347      ; 9.474      ;
; -5.930 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.351      ; 9.463      ;
; -5.864 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.501      ; 9.428      ;
; -5.845 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.501      ; 9.405      ;
; -5.821 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.500      ; 9.382      ;
; -5.821 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.345      ; 9.318      ;
; -5.808 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.503      ; 9.368      ;
; -5.753 ; TOP:neiroset|memorywork:block|step[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.340      ; 9.249      ;
; -5.746 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.467      ; 9.253      ;
; -5.732 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.340      ; 9.228      ;
; -5.721 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.309      ; 9.359      ;
; -5.708 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.339      ; 9.228      ;
; -5.667 ; TOP:neiroset|memorywork:block|step[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.340      ; 9.183      ;
; -5.590 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.342      ; 9.113      ;
; -5.406 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.345      ; 8.903      ;
; -5.320 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.347      ; 8.839      ;
; -5.317 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.340      ; 8.813      ;
; -5.312 ; TOP:neiroset|memorywork:block|step[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50        ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.351      ; 8.818      ;
+--------+---------------------------------------+---------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -6.252 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.349      ;
; -6.229 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.326      ;
; -6.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.077      ; 7.284      ;
; -6.140 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.319      ; 7.458      ;
; -6.136 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.233      ;
; -6.132 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.318      ; 7.449      ;
; -6.132 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.318      ; 7.449      ;
; -6.122 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.320      ; 7.441      ;
; -6.113 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.210      ;
; -6.107 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.204      ;
; -6.099 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.302      ; 7.400      ;
; -6.099 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.302      ; 7.400      ;
; -6.092 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.077      ; 7.168      ;
; -6.084 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.181      ;
; -6.063 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.077      ; 7.139      ;
; -6.060 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.099      ; 7.158      ;
; -6.055 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.314      ; 7.368      ;
; -6.047 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.313      ; 7.359      ;
; -6.047 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.313      ; 7.359      ;
; -6.037 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.099      ; 7.135      ;
; -6.037 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.315      ; 7.351      ;
; -6.034 ; y_gray[1]                                                                                                              ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.319      ; 7.352      ;
; -6.026 ; y_gray[1]                                                                                                              ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.318      ; 7.343      ;
; -6.026 ; y_gray[1]                                                                                                              ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.318      ; 7.343      ;
; -6.020 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.117      ;
; -6.016 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.078      ; 7.093      ;
; -6.016 ; y_gray[1]                                                                                                              ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.320      ; 7.335      ;
; -6.014 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.297      ; 7.310      ;
; -6.014 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.297      ; 7.310      ;
; -6.013 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.093      ; 7.105      ;
; -6.011 ; pre_v2:grayscale|j[2]                                                                                                  ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.304      ; 7.314      ;
; -6.009 ; y_gray[5]                                                                                                              ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.314      ; 7.322      ;
; -6.003 ; pre_v2:grayscale|j[2]                                                                                                  ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.303      ; 7.305      ;
; -6.003 ; pre_v2:grayscale|j[2]                                                                                                  ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.303      ; 7.305      ;
; -6.001 ; y_gray[5]                                                                                                              ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.313      ; 7.313      ;
; -6.001 ; y_gray[5]                                                                                                              ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.313      ; 7.313      ;
; -5.999 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.122      ; 7.120      ;
; -5.997 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.094      ;
; -5.993 ; y_gray[1]                                                                                                              ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.302      ; 7.294      ;
; -5.993 ; y_gray[1]                                                                                                              ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.302      ; 7.294      ;
; -5.993 ; pre_v2:grayscale|j[2]                                                                                                  ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.305      ; 7.297      ;
; -5.991 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.088      ;
; -5.991 ; y_gray[5]                                                                                                              ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.315      ; 7.305      ;
; -5.986 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.082      ; 7.067      ;
; -5.976 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.077      ; 7.052      ;
; -5.976 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.122      ; 7.097      ;
; -5.975 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.099      ; 7.073      ;
; -5.972 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.062      ; 7.033      ;
; -5.970 ; pre_v2:grayscale|j[2]                                                                                                  ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.287      ; 7.256      ;
; -5.970 ; pre_v2:grayscale|j[2]                                                                                                  ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.287      ; 7.256      ;
; -5.968 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.065      ;
; -5.968 ; y_gray[5]                                                                                                              ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.297      ; 7.264      ;
; -5.968 ; y_gray[5]                                                                                                              ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.297      ; 7.264      ;
; -5.963 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.082      ; 7.044      ;
; -5.955 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.101      ; 7.055      ;
; -5.953 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.076      ; 7.028      ;
; -5.948 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.116      ; 7.063      ;
; -5.947 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.077      ; 7.023      ;
; -5.947 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_18_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.077      ; 7.023      ;
; -5.944 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.099      ; 7.042      ;
; -5.942 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.061      ; 7.002      ;
; -5.937 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.125      ; 7.061      ;
; -5.934 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.085      ; 7.018      ;
; -5.933 ; y_gray[2]                                                                                                              ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.319      ; 7.251      ;
; -5.930 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.079      ; 7.008      ;
; -5.930 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.076      ; 7.005      ;
; -5.927 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.083      ; 7.009      ;
; -5.925 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.084      ; 7.008      ;
; -5.925 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.116      ; 7.040      ;
; -5.925 ; y_gray[2]                                                                                                              ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.318      ; 7.242      ;
; -5.925 ; y_gray[2]                                                                                                              ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.318      ; 7.242      ;
; -5.924 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_18_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.077      ; 7.000      ;
; -5.922 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.123      ; 7.044      ;
; -5.921 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.099      ; 7.019      ;
; -5.920 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.120      ; 7.039      ;
; -5.915 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.078      ; 6.992      ;
; -5.915 ; y_gray[2]                                                                                                              ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.320      ; 7.234      ;
; -5.914 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.125      ; 7.038      ;
; -5.914 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.284      ; 7.197      ;
; -5.913 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.086      ; 6.998      ;
; -5.911 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.085      ; 6.995      ;
; -5.909 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 6.963      ;
; -5.907 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.079      ; 6.985      ;
; -5.906 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.124      ; 7.029      ;
; -5.904 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.095      ; 6.998      ;
; -5.904 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.098      ; 7.001      ;
; -5.904 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.083      ; 6.986      ;
; -5.903 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_18_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 6.958      ;
; -5.902 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.084      ; 6.985      ;
; -5.900 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.078      ; 6.977      ;
; -5.899 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.118      ; 7.016      ;
; -5.899 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.123      ; 7.021      ;
; -5.898 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.076      ; 6.973      ;
; -5.897 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.093      ; 6.989      ;
; -5.897 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.120      ; 7.016      ;
; -5.893 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.104      ; 6.996      ;
; -5.892 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.078      ; 6.969      ;
; -5.892 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.099      ; 6.990      ;
; -5.892 ; y_gray[2]                                                                                                              ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.302      ; 7.193      ;
; -5.892 ; y_gray[2]                                                                                                              ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.302      ; 7.193      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -5.285 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.070     ; 6.214      ;
; -5.243 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.070     ; 6.172      ;
; -5.238 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.070     ; 6.167      ;
; -5.166 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.212     ; 5.745      ;
; -5.157 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.212     ; 5.736      ;
; -5.124 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.212     ; 5.703      ;
; -5.091 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.212     ; 5.670      ;
; -5.056 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.071     ; 5.984      ;
; -5.014 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.071     ; 5.942      ;
; -5.009 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.071     ; 5.937      ;
; -4.980 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.070     ; 5.909      ;
; -4.937 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.213     ; 5.515      ;
; -4.928 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.213     ; 5.506      ;
; -4.895 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.213     ; 5.473      ;
; -4.862 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.213     ; 5.440      ;
; -4.751 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.071     ; 5.679      ;
; -4.404 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.075     ; 5.328      ;
; -4.404 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.075     ; 5.328      ;
; -4.388 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 4.828      ;
; -4.346 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 4.786      ;
; -4.341 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 4.781      ;
; -4.282 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.075     ; 5.206      ;
; -4.269 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 4.359      ;
; -4.260 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 4.350      ;
; -4.243 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 4.683      ;
; -4.227 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 4.317      ;
; -4.217 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.070     ; 5.146      ;
; -4.201 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 4.641      ;
; -4.200 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.076     ; 5.123      ;
; -4.200 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.076     ; 5.123      ;
; -4.196 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 4.636      ;
; -4.194 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 4.284      ;
; -4.124 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 4.214      ;
; -4.115 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 4.205      ;
; -4.083 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 4.523      ;
; -4.082 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 4.172      ;
; -4.053 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.212     ; 4.632      ;
; -4.049 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 4.139      ;
; -4.048 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.076     ; 4.971      ;
; -4.013 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.071     ; 4.941      ;
; -3.978 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.923      ; 5.390      ;
; -3.954 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.881      ;
; -3.952 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.879      ;
; -3.939 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.866      ;
; -3.938 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 4.378      ;
; -3.938 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.865      ;
; -3.936 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.923      ; 5.348      ;
; -3.931 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.923      ; 5.343      ;
; -3.913 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.840      ;
; -3.912 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.839      ;
; -3.907 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.834      ;
; -3.897 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.824      ;
; -3.892 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.819      ;
; -3.859 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.781      ; 4.921      ;
; -3.852 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.923      ; 5.264      ;
; -3.850 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.781      ; 4.912      ;
; -3.849 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.213     ; 4.427      ;
; -3.836 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.413      ;
; -3.835 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.412      ;
; -3.826 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.403      ;
; -3.825 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.402      ;
; -3.824 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.401      ;
; -3.820 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.397      ;
; -3.817 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.781      ; 4.879      ;
; -3.811 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.388      ;
; -3.810 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.923      ; 5.222      ;
; -3.805 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.923      ; 5.217      ;
; -3.793 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.370      ;
; -3.791 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.368      ;
; -3.784 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.781      ; 4.846      ;
; -3.778 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.355      ;
; -3.760 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.337      ;
; -3.745 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 4.322      ;
; -3.733 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.781      ; 4.795      ;
; -3.724 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.781      ; 4.786      ;
; -3.691 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.781      ; 4.753      ;
; -3.681 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.608      ;
; -3.673 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.923      ; 5.085      ;
; -3.658 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.781      ; 4.720      ;
; -3.649 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.576      ;
; -3.634 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.561      ;
; -3.547 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.923      ; 4.959      ;
; -3.532 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.064     ; 3.967      ;
; -3.532 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.064     ; 3.967      ;
; -3.387 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.064     ; 3.822      ;
; -3.387 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.064     ; 3.822      ;
; -3.364 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.064     ; 3.799      ;
; -3.364 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.291      ;
; -3.350 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.277      ;
; -3.345 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 3.785      ;
; -3.325 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.072     ; 4.252      ;
; -3.248 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 3.825      ;
; -3.237 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 3.814      ;
; -3.236 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 3.813      ;
; -3.219 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.064     ; 3.654      ;
; -3.203 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.214     ; 3.780      ;
; -3.200 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.059     ; 3.640      ;
; -3.181 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.201     ; 3.271      ;
; -3.106 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.918      ; 4.513      ;
; -3.106 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.918      ; 4.513      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -4.463 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 5.389      ;
; -4.393 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 5.319      ;
; -4.240 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 5.166      ;
; -4.171 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 5.097      ;
; -4.123 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 5.049      ;
; -4.055 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 4.981      ;
; -4.050 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.371      ; 6.381      ;
; -4.022 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.374      ; 6.356      ;
; -4.012 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 4.938      ;
; -3.988 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.357      ; 6.305      ;
; -3.977 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.366      ; 6.303      ;
; -3.965 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.366      ; 6.291      ;
; -3.947 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 4.873      ;
; -3.920 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.365      ; 6.245      ;
; -3.919 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.350      ; 6.229      ;
; -3.915 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.358      ; 6.233      ;
; -3.895 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.350      ; 6.205      ;
; -3.893 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.365      ; 6.218      ;
; -3.885 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.357      ; 6.202      ;
; -3.884 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.357      ; 6.201      ;
; -3.880 ; x_sdram[8]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 4.806      ;
; -3.859 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.374      ; 6.193      ;
; -3.853 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.120     ; 3.732      ;
; -3.853 ; x_sdram[9]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.073     ; 4.779      ;
; -3.839 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.371      ; 6.170      ;
; -3.807 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.357      ; 6.124      ;
; -3.788 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.358      ; 6.106      ;
; -3.786 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.106     ; 3.679      ;
; -3.746 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.107     ; 3.638      ;
; -3.629 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.107     ; 3.521      ;
; -3.621 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.099     ; 3.521      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.541 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.469      ;
; -3.536 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.106     ; 3.429      ;
; -3.523 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.106     ; 3.416      ;
; -3.499 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.107     ; 3.391      ;
; -3.472 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.107     ; 3.364      ;
; -3.471 ; x_sdram[0]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.399      ;
; -3.444 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.106     ; 3.337      ;
; -3.419 ; x_sdram[3]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.347      ;
; -3.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.099     ; 3.307      ;
; -3.397 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.107     ; 3.289      ;
; -3.389 ; x_sdram[0]                                                                                                          ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.317      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.387 ; rd_addr[5]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.315      ;
; -3.383 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.107     ; 3.275      ;
; -3.360 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.099     ; 3.260      ;
; -3.350 ; x_sdram[2]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.278      ;
; -3.334 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.106     ; 3.227      ;
; -3.302 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.230      ;
; -3.292 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -1.106     ; 3.185      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.280 ; rd_addr[3]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.208      ;
; -3.234 ; x_sdram[4]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.162      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.143      ;
; -3.196 ; hellosoc_top:TFT|x_out[4]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -1.120     ; 2.575      ;
; -3.191 ; x_sdram[7]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.119      ;
; -3.187 ; rd_addr[2]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.071     ; 4.115      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.316 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.125     ; 2.150      ;
; -4.182 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.025     ; 2.116      ;
; -4.121 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.016     ; 2.064      ;
; -4.121 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.025     ; 2.055      ;
; -4.088 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.040     ; 2.007      ;
; -4.086 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.016     ; 2.029      ;
; -4.077 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 1.991      ;
; -4.054 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.040     ; 1.973      ;
; -3.992 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.761     ; 2.190      ;
; -3.992 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.761     ; 2.190      ;
; -3.992 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.761     ; 2.190      ;
; -3.992 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.761     ; 2.190      ;
; -3.983 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.765     ; 2.177      ;
; -3.983 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.765     ; 2.177      ;
; -3.983 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.765     ; 2.177      ;
; -3.959 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 2.137      ;
; -3.956 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 2.159      ;
; -3.956 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 2.159      ;
; -3.953 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.757     ; 2.155      ;
; -3.930 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.037     ; 1.852      ;
; -3.908 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.984     ; 1.883      ;
; -3.905 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 2.108      ;
; -3.904 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 1.818      ;
; -3.899 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 2.102      ;
; -3.899 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 2.107      ;
; -3.898 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 2.101      ;
; -3.897 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 2.100      ;
; -3.879 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 2.082      ;
; -3.876 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 2.079      ;
; -3.865 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 2.073      ;
; -3.858 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 2.066      ;
; -3.857 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 2.065      ;
; -3.855 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 2.063      ;
; -3.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 2.062      ;
; -3.849 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.742     ; 2.066      ;
; -3.849 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.742     ; 2.066      ;
; -3.849 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.742     ; 2.066      ;
; -3.849 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.742     ; 2.066      ;
; -3.849 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.742     ; 2.066      ;
; -3.776 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.018     ; 1.717      ;
; -3.754 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.015     ; 1.698      ;
; -3.747 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.019     ; 1.687      ;
; -3.731 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 1.934      ;
; -3.731 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 1.934      ;
; -3.730 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.803     ; 1.886      ;
; -3.728 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 1.931      ;
; -3.728 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 1.931      ;
; -3.727 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 1.930      ;
; -3.726 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.756     ; 1.929      ;
; -3.723 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.019     ; 1.663      ;
; -3.720 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.928      ;
; -3.719 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.015     ; 1.663      ;
; -3.718 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.926      ;
; -3.718 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.926      ;
; -3.712 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.920      ;
; -3.709 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.018     ; 1.650      ;
; -3.708 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.916      ;
; -3.367 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 1.078      ;
; -3.327 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 1.036      ;
; -3.324 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 1.033      ;
; -3.323 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 1.032      ;
; -3.323 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 1.034      ;
; -3.321 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 1.032      ;
; -3.313 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 1.022      ;
; -3.304 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 1.015      ;
; -3.302 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 1.011      ;
; -3.300 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 1.009      ;
; -3.298 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 1.009      ;
; -3.285 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 0.996      ;
; -3.275 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 0.986      ;
; -3.187 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 0.896      ;
; -3.186 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 0.897      ;
; -3.181 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 0.890      ;
; -3.177 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 0.888      ;
; -3.176 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 0.887      ;
; -3.168 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 0.877      ;
; -3.167 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 0.876      ;
; -3.152 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.250     ; 0.861      ;
; -3.151 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 0.862      ;
; -3.150 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.248     ; 0.861      ;
; -3.013 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 1.189      ;
; -3.012 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 1.190      ;
; -3.011 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 1.189      ;
; -3.011 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 1.187      ;
; -3.009 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 1.187      ;
; -3.000 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 1.178      ;
; -2.991 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 1.167      ;
; -2.984 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 1.162      ;
; -2.983 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 1.161      ;
; -2.983 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 1.159      ;
; -2.981 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 1.157      ;
; -2.979 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 1.155      ;
; -2.702 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 0.878      ;
; -2.701 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 0.877      ;
; -2.700 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 0.878      ;
; -2.699 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 0.877      ;
; -2.699 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 0.875      ;
; -2.684 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 0.862      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 0.853      ;
; -2.674 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                              ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.781     ; 0.852      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.002 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 4.935      ;
; -3.999 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 4.932      ;
; -3.983 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 4.920      ;
; -3.900 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 4.836      ;
; -3.894 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 4.830      ;
; -3.882 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 4.815      ;
; -3.872 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 4.805      ;
; -3.853 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 4.789      ;
; -3.820 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 4.756      ;
; -3.772 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 4.705      ;
; -3.769 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 4.702      ;
; -3.719 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 4.656      ;
; -3.619 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 4.555      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.560 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.488      ;
; -3.459 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.387      ;
; -3.457 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.385      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.421 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.349      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.419 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.347      ;
; -3.414 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 4.351      ;
; -3.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 4.342      ;
; -3.307 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 4.244      ;
; -3.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 4.235      ;
; -3.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[10]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 4.235      ;
; -3.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 4.235      ;
; -3.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 4.235      ;
; -3.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[11]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 4.235      ;
; -3.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[12]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 4.235      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.288 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.216      ;
; -3.285 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.469     ; 3.815      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.283 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.071     ; 4.211      ;
; -3.237 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdemp_eq_comp_msb_aeb                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.070     ; 4.166      ;
; -3.217 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[10] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.469     ; 3.747      ;
; -3.213 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[9]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.469     ; 3.743      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.839 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.992     ; 1.846      ;
; -2.839 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.992     ; 1.846      ;
; -2.839 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.992     ; 1.846      ;
; -2.839 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.992     ; 1.846      ;
; -2.839 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.992     ; 1.846      ;
; -0.714 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.691      ;
; -0.631 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.608      ;
; -0.600 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.577      ;
; -0.598 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.575      ;
; -0.586 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.563      ;
; -0.569 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.546      ;
; -0.524 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.501      ;
; -0.515 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.492      ;
; -0.497 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.474      ;
; -0.484 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.461      ;
; -0.060 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.040      ;
; -0.051 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.031      ;
; -0.047 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.027      ;
; -0.044 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.024      ;
; -0.032 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.012      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.148 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.352     ; 2.815      ;
; -2.056 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.352     ; 2.723      ;
; -2.036 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.301     ; 2.754      ;
; -2.029 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.203     ; 2.876      ;
; -2.029 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.198     ; 2.881      ;
; -2.029 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.203     ; 2.876      ;
; -2.025 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.051     ; 2.993      ;
; -2.010 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.093     ; 2.936      ;
; -2.010 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.093     ; 2.936      ;
; -1.984 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.093     ; 2.910      ;
; -1.967 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.034     ; 2.952      ;
; -1.967 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.034     ; 2.952      ;
; -1.966 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.209     ; 2.807      ;
; -1.966 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.204     ; 2.812      ;
; -1.966 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.209     ; 2.807      ;
; -1.954 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.044     ; 2.929      ;
; -1.950 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.196     ; 2.804      ;
; -1.950 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.191     ; 2.809      ;
; -1.950 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.196     ; 2.804      ;
; -1.937 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.203     ; 2.784      ;
; -1.937 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.198     ; 2.789      ;
; -1.937 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.203     ; 2.784      ;
; -1.931 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.349     ; 2.601      ;
; -1.918 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.093     ; 2.844      ;
; -1.918 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.093     ; 2.844      ;
; -1.917 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.043     ; 2.893      ;
; -1.910 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.075     ; 2.854      ;
; -1.910 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.108     ; 2.852      ;
; -1.910 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.103     ; 2.857      ;
; -1.910 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.108     ; 2.852      ;
; -1.908 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.115     ; 2.843      ;
; -1.908 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.110     ; 2.848      ;
; -1.908 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.115     ; 2.843      ;
; -1.905 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.152     ; 2.803      ;
; -1.905 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.147     ; 2.808      ;
; -1.905 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.152     ; 2.803      ;
; -1.896 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.301     ; 2.614      ;
; -1.892 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.093     ; 2.818      ;
; -1.879 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.109     ; 2.820      ;
; -1.879 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.104     ; 2.825      ;
; -1.879 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.109     ; 2.820      ;
; -1.874 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.209     ; 2.715      ;
; -1.874 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.204     ; 2.720      ;
; -1.874 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.209     ; 2.715      ;
; -1.873 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.122      ; 3.014      ;
; -1.873 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.122      ; 3.014      ;
; -1.864 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.043     ; 2.840      ;
; -1.864 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.040      ; 2.954      ;
; -1.864 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.045      ; 2.959      ;
; -1.864 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.040      ; 2.954      ;
; -1.858 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.196     ; 2.712      ;
; -1.858 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.191     ; 2.717      ;
; -1.858 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.196     ; 2.712      ;
; -1.847 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.122      ; 2.988      ;
; -1.818 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.075     ; 2.762      ;
; -1.818 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.108     ; 2.760      ;
; -1.818 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.103     ; 2.765      ;
; -1.818 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.108     ; 2.760      ;
; -1.816 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.115     ; 2.751      ;
; -1.816 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.110     ; 2.756      ;
; -1.816 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.115     ; 2.751      ;
; -1.813 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.152     ; 2.711      ;
; -1.813 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.147     ; 2.716      ;
; -1.813 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.152     ; 2.711      ;
; -1.801 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.034      ; 2.885      ;
; -1.801 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.039      ; 2.890      ;
; -1.801 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.034      ; 2.885      ;
; -1.799 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.114      ; 2.932      ;
; -1.796 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.087     ; 2.728      ;
; -1.793 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.349     ; 2.463      ;
; -1.790 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.044     ; 2.765      ;
; -1.787 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.109     ; 2.728      ;
; -1.787 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.104     ; 2.733      ;
; -1.787 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.109     ; 2.728      ;
; -1.785 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.047      ; 2.882      ;
; -1.785 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.052      ; 2.887      ;
; -1.785 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.047      ; 2.882      ;
; -1.783 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.349     ; 2.453      ;
; -1.772 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.352     ; 2.439      ;
; -1.770 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.087     ; 2.702      ;
; -1.745 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.135      ; 2.930      ;
; -1.745 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.140      ; 2.935      ;
; -1.745 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.135      ; 2.930      ;
; -1.743 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.128      ; 2.921      ;
; -1.743 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.133      ; 2.926      ;
; -1.743 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.128      ; 2.921      ;
; -1.740 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.091      ; 2.881      ;
; -1.740 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.096      ; 2.886      ;
; -1.740 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.091      ; 2.881      ;
; -1.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.134      ; 2.898      ;
; -1.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.139      ; 2.903      ;
; -1.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.134      ; 2.898      ;
; -1.699 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.125      ; 2.843      ;
; -1.698 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.044     ; 2.673      ;
; -1.683 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.301     ; 2.401      ;
; -1.671 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.093     ; 2.597      ;
; -1.668 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.093     ; 2.594      ;
; -1.665 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.098     ; 2.586      ;
; -1.664 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.034     ; 2.649      ;
; -1.664 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.034     ; 2.649      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 31.917 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 7.690      ;
; 31.975 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 7.643      ;
; 31.975 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 7.643      ;
; 31.975 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 7.643      ;
; 31.975 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 7.643      ;
; 31.975 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 7.643      ;
; 31.975 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 7.643      ;
; 31.975 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 7.643      ;
; 32.067 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 7.540      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.446      ;
; 32.185 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 7.422      ;
; 32.218 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 7.389      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.240 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 7.390      ;
; 32.300 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 7.307      ;
; 32.332 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 7.275      ;
; 32.417 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 7.190      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.151      ;
; 32.517 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.402     ; 7.080      ;
; 32.745 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 6.862      ;
; 32.745 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 6.862      ;
; 32.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.392     ; 6.683      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 6.589      ;
; 33.702 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.393     ; 5.904      ;
; 33.705 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.393     ; 5.901      ;
; 34.180 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.393     ; 5.426      ;
; 34.904 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.023      ;
; 34.904 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.023      ;
; 34.908 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.019      ;
; 34.908 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.019      ;
; 34.908 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.019      ;
; 34.912 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.015      ;
; 34.912 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.015      ;
; 34.916 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.011      ;
; 34.917 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.010      ;
; 34.921 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.006      ;
; 34.936 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.991      ;
; 34.937 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.990      ;
; 34.940 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.987      ;
; 34.940 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.987      ;
; 34.941 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.986      ;
; 34.941 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.986      ;
; 34.944 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.983      ;
; 34.944 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.983      ;
; 34.945 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.982      ;
; 34.945 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.982      ;
; 34.945 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.982      ;
; 34.946 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.981      ;
; 34.948 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.979      ;
; 34.949 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.978      ;
; 34.949 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.978      ;
; 34.950 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.977      ;
; 35.026 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.878      ;
; 35.031 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.873      ;
; 35.045 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.859      ;
; 35.053 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.874      ;
; 35.053 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.874      ;
; 35.053 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.874      ;
; 35.053 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.874      ;
; 35.057 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.870      ;
; 35.057 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.870      ;
; 35.061 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.866      ;
; 35.061 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.866      ;
; 35.061 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]                                                                                ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 4.843      ;
; 35.066 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.861      ;
; 35.066 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.861      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.315 ; TOP:neiroset|conv_TOP:conv|write_addresstp[7] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.387      ; 0.903      ;
; 0.333 ; TOP:neiroset|memorywork:block|dw[45]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.401      ; 0.935      ;
; 0.335 ; TOP:neiroset|memorywork:block|dw[91]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.401      ; 0.937      ;
; 0.337 ; TOP:neiroset|memorywork:block|dw[49]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.401      ; 0.939      ;
; 0.337 ; TOP:neiroset|memorywork:block|buff[90]        ; TOP:neiroset|memorywork:block|buff[90]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; TOP:neiroset|result:result|marker[1]          ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[53]        ; TOP:neiroset|memorywork:block|buff[53]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[54]        ; TOP:neiroset|memorywork:block|buff[54]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[98]        ; TOP:neiroset|memorywork:block|buff[98]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[46]        ; TOP:neiroset|memorywork:block|buff[46]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[50]        ; TOP:neiroset|memorywork:block|buff[50]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[94]        ; TOP:neiroset|memorywork:block|buff[94]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[3]         ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[4]         ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[5]         ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[7]         ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[14]        ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[15]        ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[16]        ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[18]        ; TOP:neiroset|memorywork:block|buff[18]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[28]        ; TOP:neiroset|memorywork:block|buff[28]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[29]        ; TOP:neiroset|memorywork:block|buff[29]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[31]        ; TOP:neiroset|memorywork:block|buff[31]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; TOP:neiroset|memorywork:block|buff[32]        ; TOP:neiroset|memorywork:block|buff[32]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[51]        ; TOP:neiroset|memorywork:block|buff[51]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[55]        ; TOP:neiroset|memorywork:block|buff[55]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[56]        ; TOP:neiroset|memorywork:block|buff[56]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[57]        ; TOP:neiroset|memorywork:block|buff[57]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[58]        ; TOP:neiroset|memorywork:block|buff[58]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[59]        ; TOP:neiroset|memorywork:block|buff[59]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[68]        ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[70]        ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[95]        ; TOP:neiroset|memorywork:block|buff[95]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[97]        ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[60]        ; TOP:neiroset|memorywork:block|buff[60]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[61]        ; TOP:neiroset|memorywork:block|buff[61]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[65]        ; TOP:neiroset|memorywork:block|buff[65]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[72]        ; TOP:neiroset|memorywork:block|buff[72]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[33]        ; TOP:neiroset|memorywork:block|buff[33]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[34]        ; TOP:neiroset|memorywork:block|buff[34]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[35]        ; TOP:neiroset|memorywork:block|buff[35]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[36]        ; TOP:neiroset|memorywork:block|buff[36]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[37]        ; TOP:neiroset|memorywork:block|buff[37]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[39]        ; TOP:neiroset|memorywork:block|buff[39]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[77]        ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[80]        ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[84]        ; TOP:neiroset|memorywork:block|buff[84]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[44]        ; TOP:neiroset|memorywork:block|buff[44]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[86]        ; TOP:neiroset|memorywork:block|buff[86]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[2]         ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[6]         ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[0]         ; TOP:neiroset|memorywork:block|buff[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[1]         ; TOP:neiroset|memorywork:block|buff[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[11]        ; TOP:neiroset|memorywork:block|buff[11]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[12]        ; TOP:neiroset|memorywork:block|buff[12]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[13]        ; TOP:neiroset|memorywork:block|buff[13]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; TOP:neiroset|memorywork:block|buff[17]        ; TOP:neiroset|memorywork:block|buff[17]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.087      ; 0.597      ;
; 0.343 ; TOP:neiroset|memorywork:block|dw[71]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.401      ; 0.945      ;
; 0.344 ; TOP:neiroset|memorywork:block|dw[48]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.401      ; 0.946      ;
; 0.345 ; TOP:neiroset|memorywork:block|dw[63]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.402      ; 0.948      ;
; 0.345 ; TOP:neiroset|memorywork:block|dw[72]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.403      ; 0.949      ;
; 0.345 ; TOP:neiroset|memorywork:block|dw[92]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.401      ; 0.947      ;
; 0.351 ; TOP:neiroset|memorywork:block|dw[74]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.403      ; 0.955      ;
; 0.353 ; TOP:neiroset|maxp:maxpooling|buff[10]         ; TOP:neiroset|maxp:maxpooling|buff[10]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|maxp:maxpooling|buff[0]          ; TOP:neiroset|maxp:maxpooling|buff[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|maxp:maxpooling|buff[4]          ; TOP:neiroset|maxp:maxpooling|buff[4]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|maxp:maxpooling|buff[8]          ; TOP:neiroset|maxp:maxpooling|buff[8]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|globmaxp_en                      ; TOP:neiroset|globmaxp_en                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|we_p            ; TOP:neiroset|memorywork:block|we_p                                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|TOPlvl_maxp[0]                   ; TOP:neiroset|TOPlvl_maxp[0]                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|TOPlvl_maxp[1]                   ; TOP:neiroset|TOPlvl_maxp[1]                                                                                    ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[66]        ; TOP:neiroset|memorywork:block|buff[66]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[67]        ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[69]        ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[22]        ; TOP:neiroset|memorywork:block|buff[22]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[23]        ; TOP:neiroset|memorywork:block|buff[23]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[24]        ; TOP:neiroset|memorywork:block|buff[24]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[25]        ; TOP:neiroset|memorywork:block|buff[25]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[26]        ; TOP:neiroset|memorywork:block|buff[26]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[27]        ; TOP:neiroset|memorywork:block|buff[27]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[62]        ; TOP:neiroset|memorywork:block|buff[62]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[63]        ; TOP:neiroset|memorywork:block|buff[63]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[64]        ; TOP:neiroset|memorywork:block|buff[64]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[71]        ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[73]        ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[74]        ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[75]        ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[76]        ; TOP:neiroset|memorywork:block|buff[76]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|conv_TOP:conv|we_t               ; TOP:neiroset|conv_TOP:conv|we_t                                                                                ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[40]        ; TOP:neiroset|memorywork:block|buff[40]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[41]        ; TOP:neiroset|memorywork:block|buff[41]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[78]        ; TOP:neiroset|memorywork:block|buff[78]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[79]        ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[81]        ; TOP:neiroset|memorywork:block|buff[81]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[82]        ; TOP:neiroset|memorywork:block|buff[82]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[83]        ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[85]        ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[42]        ; TOP:neiroset|memorywork:block|buff[42]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[43]        ; TOP:neiroset|memorywork:block|buff[43]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TOP:neiroset|memorywork:block|buff[45]        ; TOP:neiroset|memorywork:block|buff[45]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.597      ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.337 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.409      ; 0.947      ;
; 0.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.409      ; 0.950      ;
; 0.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.410      ; 0.951      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.410      ; 0.954      ;
; 0.344 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.409      ; 0.954      ;
; 0.355 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.597      ;
; 0.372 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.409      ; 0.982      ;
; 0.377 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.410      ; 0.988      ;
; 0.382 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.418      ; 1.001      ;
; 0.383 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.624      ;
; 0.388 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.409      ; 0.998      ;
; 0.402 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.643      ;
; 0.426 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[12]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.666      ;
; 0.430 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[11]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.670      ;
; 0.526 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.767      ;
; 0.533 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.774      ;
; 0.571 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.812      ;
; 0.576 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.817      ;
; 0.578 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[1]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.818      ;
; 0.579 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.820      ;
; 0.588 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.409      ; 1.198      ;
; 0.589 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.401      ; 1.191      ;
; 0.589 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.830      ;
; 0.592 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.834      ;
; 0.599 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.840      ;
; 0.604 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.417      ; 1.223      ;
; 0.605 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.418      ; 1.224      ;
; 0.606 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.417      ; 1.226      ;
; 0.609 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.854      ;
; 0.612 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.854      ;
; 0.613 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.856      ;
; 0.614 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[5]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.408      ; 1.193      ;
; 0.616 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.417      ; 1.234      ;
; 0.616 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.857      ;
; 0.616 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.857      ;
; 0.618 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.426      ; 1.245      ;
; 0.621 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.862      ;
; 0.628 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.417      ; 1.246      ;
; 0.631 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 0.872      ;
; 0.633 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.875      ;
; 0.634 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.419      ; 1.254      ;
; 0.647 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.426      ; 1.274      ;
; 0.660 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.401      ; 1.262      ;
; 0.665 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.409      ; 1.275      ;
; 0.670 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.419      ; 1.290      ;
; 0.695 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 0.937      ;
; 0.759 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 1.000      ;
; 0.770 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 1.011      ;
; 0.772 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 1.013      ;
; 0.795 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 1.036      ;
; 0.797 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 1.038      ;
; 0.802 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 1.042      ;
; 0.803 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.070      ; 1.044      ;
; 0.804 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.426      ; 1.431      ;
; 0.806 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 1.046      ;
; 0.813 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[2]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.400      ; 1.384      ;
; 0.823 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.402      ; 1.426      ;
; 0.852 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.418      ; 1.471      ;
; 0.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 1.090      ;
; 0.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 1.091      ;
; 0.860 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 1.093      ;
; 0.879 ; rd_addr[21]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 1.121      ;
; 0.880 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.402      ; 1.483      ;
; 0.884 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[7]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.064      ; 1.119      ;
; 0.887 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.409      ; 1.497      ;
; 0.888 ; rd_addr[11]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 1.137      ;
; 0.889 ; rd_addr[12]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.071      ; 1.131      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.340 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.086      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                            ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.069      ; 0.597      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.623      ;
; 0.409 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[5] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.650      ;
; 0.410 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.651      ;
; 0.410 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[5] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.651      ;
; 0.427 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.668      ;
; 0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.676      ;
; 0.452 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.339      ; 0.992      ;
; 0.468 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.339      ; 1.008      ;
; 0.483 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.337      ; 1.021      ;
; 0.495 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.736      ;
; 0.527 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.768      ;
; 0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.773      ;
; 0.533 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.774      ;
; 0.584 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.492      ; 1.247      ;
; 0.584 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.825      ;
; 0.587 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[7] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.828      ;
; 0.590 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.835      ;
; 0.594 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.835      ;
; 0.599 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.492      ; 1.262      ;
; 0.604 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.849      ;
; 0.609 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.854      ;
; 0.612 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.854      ;
; 0.612 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.853      ;
; 0.613 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.856      ;
; 0.618 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.859      ;
; 0.618 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.859      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.863      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.863      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.863      ;
; 0.623 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.865      ;
; 0.623 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.864      ;
; 0.623 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.864      ;
; 0.624 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.866      ;
; 0.624 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.865      ;
; 0.633 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.071      ; 0.875      ;
; 0.636 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.877      ;
; 0.638 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.879      ;
; 0.639 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.880      ;
; 0.693 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.356      ; 1.250      ;
; 0.697 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[4] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.070      ; 0.938      ;
; 0.713 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.273      ;
; 0.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.350      ; 1.265      ;
; 0.716 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.355      ; 1.272      ;
; 0.728 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.333      ; 1.262      ;
; 0.729 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.339      ; 1.269      ;
; 0.731 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.355      ; 1.287      ;
; 0.732 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.357      ; 1.290      ;
; 0.734 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.348      ; 1.283      ;
; 0.734 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.324      ; 1.259      ;
; 0.737 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.350      ; 1.288      ;
; 0.738 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.298      ;
; 0.738 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.350      ; 1.289      ;
; 0.739 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.355      ; 1.295      ;
; 0.744 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.316      ; 1.261      ;
; 0.746 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.348      ; 1.295      ;
; 0.752 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.353      ; 1.306      ;
; 0.752 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.316      ; 1.269      ;
; 0.756 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.331      ; 1.288      ;
; 0.757 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.355      ; 1.313      ;
; 0.757 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.068      ; 0.996      ;
; 0.760 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.320      ;
; 0.760 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.354      ; 1.315      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.354 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 0.608      ;
; 0.375 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.194      ; 1.270      ;
; 0.768 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.011      ;
; 0.974 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.217      ;
; 0.975 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 1.853      ;
; 0.993 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.236      ;
; 1.108 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.194      ; 2.003      ;
; 1.125 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 2.003      ;
; 1.220 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.193      ; 2.114      ;
; 1.292 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 2.170      ;
; 1.293 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 2.171      ;
; 1.442 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 2.320      ;
; 1.443 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 2.321      ;
; 1.472 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.193      ; 2.366      ;
; 1.556 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 2.434      ;
; 1.556 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 2.434      ;
; 1.809 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.073      ; 2.053      ;
; 1.819 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.073      ; 2.063      ;
; 1.865 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.071      ; 2.107      ;
; 1.911 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.177      ; 2.789      ;
; 1.951 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.073      ; 2.195      ;
; 2.006 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 2.889      ;
; 2.045 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.190      ; 2.936      ;
; 2.141 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.379      ;
; 2.150 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.388      ;
; 2.157 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.190      ; 3.048      ;
; 2.180 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.063      ;
; 2.203 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 2.624      ;
; 2.211 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 2.454      ;
; 2.212 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.095      ;
; 2.222 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.073      ; 2.466      ;
; 2.224 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.107      ;
; 2.228 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 2.649      ;
; 2.236 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 2.657      ;
; 2.246 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.129      ;
; 2.249 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 2.670      ;
; 2.263 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.501      ;
; 2.263 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.501      ;
; 2.362 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.190      ; 3.253      ;
; 2.363 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.190      ; 3.254      ;
; 2.377 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 2.798      ;
; 2.386 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.269      ;
; 2.389 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.627      ;
; 2.398 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.281      ;
; 2.402 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 2.823      ;
; 2.404 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.642      ;
; 2.410 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 2.831      ;
; 2.420 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.303      ;
; 2.423 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 2.844      ;
; 2.467 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.705      ;
; 2.468 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.706      ;
; 2.473 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.088      ; 2.252      ;
; 2.474 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.190      ; 3.365      ;
; 2.475 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.190      ; 3.366      ;
; 2.525 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.408      ;
; 2.630 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 2.873      ;
; 2.635 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.087      ; 2.413      ;
; 2.642 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.084      ; 2.417      ;
; 2.706 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.944      ;
; 2.707 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.945      ;
; 2.721 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 3.142      ;
; 2.724 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.607      ;
; 2.728 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 3.162      ;
; 2.742 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.625      ;
; 2.745 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 3.166      ;
; 2.747 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 3.168      ;
; 2.748 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.084      ; 2.523      ;
; 2.750 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.531      ;
; 2.755 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.182      ; 3.638      ;
; 2.761 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.074      ; 3.182      ;
; 2.765 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.195      ; 3.661      ;
; 2.787 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 3.030      ;
; 2.809 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 3.047      ;
; 2.824 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.088      ; 2.603      ;
; 2.840 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 3.274      ;
; 2.852 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.633      ;
; 2.863 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.644      ;
; 2.877 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.195      ; 3.773      ;
; 2.884 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 3.127      ;
; 2.899 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 3.137      ;
; 2.900 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 3.138      ;
; 2.947 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 3.185      ;
; 2.959 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.084      ; 2.734      ;
; 2.960 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.084      ; 2.735      ;
; 2.991 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.195      ; 3.887      ;
; 2.995 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 3.238      ;
; 3.009 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.087      ; 2.787      ;
; 3.037 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.818      ;
; 3.065 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.084      ; 2.840      ;
; 3.066 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.084      ; 2.841      ;
; 3.074 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 3.317      ;
; 3.102 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.195      ; 3.998      ;
; 3.194 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 3.437      ;
; 3.201 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.982      ;
; 3.211 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.992      ;
; 3.215 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.036     ; 2.996      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.354 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.386 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.628      ;
; 0.406 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.647      ;
; 0.419 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.660      ;
; 0.587 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.590 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.833      ;
; 0.593 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.835      ;
; 0.602 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.605 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.616 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.859      ;
; 0.651 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.656 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.897      ;
; 0.663 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.904      ;
; 0.676 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.918      ;
; 0.706 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.947      ;
; 0.812 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.053      ;
; 0.873 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.115      ;
; 0.876 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.118      ;
; 0.877 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.118      ;
; 0.878 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.121      ;
; 0.881 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.123      ;
; 0.881 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.123      ;
; 0.887 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.890 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.892 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.901 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.967 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.210      ;
; 0.972 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.214      ;
; 0.976 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.218      ;
; 0.977 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.219      ;
; 0.982 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.223      ;
; 0.983 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.225      ;
; 0.984 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.986 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.229      ;
; 0.988 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.230      ;
; 0.991 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.991 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.991 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.997 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 1.000 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.242      ;
; 1.002 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.244      ;
; 1.005 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.240      ;
; 1.011 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.252      ;
; 1.011 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 1.027 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.269      ;
; 1.044 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.080 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.321      ;
; 1.081 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.324      ;
; 1.082 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.324      ;
; 1.086 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.328      ;
; 1.087 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.329      ;
; 1.090 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.333      ;
; 1.091 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.093 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.335      ;
; 1.096 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.338      ;
; 1.097 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.339      ;
; 1.101 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.343      ;
; 1.102 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.337      ;
; 1.107 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.349      ;
; 1.110 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.352      ;
; 1.121 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.363      ;
; 1.146 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.150 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.384      ;
; 1.151 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.153 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.157 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.160 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.403      ;
; 1.160 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.403      ;
; 1.163 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.164 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.405      ;
; 1.168 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.192 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.434      ;
; 1.195 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.196 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.438      ;
; 1.197 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.440      ;
; 1.206 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.448      ;
; 1.207 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.449      ;
; 1.210 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.452      ;
; 1.214 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.455      ;
; 1.217 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.459      ;
; 1.220 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.462      ;
; 1.221 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.462      ;
; 1.224 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.466      ;
; 1.226 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.468      ;
; 1.256 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.499      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.362 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 0.955      ;
; 0.362 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 0.955      ;
; 0.364 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 0.957      ;
; 0.377 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 0.970      ;
; 0.380 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 0.973      ;
; 0.385 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 0.978      ;
; 0.387 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 0.980      ;
; 0.395 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.392      ; 0.988      ;
; 0.396 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.403 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.646      ;
; 0.416 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.659      ;
; 0.418 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.661      ;
; 0.424 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.666      ;
; 0.430 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.673      ;
; 0.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.753      ;
; 0.540 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.781      ;
; 0.548 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.793      ;
; 0.560 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.801      ;
; 0.562 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.803      ;
; 0.564 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.805      ;
; 0.566 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.809      ;
; 0.586 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.829      ;
; 0.590 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.833      ;
; 0.592 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.835      ;
; 0.596 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.839      ;
; 0.608 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.850      ;
; 0.614 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.856      ;
; 0.614 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.856      ;
; 0.615 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.857      ;
; 0.620 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.863      ;
; 0.621 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.864      ;
; 0.634 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.877      ;
; 0.648 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.891      ;
; 0.649 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.890      ;
; 0.649 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.890      ;
; 0.652 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.895      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.355 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.608      ;
; 0.405 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.647      ;
; 0.414 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.656      ;
; 0.415 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.656      ;
; 0.415 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.656      ;
; 0.451 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.320      ; 0.972      ;
; 0.452 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.320      ; 0.973      ;
; 0.456 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.321      ; 0.978      ;
; 0.462 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.320      ; 0.983      ;
; 0.464 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.321      ; 0.986      ;
; 0.467 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.321      ; 0.989      ;
; 0.495 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.736      ;
; 0.512 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[1]                          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sdram_controller:SDRAM|rd_ready_r                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; -0.500       ; 1.106      ; 1.309      ;
; 0.516 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.320      ; 1.037      ;
; 0.522 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.763      ;
; 0.522 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.763      ;
; 0.528 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[11]                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.769      ;
; 0.564 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.823      ;
; 0.564 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.823      ;
; 0.564 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.823      ;
; 0.565 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.823      ;
; 0.565 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.823      ;
; 0.565 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.823      ;
; 0.566 ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.825      ;
; 0.566 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.825      ;
; 0.566 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.825      ;
; 0.566 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.823      ;
; 0.566 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.825      ;
; 0.566 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.823      ;
; 0.566 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.823      ;
; 0.566 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.823      ;
; 0.566 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.823      ;
; 0.567 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.826      ;
; 0.567 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.825      ;
; 0.567 ; pre_v2:grayscale|sr_data_13_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.826      ;
; 0.567 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.826      ;
; 0.567 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.826      ;
; 0.567 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.825      ;
; 0.567 ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.825      ;
; 0.567 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.825      ;
; 0.567 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.826      ;
; 0.567 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.826      ;
; 0.567 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.825      ;
; 0.567 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.088      ; 0.826      ;
; 0.567 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.085      ; 0.823      ;
; 0.568 ; pre_v2:grayscale|sr_data_26_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.568 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.568 ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.087      ; 0.826      ;
; 0.568 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.568 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.568 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.568 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.568 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.568 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.568 ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.825      ;
; 0.569 ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.085      ; 0.825      ;
; 0.569 ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_19_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.085      ; 0.825      ;
; 0.569 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.569 ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.086      ; 0.826      ;
; 0.570 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.812      ;
; 0.570 ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.085      ; 0.826      ;
; 0.570 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.085      ; 0.826      ;
; 0.570 ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.085      ; 0.826      ;
; 0.570 ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.085      ; 0.826      ;
; 0.572 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.813      ;
; 0.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[6]                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.814      ;
; 0.577 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.819      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.390 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.631      ;
; 0.406 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.647      ;
; 0.410 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.651      ;
; 0.410 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.651      ;
; 0.410 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.651      ;
; 0.509 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.310      ;
; 0.512 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.313      ;
; 0.518 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.319      ;
; 0.519 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.320      ;
; 0.526 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.767      ;
; 0.561 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.803      ;
; 0.563 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.803      ;
; 0.567 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.808      ;
; 0.568 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.811      ;
; 0.576 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.818      ;
; 0.576 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.818      ;
; 0.576 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.818      ;
; 0.576 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.818      ;
; 0.584 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.385      ;
; 0.593 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.834      ;
; 0.613 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.616 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.616 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.624 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.865      ;
; 0.638 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.880      ;
; 0.641 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.883      ;
; 0.647 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.889      ;
; 0.647 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.889      ;
; 0.655 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.896      ;
; 0.659 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.900      ;
; 0.678 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 1.906      ;
; 0.678 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.481      ;
; 0.679 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.482      ;
; 0.723 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.965      ;
; 0.732 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.737 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.739 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.750 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.992      ;
; 0.754 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.760 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.002      ;
; 0.768 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.009      ;
; 0.781 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.009      ;
; 0.785 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.027      ;
; 0.819 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.060      ;
; 0.835 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.076      ;
; 0.845 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.087      ;
; 0.847 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.089      ;
; 0.853 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.069      ;
; 0.858 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.074      ;
; 0.877 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.118      ;
; 0.878 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.120      ;
; 0.895 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.111      ;
; 0.904 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.146      ;
; 0.917 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[5] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.157      ;
; 0.920 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.162      ;
; 0.924 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.166      ;
; 0.927 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.169      ;
; 0.931 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.173      ;
; 0.935 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.177      ;
; 0.946 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.188      ;
; 0.948 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.190      ;
; 0.959 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.200      ;
; 0.960 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.201      ;
; 0.960 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.201      ;
; 0.990 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.230      ;
; 1.008 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.223      ;
; 1.018 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.260      ;
; 1.019 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.261      ;
; 1.020 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.262      ;
; 1.023 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.265      ;
; 1.025 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.267      ;
; 1.026 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.268      ;
; 1.030 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.272      ;
; 1.035 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.317      ; 1.336      ;
; 1.037 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.038 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.317      ; 1.339      ;
; 1.041 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.042 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.317      ; 1.343      ;
; 1.044 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.317      ; 1.345      ;
; 1.045 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.045 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.052 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.268      ;
; 1.056 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.063 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.304      ;
; 1.072 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.075 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[4]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.323      ;
; 1.087 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.328      ;
; 1.094 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.314      ;
; 1.101 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.346      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.608      ;
; 0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.180      ; 0.913      ;
; 0.566 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.270      ; 1.007      ;
; 0.600 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.105     ; 0.666      ;
; 0.614 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[8]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.105     ; 0.680      ;
; 0.614 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.034      ; 0.819      ;
; 0.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.031      ; 0.831      ;
; 0.641 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.855      ;
; 0.643 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 0.857      ;
; 0.651 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.204      ; 1.026      ;
; 0.680 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.523      ; 1.404      ;
; 0.710 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.050      ; 0.961      ;
; 0.712 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[11]                                        ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.105     ; 0.778      ;
; 0.713 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.050      ; 0.964      ;
; 0.714 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.047      ; 0.962      ;
; 0.734 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.093      ; 0.998      ;
; 0.751 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.016      ; 0.968      ;
; 0.753 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.521      ; 1.475      ;
; 0.764 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.085      ; 1.020      ;
; 0.764 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.180      ; 1.145      ;
; 0.770 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.016      ; 0.987      ;
; 0.783 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.523      ; 1.507      ;
; 0.798 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.085      ; 1.054      ;
; 0.798 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.085      ; 1.054      ;
; 0.800 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.201      ; 1.202      ;
; 0.801 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.075      ; 1.047      ;
; 0.801 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.044      ; 1.016      ;
; 0.803 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.180      ; 1.184      ;
; 0.805 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 1.019      ;
; 0.807 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.156      ; 1.164      ;
; 0.810 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 1.024      ;
; 0.812 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.043      ; 1.026      ;
; 0.822 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.523      ; 1.546      ;
; 0.823 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.195      ; 1.219      ;
; 0.825 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.180      ; 1.206      ;
; 0.834 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.202      ; 1.237      ;
; 0.840 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.167      ; 1.208      ;
; 0.842 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.180      ; 1.223      ;
; 0.872 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.286      ; 1.359      ;
; 0.885 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.523      ; 1.609      ;
; 0.891 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.161      ; 1.253      ;
; 0.921 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.031      ; 1.123      ;
; 0.923 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[9]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.286      ; 1.410      ;
; 0.926 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.103      ; 1.230      ;
; 0.926 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.044      ; 1.141      ;
; 0.932 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.076      ; 1.209      ;
; 0.935 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.085      ; 1.191      ;
; 0.935 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.085      ; 1.191      ;
; 0.940 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[9]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[9]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.304     ; 0.807      ;
; 0.953 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.044      ; 1.168      ;
; 0.956 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[6]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.089     ; 1.038      ;
; 0.960 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.093      ; 1.224      ;
; 0.969 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.131      ; 1.301      ;
; 0.981 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.063      ; 1.245      ;
; 0.982 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.085      ; 1.238      ;
; 0.983 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.031      ; 1.185      ;
; 0.985 ; cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.026      ; 1.212      ;
; 0.988 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.072      ; 1.261      ;
; 0.990 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.523      ; 1.714      ;
; 0.992 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.031      ; 1.194      ;
; 0.994 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.072      ; 1.267      ;
; 0.996 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.087      ; 1.254      ;
; 0.999 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.098      ; 1.268      ;
; 1.008 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.195      ; 1.404      ;
; 1.016 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.031      ; 1.218      ;
; 1.018 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.201      ; 1.420      ;
; 1.020 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.042      ; 1.233      ;
; 1.034 ; cam_wrp:cam_wrp_0|data2fifo[14]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.026      ; 1.261      ;
; 1.036 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.156      ; 1.393      ;
; 1.037 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.031      ; 1.269      ;
; 1.038 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.034      ; 1.243      ;
; 1.039 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.042      ; 1.252      ;
; 1.040 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.038      ; 1.279      ;
; 1.042 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.037      ; 1.280      ;
; 1.046 ; cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.027     ; 1.220      ;
; 1.049 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.523      ; 1.773      ;
; 1.051 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.202      ; 1.454      ;
; 1.059 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.286      ; 1.546      ;
; 1.065 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.005      ; 1.241      ;
; 1.065 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.005      ; 1.241      ;
; 1.065 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.005      ; 1.241      ;
; 1.065 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.005      ; 1.241      ;
; 1.065 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.005      ; 1.241      ;
; 1.065 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.005      ; 1.241      ;
; 1.065 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                                          ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.005      ; 1.241      ;
; 1.065 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.008     ; 1.258      ;
; 1.071 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.201      ; 1.473      ;
; 1.074 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.286      ; 1.561      ;
; 1.075 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.038      ; 1.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.621 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.831      ;
; 0.622 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.832      ;
; 0.633 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.843      ;
; 0.636 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.846      ;
; 0.640 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.850      ;
; 0.906 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.119      ;
; 0.906 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.119      ;
; 0.917 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.130      ;
; 0.918 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.131      ;
; 0.920 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.133      ;
; 0.929 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.142      ;
; 1.016 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.229      ;
; 1.019 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.232      ;
; 1.027 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.240      ;
; 1.030 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.243      ;
; 3.351 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.843     ; 1.699      ;
; 3.351 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.843     ; 1.699      ;
; 3.351 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.843     ; 1.699      ;
; 3.351 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.843     ; 1.699      ;
; 3.351 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.843     ; 1.699      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.874 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.405      ; 8.492      ;
; 0.924 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.438      ; 8.575      ;
; 0.934 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.439      ; 8.586      ;
; 0.943 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.272      ; 8.428      ;
; 0.961 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.344      ; 8.518      ;
; 0.971 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.345      ; 8.529      ;
; 0.993 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.311      ; 8.517      ;
; 1.028 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.284      ; 8.525      ;
; 1.041 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.280      ; 8.534      ;
; 1.090 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.178      ; 8.481      ;
; 1.090 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.273      ; 8.576      ;
; 1.093 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.190      ; 8.496      ;
; 1.103 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.273      ; 8.589      ;
; 1.127 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.179      ; 8.519      ;
; 1.144 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.278      ; 8.635      ;
; 1.165 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.280      ; 8.658      ;
; 1.188 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.186      ; 8.587      ;
; 1.209 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.284      ; 8.706      ;
; 1.218 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.281      ; 8.712      ;
; 1.250 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.179      ; 8.642      ;
; 1.255 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.187      ; 8.655      ;
; 1.265 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.275      ; 8.753      ;
; 1.276 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.418      ; 7.704      ;
; 1.284 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.186      ; 8.683      ;
; 1.291 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.184      ; 8.688      ;
; 1.302 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.181      ; 8.696      ;
; 1.334 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.576      ; 7.920      ;
; 1.338 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.411      ; 7.759      ;
; 1.344 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.577      ; 7.931      ;
; 1.345 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.190      ; 8.748      ;
; 1.347 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.438      ; 8.518      ;
; 1.357 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.439      ; 8.529      ;
; 1.358 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.411      ; 7.779      ;
; 1.379 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.416      ; 7.805      ;
; 1.379 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.405      ; 8.517      ;
; 1.390 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.543      ; 7.943      ;
; 1.404 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.418      ; 7.832      ;
; 1.444 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.422      ; 7.876      ;
; 1.448 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.311      ; 8.492      ;
; 1.456 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.576      ; 8.042      ;
; 1.459 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.422      ; 7.891      ;
; 1.460 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.410      ; 7.880      ;
; 1.466 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.577      ; 8.053      ;
; 1.476 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.272      ; 8.481      ;
; 1.479 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.284      ; 8.496      ;
; 1.485 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.440      ; 9.138      ;
; 1.488 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.543      ; 8.041      ;
; 1.498 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.344      ; 8.575      ;
; 1.500 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.411      ; 7.921      ;
; 1.508 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.345      ; 8.586      ;
; 1.513 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.273      ; 8.519      ;
; 1.517 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.178      ; 8.428      ;
; 1.520 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.241      ; 8.974      ;
; 1.543 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.441      ; 9.197      ;
; 1.567 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.280      ; 9.060      ;
; 1.574 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.280      ; 8.587      ;
; 1.585 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.410      ; 8.005      ;
; 1.586 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.577      ; 8.173      ;
; 1.588 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.422      ; 8.020      ;
; 1.602 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.190      ; 8.525      ;
; 1.604 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.346      ; 9.163      ;
; 1.615 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.186      ; 8.534      ;
; 1.616 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.576      ; 8.202      ;
; 1.621 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.240      ; 9.074      ;
; 1.622 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.411      ; 8.043      ;
; 1.628 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.419      ; 8.057      ;
; 1.636 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.273      ; 8.642      ;
; 1.639 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.147      ; 8.999      ;
; 1.640 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.576      ; 8.226      ;
; 1.641 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.577      ; 8.228      ;
; 1.641 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.543      ; 8.194      ;
; 1.641 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.281      ; 8.655      ;
; 1.661 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.410      ; 8.081      ;
; 1.662 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.347      ; 9.222      ;
; 1.664 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.179      ; 8.576      ;
; 1.670 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.280      ; 8.683      ;
; 1.675 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.413      ; 8.098      ;
; 1.677 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.179      ; 8.589      ;
; 1.677 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.278      ; 8.688      ;
; 1.682 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.512      ; 7.704      ;
; 1.683 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.418      ; 8.111      ;
; 1.686 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.146      ; 9.045      ;
; 1.688 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.275      ; 8.696      ;
; 1.708 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 7.186      ; 9.107      ;
; 1.711 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.416      ; 8.137      ;
; 1.718 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.184      ; 8.635      ;
; 1.725 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.418      ; 8.153      ;
; 1.731 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.284      ; 8.748      ;
; 1.733 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.413      ; 8.156      ;
; 1.739 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 7.186      ; 8.658      ;
; 1.740 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.670      ; 7.920      ;
; 1.744 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.505      ; 7.759      ;
; 1.745 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.411      ; 8.166      ;
; 1.748 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.422      ; 8.180      ;
; 1.750 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.419      ; 8.179      ;
; 1.750 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.671      ; 7.931      ;
; 1.759 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.578      ; 8.347      ;
; 1.759 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.379      ; 8.148      ;
; 1.764 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.505      ; 7.779      ;
; 1.779 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.418      ; 8.207      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.551 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.780      ; 2.612      ;
; -1.551 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.780      ; 2.612      ;
; -1.551 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.780      ; 2.612      ;
; -1.551 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.780      ; 2.612      ;
; -1.551 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.780      ; 2.612      ;
; -1.380 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.917      ; 2.786      ;
; -1.380 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.917      ; 2.786      ;
; -1.380 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.917      ; 2.786      ;
; -1.368 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.920      ; 2.777      ;
; -1.366 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.921      ; 2.776      ;
; -1.355 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.922      ; 2.766      ;
; -1.355 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.922      ; 2.766      ;
; -1.355 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.922      ; 2.766      ;
; -1.355 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.922      ; 2.766      ;
; -1.355 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.922      ; 2.766      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.721 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.194      ; 2.616      ;
; 1.721 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.194      ; 2.616      ;
; 1.721 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.194      ; 2.616      ;
; 1.721 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.194      ; 2.616      ;
; 1.721 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.194      ; 2.616      ;
; 1.723 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.193      ; 2.617      ;
; 1.733 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.192      ; 2.626      ;
; 1.743 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.189      ; 2.633      ;
; 1.743 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.189      ; 2.633      ;
; 1.743 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.189      ; 2.633      ;
; 1.947 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.380      ;
; 1.947 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.380      ;
; 1.947 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.380      ;
; 1.947 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.380      ;
; 1.947 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.380      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 15.876 ns




+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -10.776 ; -3673.724     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -6.484  ; -52.018       ;
; TOP:neiroset|memorywork:block|step[0]                       ; -4.410  ; -72.171       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.959  ; -1292.861     ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -2.592  ; -96.306       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.410  ; -30.818       ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.345  ; -101.392      ;
; sdram_controller:SDRAM|busy                                 ; -1.735  ; -108.950      ;
; TOP:neiroset|nextstep                                       ; -1.161  ; -5.805        ;
; PCLK_cam                                                    ; -0.688  ; -23.991       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 35.777  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; clk50                                                       ; 0.115 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.146 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.154 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.158 ; 0.000         ;
; PCLK_cam                                                    ; 0.173 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.176 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.181 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.182 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.312 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.362 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -0.489 ; -6.873        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 0.857 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -109.752      ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -1.000 ; -631.000      ;
; sdram_controller:SDRAM|busy                                 ; -1.000 ; -124.000      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -1.000 ; -107.000      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -1.000 ; -17.000       ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.398 ; -15.257       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.267  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.779  ; 0.000         ;
; clk50                                                       ; 9.200  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.753 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -10.776 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.435      ;
; -10.776 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.435      ;
; -10.776 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.435      ;
; -10.776 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.435      ;
; -10.776 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.435      ;
; -10.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.409      ;
; -10.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.409      ;
; -10.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.409      ;
; -10.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.409      ;
; -10.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.409      ;
; -10.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.409      ;
; -10.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.409      ;
; -10.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.409      ;
; -10.723 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.531     ; 8.669      ;
; -10.708 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.819     ; 8.366      ;
; -10.659 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.531     ; 8.605      ;
; -10.655 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.531     ; 8.601      ;
; -10.626 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.817     ; 8.286      ;
; -10.626 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.817     ; 8.286      ;
; -10.626 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.817     ; 8.286      ;
; -10.626 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.817     ; 8.286      ;
; -10.626 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.817     ; 8.286      ;
; -10.603 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.262      ;
; -10.603 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.262      ;
; -10.603 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.262      ;
; -10.603 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.262      ;
; -10.603 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.262      ;
; -10.598 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.815     ; 8.260      ;
; -10.598 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.815     ; 8.260      ;
; -10.598 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.815     ; 8.260      ;
; -10.598 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.815     ; 8.260      ;
; -10.598 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.815     ; 8.260      ;
; -10.598 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.815     ; 8.260      ;
; -10.598 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.815     ; 8.260      ;
; -10.598 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.815     ; 8.260      ;
; -10.591 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.531     ; 8.537      ;
; -10.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.236      ;
; -10.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.236      ;
; -10.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.236      ;
; -10.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.236      ;
; -10.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.236      ;
; -10.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.236      ;
; -10.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.236      ;
; -10.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.816     ; 8.236      ;
; -10.573 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.530     ; 8.520      ;
; -10.567 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.827     ; 8.217      ;
; -10.567 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.827     ; 8.217      ;
; -10.567 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.827     ; 8.217      ;
; -10.567 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.827     ; 8.217      ;
; -10.567 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.827     ; 8.217      ;
; -10.566 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.814     ; 8.229      ;
; -10.566 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[12]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.814     ; 8.229      ;
; -10.564 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.814     ; 8.227      ;
; -10.562 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.814     ; 8.225      ;
; -10.561 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.220      ;
; -10.560 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.219      ;
; -10.560 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.814     ; 8.223      ;
; -10.558 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.217      ;
; -10.556 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.215      ;
; -10.556 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.215      ;
; -10.555 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[6]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.214      ;
; -10.554 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[11]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.213      ;
; -10.554 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.818     ; 8.213      ;
; -10.550 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.531     ; 8.496      ;
; -10.548 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.905     ; 8.120      ;
; -10.548 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.905     ; 8.120      ;
; -10.548 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.905     ; 8.120      ;
; -10.548 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.905     ; 8.120      ;
; -10.548 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.905     ; 8.120      ;
; -10.539 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.825     ; 8.191      ;
; -10.539 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.825     ; 8.191      ;
; -10.539 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.825     ; 8.191      ;
; -10.539 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.825     ; 8.191      ;
; -10.539 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.825     ; 8.191      ;
; -10.539 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.825     ; 8.191      ;
; -10.539 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.825     ; 8.191      ;
; -10.539 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.825     ; 8.191      ;
; -10.535 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.819     ; 8.193      ;
; -10.531 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[1]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.620     ; 8.388      ;
; -10.531 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[2]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.620     ; 8.388      ;
; -10.531 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[3]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.620     ; 8.388      ;
; -10.531 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[12]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.620     ; 8.388      ;
; -10.520 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.903     ; 8.094      ;
; -10.520 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.903     ; 8.094      ;
; -10.520 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.903     ; 8.094      ;
; -10.520 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.903     ; 8.094      ;
; -10.520 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.903     ; 8.094      ;
; -10.520 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.903     ; 8.094      ;
; -10.520 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.903     ; 8.094      ;
; -10.520 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.903     ; 8.094      ;
; -10.514 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.540     ; 8.451      ;
; -10.509 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.530     ; 8.456      ;
; -10.508 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.907     ; 8.078      ;
; -10.508 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.907     ; 8.078      ;
; -10.508 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.907     ; 8.078      ;
; -10.508 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.907     ; 8.078      ;
; -10.508 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.907     ; 8.078      ;
; -10.505 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.801     ; 8.181      ;
; -10.505 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.801     ; 8.181      ;
; -10.505 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.801     ; 8.181      ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -6.484 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.855      ;
; -6.482 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.853      ;
; -6.481 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.854      ;
; -6.481 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.854      ;
; -6.480 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.851      ;
; -6.480 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.851      ;
; -6.459 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.829      ;
; -6.457 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.827      ;
; -6.456 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.828      ;
; -6.456 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.828      ;
; -6.455 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.825      ;
; -6.455 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.825      ;
; -6.400 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.770      ;
; -6.398 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.768      ;
; -6.397 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.769      ;
; -6.397 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.769      ;
; -6.396 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.766      ;
; -6.396 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.766      ;
; -6.342 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.712      ;
; -6.340 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.710      ;
; -6.339 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.711      ;
; -6.339 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.711      ;
; -6.338 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.708      ;
; -6.338 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.708      ;
; -6.275 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.358     ; 4.854      ;
; -6.271 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.358     ; 4.850      ;
; -6.254 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.625      ;
; -6.252 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.623      ;
; -6.251 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.624      ;
; -6.251 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.624      ;
; -6.250 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.621      ;
; -6.250 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.621      ;
; -6.250 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.828      ;
; -6.246 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.824      ;
; -6.191 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.769      ;
; -6.187 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.765      ;
; -6.150 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.522      ;
; -6.149 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.519      ;
; -6.149 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.519      ;
; -6.149 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.521      ;
; -6.146 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.516      ;
; -6.145 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.515      ;
; -6.133 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.711      ;
; -6.129 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.707      ;
; -6.045 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.358     ; 4.624      ;
; -6.041 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.358     ; 4.620      ;
; -6.040 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.411      ;
; -6.038 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.409      ;
; -6.037 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.410      ;
; -6.037 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.410      ;
; -6.036 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.407      ;
; -6.036 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.407      ;
; -6.028 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.400      ;
; -6.027 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.397      ;
; -6.027 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.397      ;
; -6.027 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.565     ; 4.399      ;
; -6.024 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.394      ;
; -6.023 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.567     ; 4.393      ;
; -6.004 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.377      ;
; -6.003 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.374      ;
; -6.003 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.374      ;
; -6.003 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.376      ;
; -6.000 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.371      ;
; -5.999 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.370      ;
; -5.954 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.532      ;
; -5.947 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.309      ;
; -5.945 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.307      ;
; -5.944 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 4.308      ;
; -5.944 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 4.308      ;
; -5.943 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.305      ;
; -5.943 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.305      ;
; -5.942 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.520      ;
; -5.938 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.300      ;
; -5.936 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.298      ;
; -5.935 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 4.299      ;
; -5.935 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 4.299      ;
; -5.934 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.296      ;
; -5.934 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.296      ;
; -5.899 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.272      ;
; -5.898 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.269      ;
; -5.898 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.269      ;
; -5.898 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.564     ; 4.271      ;
; -5.898 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 4.262      ;
; -5.897 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.259      ;
; -5.897 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.259      ;
; -5.897 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 4.261      ;
; -5.895 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.266      ;
; -5.894 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.566     ; 4.265      ;
; -5.894 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.256      ;
; -5.893 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.255      ;
; -5.843 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.205      ;
; -5.841 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.203      ;
; -5.840 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 4.204      ;
; -5.840 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.573     ; 4.204      ;
; -5.839 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.201      ;
; -5.839 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.575     ; 4.201      ;
; -5.832 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.410      ;
; -5.831 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.358     ; 4.410      ;
; -5.827 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.358     ; 4.406      ;
; -5.820 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.359     ; 4.398      ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -4.410 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.803      ; 6.202      ;
; -4.332 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.804      ; 6.124      ;
; -4.305 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.725      ; 6.073      ;
; -4.262 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.723      ; 6.034      ;
; -4.262 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.778      ; 6.016      ;
; -4.236 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.727      ; 6.013      ;
; -4.220 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.726      ; 5.982      ;
; -4.190 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.803      ; 5.982      ;
; -4.158 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.723      ; 5.930      ;
; -4.157 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.803      ; 5.948      ;
; -4.150 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.725      ; 5.912      ;
; -4.146 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.717      ; 5.912      ;
; -4.132 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.727      ; 5.909      ;
; -4.126 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.701      ; 5.865      ;
; -4.118 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.801      ; 5.907      ;
; -4.110 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.804      ; 5.902      ;
; -4.097 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.700      ; 5.942      ;
; -4.053 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.803      ; 5.844      ;
; -4.016 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.778      ; 5.770      ;
; -4.014 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.801      ; 5.803      ;
; -4.012 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.725      ; 5.780      ;
; -4.007 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.803      ; 5.799      ;
; -4.004 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.701      ; 5.743      ;
; -3.975 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.723      ; 5.747      ;
; -3.949 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.727      ; 5.726      ;
; -3.927 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.726      ; 5.689      ;
; -3.927 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.804      ; 5.719      ;
; -3.870 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.803      ; 5.661      ;
; -3.870 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.717      ; 5.636      ;
; -3.867 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.700      ; 5.712      ;
; -3.857 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.725      ; 5.619      ;
; -3.838 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.724      ; 5.596      ;
; -3.833 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.778      ; 5.587      ;
; -3.831 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.801      ; 5.620      ;
; -3.821 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.701      ; 5.560      ;
; -3.817 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.718      ; 5.584      ;
; -3.761 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.721      ; 5.534      ;
; -3.687 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.717      ; 5.453      ;
; -3.684 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.700      ; 5.529      ;
; -3.657 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.721      ; 5.430      ;
; -3.628 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.085      ; 6.202      ;
; -3.572 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.718      ; 5.326      ;
; -3.550 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.086      ; 6.124      ;
; -3.523 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.007      ; 6.073      ;
; -3.480 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.005      ; 6.034      ;
; -3.480 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.060      ; 6.016      ;
; -3.474 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.721      ; 5.247      ;
; -3.468 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.718      ; 5.222      ;
; -3.454 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.009      ; 6.013      ;
; -3.438 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.008      ; 5.982      ;
; -3.436 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.724      ; 5.194      ;
; -3.408 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.085      ; 5.982      ;
; -3.405 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.718      ; 5.172      ;
; -3.376 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.005      ; 5.930      ;
; -3.375 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.085      ; 5.948      ;
; -3.368 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.007      ; 5.912      ;
; -3.364 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.999      ; 5.912      ;
; -3.350 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.009      ; 5.909      ;
; -3.344 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.983      ; 5.865      ;
; -3.341 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.725      ; 5.109      ;
; -3.336 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.083      ; 5.907      ;
; -3.328 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.086      ; 5.902      ;
; -3.324 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.726      ; 5.086      ;
; -3.315 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.982      ; 5.942      ;
; -3.285 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.718      ; 5.039      ;
; -3.271 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.085      ; 5.844      ;
; -3.268 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.725      ; 5.030      ;
; -3.267 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.724      ; 5.025      ;
; -3.234 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.060      ; 5.770      ;
; -3.232 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.083      ; 5.803      ;
; -3.230 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.007      ; 5.780      ;
; -3.225 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.085      ; 5.799      ;
; -3.222 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.983      ; 5.743      ;
; -3.222 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.718      ; 4.989      ;
; -3.193 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.005      ; 5.747      ;
; -3.167 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.009      ; 5.726      ;
; -3.145 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.008      ; 5.689      ;
; -3.145 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.086      ; 5.719      ;
; -3.088 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.085      ; 5.661      ;
; -3.088 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.999      ; 5.636      ;
; -3.085 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.982      ; 5.712      ;
; -3.075 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.007      ; 5.619      ;
; -3.056 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.006      ; 5.596      ;
; -3.051 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.060      ; 5.587      ;
; -3.049 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.083      ; 5.620      ;
; -3.039 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.983      ; 5.560      ;
; -3.035 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.000      ; 5.584      ;
; -2.979 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.003      ; 5.534      ;
; -2.905 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.999      ; 5.453      ;
; -2.902 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.982      ; 5.529      ;
; -2.875 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.003      ; 5.430      ;
; -2.790 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.000      ; 5.326      ;
; -2.774 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.242      ; 6.025      ;
; -2.696 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.243      ; 5.947      ;
; -2.692 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.003      ; 5.247      ;
; -2.686 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.000      ; 5.222      ;
; -2.669 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.164      ; 5.896      ;
; -2.654 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.006      ; 5.194      ;
; -2.651 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.242      ; 5.902      ;
; -2.626 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.162      ; 5.857      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.959 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.995      ;
; -2.955 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.991      ;
; -2.933 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.969      ;
; -2.929 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.965      ;
; -2.891 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.927      ;
; -2.887 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.923      ;
; -2.871 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.884      ;
; -2.869 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.905      ;
; -2.867 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.880      ;
; -2.865 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.901      ;
; -2.865 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.901      ;
; -2.863 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.883      ;
; -2.862 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 3.883      ;
; -2.862 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.898      ;
; -2.862 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_9_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.905      ;
; -2.861 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.897      ;
; -2.861 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.881      ;
; -2.859 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.879      ;
; -2.859 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 3.880      ;
; -2.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 3.879      ;
; -2.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_12_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.894      ;
; -2.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_9_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.901      ;
; -2.857 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.877      ;
; -2.856 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 3.898      ;
; -2.856 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.050      ; 3.893      ;
; -2.855 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_21_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 3.876      ;
; -2.854 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_18_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.867      ;
; -2.853 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 3.867      ;
; -2.852 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_10_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 3.894      ;
; -2.852 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 3.894      ;
; -2.852 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_15_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.050      ; 3.889      ;
; -2.850 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_18_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.863      ;
; -2.850 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.051      ; 3.888      ;
; -2.849 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_8_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 3.863      ;
; -2.848 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 3.890      ;
; -2.846 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_25_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.051      ; 3.884      ;
; -2.846 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.889      ;
; -2.843 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.879      ;
; -2.842 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_13_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.885      ;
; -2.839 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.875      ;
; -2.835 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 3.849      ;
; -2.831 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_20_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 3.845      ;
; -2.831 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.874      ;
; -2.828 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 3.843      ;
; -2.827 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.870      ;
; -2.824 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 3.839      ;
; -2.823 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.859      ;
; -2.819 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.819      ;
; -2.819 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_1_0[11]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.855      ;
; -2.819 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.050      ; 3.856      ;
; -2.815 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.815      ;
; -2.815 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_16_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.050      ; 3.852      ;
; -2.809 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.809      ;
; -2.805 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.805      ;
; -2.803 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.816      ;
; -2.803 ; y_gray[1]                                                                                                              ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.136      ; 3.926      ;
; -2.802 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 3.817      ;
; -2.801 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.837      ;
; -2.799 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_6_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.812      ;
; -2.798 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 3.813      ;
; -2.797 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.833      ;
; -2.797 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.833      ;
; -2.795 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_19_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.815      ;
; -2.794 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_0_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 3.815      ;
; -2.794 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_12_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.830      ;
; -2.794 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_9_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.837      ;
; -2.793 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_24_0[11] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.829      ;
; -2.793 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.813      ;
; -2.791 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_19_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.811      ;
; -2.791 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_21_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 3.812      ;
; -2.790 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_0_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 3.811      ;
; -2.790 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_12_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.826      ;
; -2.790 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_9_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.833      ;
; -2.789 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_4_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.809      ;
; -2.788 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_10_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 3.830      ;
; -2.788 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_15_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.050      ; 3.825      ;
; -2.788 ; pre_v2:grayscale|j[0]                                                                                                  ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.133      ; 3.908      ;
; -2.787 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_21_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 3.808      ;
; -2.787 ; y_gray[9]                                                                                                              ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.136      ; 3.910      ;
; -2.787 ; pre_v2:grayscale|j[2]                                                                                                  ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.124      ; 3.898      ;
; -2.786 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_18_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.799      ;
; -2.786 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.806      ;
; -2.785 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_8_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 3.799      ;
; -2.784 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_10_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 3.826      ;
; -2.784 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 3.826      ;
; -2.784 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_15_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.050      ; 3.821      ;
; -2.782 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_18_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.795      ;
; -2.782 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_25_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.051      ; 3.820      ;
; -2.781 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_8_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 3.795      ;
; -2.781 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.794      ;
; -2.780 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_14_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 3.822      ;
; -2.780 ; y_gray[1]                                                                                                              ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 3.918      ;
; -2.778 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_25_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.051      ; 3.816      ;
; -2.778 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_13_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.821      ;
; -2.777 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 3.786      ;
; -2.777 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 3.797      ;
; -2.777 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_6_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 3.790      ;
; -2.775 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 3.811      ;
; -2.774 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; pre_v2:grayscale|sr_data_13_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 3.817      ;
; -2.773 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 3.782      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.592 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.333     ; 1.206      ;
; -2.576 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.343     ; 1.180      ;
; -2.555 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.333     ; 1.169      ;
; -2.549 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.324     ; 1.172      ;
; -2.531 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.324     ; 1.154      ;
; -2.507 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.327     ; 1.127      ;
; -2.493 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.331     ; 1.109      ;
; -2.484 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.327     ; 1.104      ;
; -2.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.320     ; 1.072      ;
; -2.440 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.226      ;
; -2.438 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.224      ;
; -2.437 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.223      ;
; -2.430 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.216      ;
; -2.429 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.215      ;
; -2.425 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.211      ;
; -2.424 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.317     ; 1.054      ;
; -2.423 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.215      ;
; -2.421 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.213      ;
; -2.412 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.204      ;
; -2.411 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.203      ;
; -2.411 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 1.178      ;
; -2.409 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.201      ;
; -2.408 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.200      ;
; -2.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.294     ; 1.056      ;
; -2.340 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.126      ;
; -2.339 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.125      ;
; -2.337 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.123      ;
; -2.336 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.122      ;
; -2.335 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.127      ;
; -2.335 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.121      ;
; -2.335 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 1.121      ;
; -2.333 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.159     ; 1.121      ;
; -2.333 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.159     ; 1.121      ;
; -2.333 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.159     ; 1.121      ;
; -2.333 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.159     ; 1.121      ;
; -2.331 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.123      ;
; -2.330 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.122      ;
; -2.325 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.165     ; 1.107      ;
; -2.325 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.165     ; 1.107      ;
; -2.325 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.165     ; 1.107      ;
; -2.323 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.115      ;
; -2.321 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.113      ;
; -2.307 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.152     ; 1.102      ;
; -2.307 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.152     ; 1.102      ;
; -2.305 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.154     ; 1.098      ;
; -2.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.306     ; 0.939      ;
; -2.286 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.305     ; 0.928      ;
; -2.278 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.305     ; 0.920      ;
; -2.269 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.305     ; 0.911      ;
; -2.268 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.305     ; 0.910      ;
; -2.265 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.306     ; 0.906      ;
; -2.253 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.160     ; 1.040      ;
; -2.253 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.160     ; 1.040      ;
; -2.253 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.160     ; 1.040      ;
; -2.253 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.160     ; 1.040      ;
; -2.253 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.160     ; 1.040      ;
; -2.186 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.183     ; 0.950      ;
; -2.062 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.572      ;
; -2.047 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.556      ;
; -2.045 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.554      ;
; -2.045 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.555      ;
; -2.044 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.553      ;
; -2.043 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.553      ;
; -2.030 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.539      ;
; -2.029 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.538      ;
; -2.029 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.538      ;
; -2.022 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.532      ;
; -2.018 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.528      ;
; -2.010 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.520      ;
; -2.003 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.513      ;
; -1.972 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.481      ;
; -1.969 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.479      ;
; -1.968 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.478      ;
; -1.964 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.473      ;
; -1.964 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.474      ;
; -1.955 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.464      ;
; -1.955 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.465      ;
; -1.954 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.463      ;
; -1.954 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.437     ; 0.464      ;
; -1.953 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.438     ; 0.462      ;
; -1.877 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.644      ;
; -1.876 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.641      ;
; -1.876 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.641      ;
; -1.875 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.642      ;
; -1.874 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.641      ;
; -1.872 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.639      ;
; -1.865 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.630      ;
; -1.864 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.631      ;
; -1.864 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.629      ;
; -1.862 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.629      ;
; -1.862 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.627      ;
; -1.860 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.625      ;
; -1.707 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.472      ;
; -1.707 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.472      ;
; -1.706 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.473      ;
; -1.706 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.473      ;
; -1.705 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.470      ;
; -1.694 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.459      ;
; -1.692 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.180     ; 0.459      ;
; -1.692 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.182     ; 0.457      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.410 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.043     ; 3.354      ;
; -2.391 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.043     ; 3.335      ;
; -2.383 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.043     ; 3.327      ;
; -2.370 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.124     ; 3.118      ;
; -2.367 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.124     ; 3.115      ;
; -2.342 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.124     ; 3.090      ;
; -2.330 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.124     ; 3.078      ;
; -2.292 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 3.235      ;
; -2.273 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 3.216      ;
; -2.265 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 3.208      ;
; -2.257 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.043     ; 3.201      ;
; -2.252 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.999      ;
; -2.249 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.996      ;
; -2.224 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.971      ;
; -2.212 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.959      ;
; -2.139 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 3.082      ;
; -1.980 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.588      ;
; -1.961 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.569      ;
; -1.953 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.561      ;
; -1.945 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.885      ;
; -1.945 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.885      ;
; -1.940 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 2.352      ;
; -1.937 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 2.349      ;
; -1.921 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.861      ;
; -1.912 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 2.324      ;
; -1.901 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.509      ;
; -1.900 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 2.312      ;
; -1.882 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.490      ;
; -1.882 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.043     ; 2.826      ;
; -1.874 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.482      ;
; -1.861 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 2.273      ;
; -1.858 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 2.270      ;
; -1.833 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 2.245      ;
; -1.827 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.435      ;
; -1.827 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.048     ; 2.766      ;
; -1.827 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.048     ; 2.766      ;
; -1.821 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 2.233      ;
; -1.803 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.048     ; 2.742      ;
; -1.795 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.124     ; 2.543      ;
; -1.764 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.707      ;
; -1.748 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.356      ;
; -1.726 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.669      ;
; -1.720 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.663      ;
; -1.715 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.658      ;
; -1.713 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.656      ;
; -1.701 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.644      ;
; -1.693 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.636      ;
; -1.680 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.427      ;
; -1.678 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.621      ;
; -1.677 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.424      ;
; -1.677 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.424      ;
; -1.672 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.419      ;
; -1.665 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.412      ;
; -1.665 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.412      ;
; -1.659 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.602      ;
; -1.657 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.715      ; 2.849      ;
; -1.652 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.399      ;
; -1.652 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.399      ;
; -1.651 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.594      ;
; -1.640 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.387      ;
; -1.638 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.715      ; 2.830      ;
; -1.638 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.385      ;
; -1.635 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.382      ;
; -1.630 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.715      ; 2.822      ;
; -1.617 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.634      ; 2.613      ;
; -1.614 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.634      ; 2.610      ;
; -1.610 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.357      ;
; -1.607 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.715      ; 2.799      ;
; -1.598 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.345      ;
; -1.589 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.634      ; 2.585      ;
; -1.588 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.715      ; 2.780      ;
; -1.588 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.531      ;
; -1.580 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.715      ; 2.772      ;
; -1.577 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.634      ; 2.573      ;
; -1.567 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.634      ; 2.563      ;
; -1.567 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.510      ;
; -1.564 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.634      ; 2.560      ;
; -1.539 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.634      ; 2.535      ;
; -1.527 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.634      ; 2.523      ;
; -1.525 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.468      ;
; -1.515 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.117      ; 2.119      ;
; -1.515 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.117      ; 2.119      ;
; -1.504 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.715      ; 2.696      ;
; -1.491 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.117      ; 2.095      ;
; -1.454 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.715      ; 2.646      ;
; -1.452 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 2.060      ;
; -1.436 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.117      ; 2.040      ;
; -1.436 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.117      ; 2.040      ;
; -1.412 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.117      ; 2.016      ;
; -1.373 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.121      ; 1.981      ;
; -1.365 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 1.777      ;
; -1.324 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.267      ;
; -1.313 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.256      ;
; -1.311 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 2.254      ;
; -1.292 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.048     ; 2.231      ;
; -1.286 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.040      ; 1.698      ;
; -1.270 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.017      ;
; -1.263 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.010      ;
; -1.263 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 2.010      ;
; -1.250 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.125     ; 1.997      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.345 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.546      ; 3.830      ;
; -2.333 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.539      ; 3.811      ;
; -2.322 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.552      ; 3.813      ;
; -2.314 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.552      ; 3.805      ;
; -2.301 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.544      ; 3.784      ;
; -2.297 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.532      ; 3.768      ;
; -2.283 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.539      ; 3.761      ;
; -2.281 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.532      ; 3.752      ;
; -2.281 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.537      ; 3.757      ;
; -2.273 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.552      ; 3.764      ;
; -2.266 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.544      ; 3.749      ;
; -2.239 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.537      ; 3.715      ;
; -2.237 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.552      ; 3.728      ;
; -2.226 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.539      ; 3.704      ;
; -2.178 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.546      ; 3.663      ;
; -2.176 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.539      ; 3.654      ;
; -1.918 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.865      ;
; -1.872 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.819      ;
; -1.848 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.795      ;
; -1.805 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.752      ;
; -1.779 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.726      ;
; -1.737 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.684      ;
; -1.718 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.665      ;
; -1.670 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.617      ;
; -1.633 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.618     ; 2.002      ;
; -1.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.604     ; 1.956      ;
; -1.522 ; x_sdram[8]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.469      ;
; -1.499 ; x_sdram[9]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.446      ;
; -1.490 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.605     ; 1.872      ;
; -1.489 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.601     ; 1.875      ;
; -1.442 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.605     ; 1.824      ;
; -1.439 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.386      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.377      ;
; -1.430 ; hellosoc_top:TFT|x_out[7]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.514     ; 1.403      ;
; -1.423 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.605     ; 1.805      ;
; -1.422 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[6]                    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.519     ; 1.390      ;
; -1.419 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.604     ; 1.802      ;
; -1.416 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.604     ; 1.799      ;
; -1.409 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[5]                    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.519     ; 1.377      ;
; -1.393 ; x_sdram[0]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.340      ;
; -1.389 ; hellosoc_top:TFT|x_out[4]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.514     ; 1.362      ;
; -1.386 ; hellosoc_top:TFT|x_out[7]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.298     ; 1.575      ;
; -1.374 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.605     ; 1.756      ;
; -1.369 ; x_sdram[3]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.316      ;
; -1.367 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.604     ; 1.750      ;
; -1.357 ; hellosoc_top:TFT|x_out[5]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.514     ; 1.330      ;
; -1.345 ; hellosoc_top:TFT|x_out[4]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.298     ; 1.534      ;
; -1.338 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.605     ; 1.720      ;
; -1.326 ; x_sdram[2]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.273      ;
; -1.319 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.601     ; 1.705      ;
; -1.319 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[4]                    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.519     ; 1.287      ;
; -1.316 ; hellosoc_top:TFT|y_out[4]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.505     ; 1.298      ;
; -1.313 ; hellosoc_top:TFT|y_out[8]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.505     ; 1.295      ;
; -1.313 ; hellosoc_top:TFT|x_out[5]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.298     ; 1.502      ;
; -1.310 ; x_sdram[0]                                                                                                          ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.257      ;
; -1.309 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[11]                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.512     ; 1.284      ;
; -1.300 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.247      ;
; -1.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.604     ; 1.681      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; rd_addr[5]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.242      ;
; -1.287 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.605     ; 1.669      ;
; -1.284 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.601     ; 1.670      ;
; -1.279 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.604     ; 1.662      ;
; -1.279 ; hellosoc_top:TFT|x_out[6]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.514     ; 1.252      ;
; -1.278 ; hellosoc_top:TFT|x_out[2]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.505     ; 1.260      ;
; -1.272 ; hellosoc_top:TFT|y_out[4]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.289     ; 1.470      ;
; -1.269 ; hellosoc_top:TFT|y_out[8]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.289     ; 1.467      ;
; -1.263 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[7]                    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.695     ; 1.055      ;
; -1.258 ; x_sdram[4]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.205      ;
; -1.255 ; hellosoc_top:TFT|x_out[0]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.515     ; 1.227      ;
; -1.254 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[9]                    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.695     ; 1.046      ;
; -1.246 ; hellosoc_top:TFT|y_out[0]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.506     ; 1.227      ;
; -1.242 ; hellosoc_top:TFT|y_out[2]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.506     ; 1.223      ;
; -1.241 ; hellosoc_top:TFT|y_out[1]                                                                                           ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.506     ; 1.222      ;
; -1.240 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.187      ;
; -1.240 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.187      ;
; -1.240 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.187      ;
; -1.240 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.187      ;
; -1.240 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.040     ; 2.187      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.735 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.029     ; 2.693      ;
; -1.731 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.685      ;
; -1.684 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.640      ;
; -1.683 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.637      ;
; -1.677 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.633      ;
; -1.662 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.616      ;
; -1.652 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.606      ;
; -1.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.583      ;
; -1.601 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.557      ;
; -1.596 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.550      ;
; -1.571 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.029     ; 2.529      ;
; -1.546 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.500      ;
; -1.513 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.469      ;
; -1.423 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.029     ; 2.381      ;
; -1.388 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.043     ; 2.332      ;
; -1.386 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.043     ; 2.330      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.378 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.325      ;
; -1.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdemp_eq_comp_msb_aeb                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 2.317      ;
; -1.363 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.319      ;
; -1.304 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.255      ;
; -1.304 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[10]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.255      ;
; -1.304 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.255      ;
; -1.304 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.255      ;
; -1.304 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[11]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.255      ;
; -1.304 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[12]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.255      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.300 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.245     ; 2.040      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.295 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.242      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.294 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.241      ;
; -1.293 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.029     ; 2.251      ;
; -1.282 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.238      ;
; -1.250 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.206      ;
; -1.249 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[9]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.245     ; 1.991      ;
; -1.245 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[10] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.245     ; 1.987      ;
; -1.230 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.026     ; 2.191      ;
; -1.230 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.026     ; 2.191      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.176      ;
; -1.228 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.030     ; 2.185      ;
; -1.228 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.175      ;
; -1.228 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.175      ;
; -1.228 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.175      ;
; -1.228 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.175      ;
; -1.228 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.175      ;
; -1.228 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.175      ;
; -1.228 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.175      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.161 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.144     ; 1.004      ;
; -1.161 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.144     ; 1.004      ;
; -1.161 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.144     ; 1.004      ;
; -1.161 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.144     ; 1.004      ;
; -1.161 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.144     ; 1.004      ;
; 0.080  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.904      ;
; 0.134  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.850      ;
; 0.144  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.840      ;
; 0.148  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.836      ;
; 0.154  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.830      ;
; 0.165  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.819      ;
; 0.196  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.788      ;
; 0.202  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.782      ;
; 0.226  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.758      ;
; 0.233  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.751      ;
; 0.432  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.553      ;
; 0.438  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.547      ;
; 0.442  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.543      ;
; 0.442  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.543      ;
; 0.448  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.537      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.688 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.192     ; 1.503      ;
; -0.651 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.002     ; 1.656      ;
; -0.645 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.024     ; 1.628      ;
; -0.640 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.192     ; 1.455      ;
; -0.635 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.157     ; 1.485      ;
; -0.628 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.192     ; 1.443      ;
; -0.593 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.157     ; 1.443      ;
; -0.584 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.081     ; 1.532      ;
; -0.584 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.081     ; 1.532      ;
; -0.582 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.078     ; 1.533      ;
; -0.569 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.025     ; 1.551      ;
; -0.566 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.525      ;
; -0.566 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.525      ;
; -0.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.023     ; 1.549      ;
; -0.563 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.014      ; 1.584      ;
; -0.563 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.014      ; 1.584      ;
; -0.555 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.192     ; 1.370      ;
; -0.554 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.087     ; 1.496      ;
; -0.554 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.084     ; 1.499      ;
; -0.554 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.087     ; 1.496      ;
; -0.545 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.504      ;
; -0.537 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.076     ; 1.490      ;
; -0.537 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.073     ; 1.493      ;
; -0.537 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.076     ; 1.490      ;
; -0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.192     ; 1.347      ;
; -0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.491      ;
; -0.530 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.192     ; 1.345      ;
; -0.524 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.081     ; 1.472      ;
; -0.524 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.081     ; 1.472      ;
; -0.522 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.078     ; 1.473      ;
; -0.514 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.018     ; 1.525      ;
; -0.514 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.018     ; 1.525      ;
; -0.512 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.015     ; 1.526      ;
; -0.510 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.051      ; 1.590      ;
; -0.510 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.054      ; 1.593      ;
; -0.510 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.051      ; 1.590      ;
; -0.509 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.044     ; 1.494      ;
; -0.509 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.041     ; 1.497      ;
; -0.509 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.044     ; 1.494      ;
; -0.506 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.465      ;
; -0.506 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.465      ;
; -0.503 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.510      ;
; -0.503 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.510      ;
; -0.502 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.019     ; 1.512      ;
; -0.498 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.087     ; 1.440      ;
; -0.498 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.084     ; 1.443      ;
; -0.498 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.087     ; 1.440      ;
; -0.497 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.067      ; 1.571      ;
; -0.497 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.067      ; 1.571      ;
; -0.492 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.451      ;
; -0.491 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.017     ; 1.503      ;
; -0.491 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.014     ; 1.506      ;
; -0.491 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.017     ; 1.503      ;
; -0.486 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.045      ; 1.560      ;
; -0.486 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.048      ; 1.563      ;
; -0.486 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.045      ; 1.560      ;
; -0.485 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.444      ;
; -0.481 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.076     ; 1.434      ;
; -0.481 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.073     ; 1.437      ;
; -0.481 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.076     ; 1.434      ;
; -0.477 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.041     ; 1.443      ;
; -0.476 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.067      ; 1.550      ;
; -0.469 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.056      ; 1.554      ;
; -0.469 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.059      ; 1.557      ;
; -0.469 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.056      ; 1.554      ;
; -0.458 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.157     ; 1.308      ;
; -0.454 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.018     ; 1.465      ;
; -0.454 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.018     ; 1.465      ;
; -0.453 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.044     ; 1.438      ;
; -0.453 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.041     ; 1.441      ;
; -0.453 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.044     ; 1.438      ;
; -0.452 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.015     ; 1.466      ;
; -0.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.453      ;
; -0.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.019     ; 1.456      ;
; -0.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.453      ;
; -0.441 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.088      ; 1.558      ;
; -0.441 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.091      ; 1.561      ;
; -0.441 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.088      ; 1.558      ;
; -0.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.114      ; 1.582      ;
; -0.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.117      ; 1.585      ;
; -0.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.114      ; 1.582      ;
; -0.437 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.024     ; 1.420      ;
; -0.436 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.061     ; 1.404      ;
; -0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.017     ; 1.447      ;
; -0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.014     ; 1.450      ;
; -0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.017     ; 1.447      ;
; -0.434 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.110      ; 1.573      ;
; -0.434 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.113      ; 1.576      ;
; -0.434 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.110      ; 1.573      ;
; -0.426 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.081     ; 1.374      ;
; -0.426 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.081     ; 1.374      ;
; -0.424 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.078     ; 1.375      ;
; -0.423 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.115      ; 1.567      ;
; -0.423 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.118      ; 1.570      ;
; -0.423 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.115      ; 1.567      ;
; -0.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.060      ; 1.489      ;
; -0.417 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.041     ; 1.383      ;
; -0.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.090     ; 1.333      ;
; -0.409 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.067      ; 1.483      ;
; -0.408 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.048     ; 1.367      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 35.777 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.986      ;
; 35.870 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 3.904      ;
; 35.870 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 3.904      ;
; 35.870 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 3.904      ;
; 35.870 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 3.904      ;
; 35.870 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 3.904      ;
; 35.870 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 3.904      ;
; 35.870 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 3.904      ;
; 35.881 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.882      ;
; 35.946 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.817      ;
; 35.951 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.812      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 35.981 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.206     ; 3.800      ;
; 36.015 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.748      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.016 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 3.769      ;
; 36.019 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.744      ;
; 36.087 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.676      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.148 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.617      ;
; 36.171 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 3.584      ;
; 36.304 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.459      ;
; 36.304 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.459      ;
; 36.368 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.395      ;
; 36.409 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 3.365      ;
; 36.800 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 2.962      ;
; 36.803 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 2.959      ;
; 37.006 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 2.756      ;
; 37.142 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.803      ;
; 37.143 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.802      ;
; 37.147 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.798      ;
; 37.150 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.795      ;
; 37.151 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.794      ;
; 37.152 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.793      ;
; 37.155 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.790      ;
; 37.159 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.786      ;
; 37.160 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.785      ;
; 37.167 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.778      ;
; 37.175 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.770      ;
; 37.176 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.769      ;
; 37.179 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.766      ;
; 37.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.764      ;
; 37.183 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.762      ;
; 37.184 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.761      ;
; 37.184 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.761      ;
; 37.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.759      ;
; 37.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.758      ;
; 37.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.758      ;
; 37.188 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.757      ;
; 37.189 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.756      ;
; 37.192 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.753      ;
; 37.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.751      ;
; 37.195 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.750      ;
; 37.196 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.749      ;
; 37.215 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.730      ;
; 37.216 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.729      ;
; 37.220 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.725      ;
; 37.225 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.720      ;
; 37.225 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.720      ;
; 37.226 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.719      ;
; 37.230 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.715      ;
; 37.232 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.713      ;
; 37.235 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.710      ;
; 37.242 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.703      ;
; 37.248 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.697      ;
; 37.249 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.696      ;
; 37.252 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.693      ;
; 37.254 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.691      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                         ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.115 ; TOP:neiroset|memorywork:block|step[0]         ; TOP:neiroset|memorywork:block|step[3]                                                                           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.000        ; 1.871      ; 2.205      ;
; 0.116 ; TOP:neiroset|conv_TOP:conv|write_addresstp[7] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_address_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.223      ; 0.443      ;
; 0.128 ; TOP:neiroset|memorywork:block|dw[45]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.230      ; 0.462      ;
; 0.133 ; TOP:neiroset|memorywork:block|dw[71]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.231      ; 0.468      ;
; 0.134 ; TOP:neiroset|memorywork:block|dw[91]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.230      ; 0.468      ;
; 0.135 ; TOP:neiroset|memorywork:block|dw[63]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.231      ; 0.470      ;
; 0.136 ; TOP:neiroset|memorywork:block|dw[48]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.230      ; 0.470      ;
; 0.136 ; TOP:neiroset|memorywork:block|dw[49]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.230      ; 0.470      ;
; 0.138 ; TOP:neiroset|memorywork:block|dw[74]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.474      ;
; 0.139 ; TOP:neiroset|memorywork:block|dw[73]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.475      ;
; 0.140 ; TOP:neiroset|memorywork:block|dw[72]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; TOP:neiroset|memorywork:block|dw[92]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; TOP:neiroset|memorywork:block|dw[62]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.231      ; 0.476      ;
; 0.141 ; TOP:neiroset|conv_TOP:conv|write_addresstp[8] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_address_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.223      ; 0.468      ;
; 0.143 ; TOP:neiroset|memorywork:block|dw[46]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; TOP:neiroset|memorywork:block|dw[47]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.230      ; 0.477      ;
; 0.147 ; TOP:neiroset|memorywork:block|dw[27]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.483      ;
; 0.147 ; TOP:neiroset|conv_TOP:conv|write_addresstp[9] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_address_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.223      ; 0.474      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[87]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; TOP:neiroset|memorywork:block|dw[76]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.486      ;
; 0.151 ; TOP:neiroset|memorywork:block|dw[25]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.487      ;
; 0.152 ; TOP:neiroset|memorywork:block|dw[26]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.488      ;
; 0.156 ; TOP:neiroset|memorywork:block|addrw[8]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_address_reg0 ; clk50                                 ; clk50       ; 0.000        ; 0.229      ; 0.489      ;
; 0.157 ; TOP:neiroset|memorywork:block|dw[22]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.493      ;
; 0.157 ; TOP:neiroset|memorywork:block|dw[64]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.231      ; 0.492      ;
; 0.159 ; TOP:neiroset|memorywork:block|dw[23]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.495      ;
; 0.163 ; TOP:neiroset|memorywork:block|addrw[8]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_address_reg0 ; clk50                                 ; clk50       ; 0.000        ; 0.228      ; 0.495      ;
; 0.167 ; TOP:neiroset|memorywork:block|addrw[2]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_address_reg0 ; clk50                                 ; clk50       ; 0.000        ; 0.224      ; 0.495      ;
; 0.170 ; TOP:neiroset|memorywork:block|dw[24]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.232      ; 0.506      ;
; 0.171 ; TOP:neiroset|memorywork:block|step[0]         ; TOP:neiroset|memorywork:block|step[4]                                                                           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.000        ; 1.871      ; 2.261      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[46]        ; TOP:neiroset|memorywork:block|buff[46]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[94]        ; TOP:neiroset|memorywork:block|buff[94]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[2]         ; TOP:neiroset|memorywork:block|buff[2]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[6]         ; TOP:neiroset|memorywork:block|buff[6]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[0]         ; TOP:neiroset|memorywork:block|buff[0]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[1]         ; TOP:neiroset|memorywork:block|buff[1]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[11]        ; TOP:neiroset|memorywork:block|buff[11]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[12]        ; TOP:neiroset|memorywork:block|buff[12]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[13]        ; TOP:neiroset|memorywork:block|buff[13]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; TOP:neiroset|memorywork:block|buff[17]        ; TOP:neiroset|memorywork:block|buff[17]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[51]        ; TOP:neiroset|memorywork:block|buff[51]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[53]        ; TOP:neiroset|memorywork:block|buff[53]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[54]        ; TOP:neiroset|memorywork:block|buff[54]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[55]        ; TOP:neiroset|memorywork:block|buff[55]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[56]        ; TOP:neiroset|memorywork:block|buff[56]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[57]        ; TOP:neiroset|memorywork:block|buff[57]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[58]        ; TOP:neiroset|memorywork:block|buff[58]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[59]        ; TOP:neiroset|memorywork:block|buff[59]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[68]        ; TOP:neiroset|memorywork:block|buff[68]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[70]        ; TOP:neiroset|memorywork:block|buff[70]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[95]        ; TOP:neiroset|memorywork:block|buff[95]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[97]        ; TOP:neiroset|memorywork:block|buff[97]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[98]        ; TOP:neiroset|memorywork:block|buff[98]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[60]        ; TOP:neiroset|memorywork:block|buff[60]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[61]        ; TOP:neiroset|memorywork:block|buff[61]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[65]        ; TOP:neiroset|memorywork:block|buff[65]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[72]        ; TOP:neiroset|memorywork:block|buff[72]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[35]        ; TOP:neiroset|memorywork:block|buff[35]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[77]        ; TOP:neiroset|memorywork:block|buff[77]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[80]        ; TOP:neiroset|memorywork:block|buff[80]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[84]        ; TOP:neiroset|memorywork:block|buff[84]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[44]        ; TOP:neiroset|memorywork:block|buff[44]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[50]        ; TOP:neiroset|memorywork:block|buff[50]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[86]        ; TOP:neiroset|memorywork:block|buff[86]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[90]        ; TOP:neiroset|memorywork:block|buff[90]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[3]         ; TOP:neiroset|memorywork:block|buff[3]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[4]         ; TOP:neiroset|memorywork:block|buff[4]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[5]         ; TOP:neiroset|memorywork:block|buff[5]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[7]         ; TOP:neiroset|memorywork:block|buff[7]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|addrw[7]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_address_reg0 ; clk50                                 ; clk50       ; 0.000        ; 0.229      ; 0.506      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[14]        ; TOP:neiroset|memorywork:block|buff[14]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[15]        ; TOP:neiroset|memorywork:block|buff[15]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[16]        ; TOP:neiroset|memorywork:block|buff[16]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[18]        ; TOP:neiroset|memorywork:block|buff[18]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[28]        ; TOP:neiroset|memorywork:block|buff[28]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[29]        ; TOP:neiroset|memorywork:block|buff[29]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[31]        ; TOP:neiroset|memorywork:block|buff[31]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|memorywork:block|buff[32]        ; TOP:neiroset|memorywork:block|buff[32]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; TOP:neiroset|result:result|marker[1]          ; TOP:neiroset|result:result|marker[1]                                                                            ; clk50                                 ; clk50       ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; TOP:neiroset|memorywork:block|buff[33]        ; TOP:neiroset|memorywork:block|buff[33]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; TOP:neiroset|memorywork:block|buff[34]        ; TOP:neiroset|memorywork:block|buff[34]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; TOP:neiroset|memorywork:block|buff[36]        ; TOP:neiroset|memorywork:block|buff[36]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; TOP:neiroset|memorywork:block|buff[37]        ; TOP:neiroset|memorywork:block|buff[37]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; TOP:neiroset|memorywork:block|buff[39]        ; TOP:neiroset|memorywork:block|buff[39]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; TOP:neiroset|memorywork:block|addrw[7]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a2~porta_address_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.229      ; 0.507      ;
; 0.174 ; TOP:neiroset|memorywork:block|addrw[8]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.229      ; 0.507      ;
; 0.176 ; TOP:neiroset|memorywork:block|step[0]         ; TOP:neiroset|memorywork:block|step[2]                                                                           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.000        ; 1.871      ; 2.266      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[52]        ; TOP:neiroset|memorywork:block|buff[52]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[96]        ; TOP:neiroset|memorywork:block|buff[96]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|conv_TOP:conv|we_t               ; TOP:neiroset|conv_TOP:conv|we_t                                                                                 ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[38]        ; TOP:neiroset|memorywork:block|buff[38]                                                                          ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|conv_TOP:conv|re_t               ; TOP:neiroset|conv_TOP:conv|re_t                                                                                 ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|addrw[7]        ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0  ; clk50                                 ; clk50       ; 0.000        ; 0.229      ; 0.513      ;
; 0.180 ; TOP:neiroset|memorywork:block|we_w            ; TOP:neiroset|memorywork:block|we_w                                                                              ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|addr[7]         ; TOP:neiroset|memorywork:block|addr[7]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|addr[8]         ; TOP:neiroset|memorywork:block|addr[8]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|conv_TOP:conv|zagryzka_weight    ; TOP:neiroset|conv_TOP:conv|zagryzka_weight                                                                      ; clk50                                 ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; TOP:neiroset|result:result|RESULT[0]          ; TOP:neiroset|result:result|RESULT[0]                                                                            ; clk50                                 ; clk50       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TOP:neiroset|maxp:maxpooling|buff[10]         ; TOP:neiroset|maxp:maxpooling|buff[10]                                                                           ; clk50                                 ; clk50       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TOP:neiroset|maxp:maxpooling|buff[0]          ; TOP:neiroset|maxp:maxpooling|buff[0]                                                                            ; clk50                                 ; clk50       ; 0.000        ; 0.042      ; 0.307      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.146 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.884      ; 0.644      ;
; 0.179 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.045      ; 0.314      ;
; 0.364 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 0.492      ;
; 0.472 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 0.957      ;
; 0.476 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 0.604      ;
; 0.477 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 0.605      ;
; 0.530 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.884      ; 1.028      ;
; 0.546 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 1.031      ;
; 0.560 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.883      ; 1.057      ;
; 0.630 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 1.115      ;
; 0.631 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 1.116      ;
; 0.695 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.883      ; 1.192      ;
; 0.704 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 1.189      ;
; 0.705 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 1.190      ;
; 0.745 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 1.230      ;
; 0.746 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 1.231      ;
; 0.898 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.042      ; 1.024      ;
; 0.913 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 1.041      ;
; 0.928 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 1.413      ;
; 0.967 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.042      ; 1.093      ;
; 0.995 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.046      ; 1.125      ;
; 1.000 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.489      ;
; 1.013 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.880      ; 1.507      ;
; 1.067 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.880      ; 1.561      ;
; 1.091 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.215      ;
; 1.096 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.585      ;
; 1.103 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.227      ;
; 1.103 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.045      ; 1.232      ;
; 1.114 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.603      ;
; 1.117 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.042      ; 1.243      ;
; 1.130 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.619      ;
; 1.134 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.258      ;
; 1.135 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.259      ;
; 1.149 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.638      ;
; 1.150 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.369      ;
; 1.162 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.381      ;
; 1.171 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.880      ; 1.665      ;
; 1.172 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.880      ; 1.666      ;
; 1.188 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.407      ;
; 1.190 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.409      ;
; 1.210 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.699      ;
; 1.214 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.338      ;
; 1.225 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.880      ; 1.719      ;
; 1.226 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.715      ;
; 1.226 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.880      ; 1.720      ;
; 1.236 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.360      ;
; 1.242 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.461      ;
; 1.245 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.734      ;
; 1.249 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.373      ;
; 1.250 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.374      ;
; 1.255 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.474      ;
; 1.265 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.484      ;
; 1.270 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.759      ;
; 1.274 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.493      ;
; 1.315 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.213      ; 1.132      ;
; 1.322 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 1.450      ;
; 1.372 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.884      ; 1.870      ;
; 1.378 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.867      ;
; 1.383 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.872      ;
; 1.393 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.875      ; 1.882      ;
; 1.394 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.518      ;
; 1.395 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.519      ;
; 1.398 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.821      ; 1.626      ;
; 1.402 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.209      ; 1.215      ;
; 1.408 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.627      ;
; 1.409 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.212      ; 1.225      ;
; 1.420 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.639      ;
; 1.422 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.641      ;
; 1.426 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.884      ; 1.924      ;
; 1.433 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 1.652      ;
; 1.439 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.563      ;
; 1.445 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 1.573      ;
; 1.452 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.821      ; 1.680      ;
; 1.454 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 1.582      ;
; 1.462 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.209      ; 1.275      ;
; 1.465 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.589      ;
; 1.466 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.590      ;
; 1.471 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.019     ; 1.329      ;
; 1.484 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.019     ; 1.342      ;
; 1.490 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.019     ; 1.348      ;
; 1.508 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.884      ; 2.006      ;
; 1.513 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.213      ; 1.330      ;
; 1.535 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 1.663      ;
; 1.536 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.660      ;
; 1.537 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.040      ; 1.661      ;
; 1.560 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.209      ; 1.373      ;
; 1.561 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.209      ; 1.374      ;
; 1.562 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.884      ; 2.060      ;
; 1.605 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 1.733      ;
; 1.606 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 1.734      ;
; 1.607 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.212      ; 1.423      ;
; 1.620 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.209      ; 1.433      ;
; 1.621 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.209      ; 1.434      ;
; 1.631 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.019     ; 1.489      ;
; 1.640 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.884      ; 2.138      ;
; 1.642 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.019     ; 1.500      ;
; 1.643 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.044      ; 1.771      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.154 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.482      ;
; 0.155 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.483      ;
; 0.158 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.486      ;
; 0.160 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.488      ;
; 0.163 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.491      ;
; 0.167 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.495      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.193 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.202 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.329      ;
; 0.209 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.334      ;
; 0.211 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.336      ;
; 0.249 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.253 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.262 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.389      ;
; 0.284 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.409      ;
; 0.291 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.294 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.421      ;
; 0.299 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.424      ;
; 0.304 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.307 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.433      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.438      ;
; 0.318 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.442      ;
; 0.322 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.447      ;
; 0.327 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_address[3]                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.452      ;
; 0.329 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_address[7]                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.453      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.158 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.479      ;
; 0.160 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.481      ;
; 0.160 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.481      ;
; 0.161 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.482      ;
; 0.162 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.483      ;
; 0.175 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.496      ;
; 0.176 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.225      ; 0.505      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.501      ;
; 0.181 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.039      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.508      ;
; 0.189 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.314      ;
; 0.200 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.325      ;
; 0.205 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[12]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.329      ;
; 0.209 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[11]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.333      ;
; 0.267 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.392      ;
; 0.270 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[5]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.242      ; 0.596      ;
; 0.272 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.397      ;
; 0.275 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.400      ;
; 0.278 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.210      ; 0.594      ;
; 0.280 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[1]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.404      ;
; 0.281 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.406      ;
; 0.282 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.225      ; 0.611      ;
; 0.283 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.604      ;
; 0.292 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.417      ;
; 0.295 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.224      ; 0.624      ;
; 0.299 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.224      ; 0.627      ;
; 0.302 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.224      ; 0.630      ;
; 0.303 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.232      ; 0.639      ;
; 0.304 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.224      ; 0.636      ;
; 0.308 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.433      ;
; 0.309 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.433      ;
; 0.314 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.439      ;
; 0.315 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.225      ; 0.644      ;
; 0.316 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.232      ; 0.652      ;
; 0.319 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.443      ;
; 0.319 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.444      ;
; 0.328 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.210      ; 0.642      ;
; 0.328 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.225      ; 0.657      ;
; 0.331 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.456      ;
; 0.337 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.658      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.483      ;
; 0.375 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.500      ;
; 0.377 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.502      ;
; 0.386 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.511      ;
; 0.387 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.512      ;
; 0.388 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.513      ;
; 0.389 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.514      ;
; 0.395 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[2]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.235      ; 0.714      ;
; 0.397 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.522      ;
; 0.405 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.232      ; 0.741      ;
; 0.416 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.210      ; 0.730      ;
; 0.422 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.225      ; 0.751      ;
; 0.424 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.033      ; 0.541      ;
; 0.427 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.033      ; 0.544      ;
; 0.427 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.033      ; 0.544      ;
; 0.441 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[7]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.563      ;
; 0.443 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; rd_addr[21]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.568      ;
; 0.450 ; rd_addr[12]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; rd_addr[6]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.575      ;
; 0.454 ; rd_addr[7]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.578      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.173 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.173      ; 0.450      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.022      ; 0.314      ;
; 0.220 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.196      ; 0.500      ;
; 0.297 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.051     ; 0.330      ;
; 0.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.129      ; 0.511      ;
; 0.299 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.173      ; 0.576      ;
; 0.306 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[8]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.051     ; 0.339      ;
; 0.309 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.192      ; 0.605      ;
; 0.319 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.164      ; 0.587      ;
; 0.319 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.186      ; 0.609      ;
; 0.321 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.049      ; 0.474      ;
; 0.321 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.050      ; 0.475      ;
; 0.322 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.050      ; 0.476      ;
; 0.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.173      ; 0.599      ;
; 0.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.025      ; 0.432      ;
; 0.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.025      ; 0.433      ;
; 0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.191      ; 0.623      ;
; 0.331 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.173      ; 0.608      ;
; 0.335 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.014     ; 0.405      ;
; 0.337 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.014     ; 0.407      ;
; 0.340 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.173      ; 0.617      ;
; 0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.036      ; 0.489      ;
; 0.353 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.036      ; 0.493      ;
; 0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[11]                                        ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.051     ; 0.391      ;
; 0.366 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.048      ; 0.498      ;
; 0.375 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.136      ; 0.615      ;
; 0.386 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.509      ;
; 0.386 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.041      ; 0.511      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.125      ; 0.616      ;
; 0.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.025      ; 0.502      ;
; 0.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.024      ; 0.501      ;
; 0.394 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.025      ; 0.503      ;
; 0.398 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.025      ; 0.507      ;
; 0.399 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.130      ; 0.633      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.529      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.529      ;
; 0.427 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[6]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.003      ; 0.514      ;
; 0.436 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.074      ; 0.614      ;
; 0.436 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.192      ; 0.732      ;
; 0.436 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.186      ; 0.726      ;
; 0.437 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.122      ; 0.663      ;
; 0.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.164      ; 0.713      ;
; 0.451 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.024      ; 0.559      ;
; 0.454 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.191      ; 0.749      ;
; 0.457 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.141      ; 0.712      ;
; 0.462 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.585      ;
; 0.466 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.068      ; 0.638      ;
; 0.468 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.048      ; 0.600      ;
; 0.468 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.063      ; 0.635      ;
; 0.468 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.192      ; 0.764      ;
; 0.471 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[9]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|delayed_wrptr_g[9]                                         ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.162     ; 0.393      ;
; 0.472 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.068      ; 0.644      ;
; 0.472 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.130      ; 0.706      ;
; 0.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.186      ; 0.763      ;
; 0.474 ; cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.041      ; 0.619      ;
; 0.477 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.139      ; 0.730      ;
; 0.482 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.130      ; 0.716      ;
; 0.483 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.164      ; 0.751      ;
; 0.489 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.014     ; 0.559      ;
; 0.489 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.024      ; 0.597      ;
; 0.491 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.055      ; 0.630      ;
; 0.493 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.055      ; 0.652      ;
; 0.493 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.049      ; 0.646      ;
; 0.495 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.048      ; 0.627      ;
; 0.496 ; cam_wrp:cam_wrp_0|data2fifo[14]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.041      ; 0.641      ;
; 0.497 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.191      ; 0.792      ;
; 0.499 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.039      ; 0.622      ;
; 0.500 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.130      ; 0.734      ;
; 0.500 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.119      ; 0.723      ;
; 0.502 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.136      ; 0.742      ;
; 0.503 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[1]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.054      ; 0.661      ;
; 0.503 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.164      ; 0.771      ;
; 0.504 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.014     ; 0.574      ;
; 0.504 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.125      ; 0.733      ;
; 0.504 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.119      ; 0.727      ;
; 0.509 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.125      ; 0.738      ;
; 0.510 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; -0.014     ; 0.580      ;
; 0.510 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.125      ; 0.739      ;
; 0.510 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.130      ; 0.744      ;
; 0.510 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.119      ; 0.733      ;
; 0.511 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.141      ; 0.766      ;
; 0.512 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.141      ; 0.737      ;
; 0.513 ; cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.002      ; 0.619      ;
; 0.514 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|rdptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 0.000        ; 0.141      ; 0.769      ;
; 0.515 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.027      ; 0.646      ;
; 0.515 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.054      ; 0.673      ;
; 0.517 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.122      ; 0.743      ;
; 0.521 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 0.000        ; 0.130      ; 0.755      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.176 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.047      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                            ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.314      ;
; 0.203 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.197      ; 0.504      ;
; 0.206 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[5] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.329      ;
; 0.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.330      ;
; 0.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.197      ; 0.508      ;
; 0.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[5] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.330      ;
; 0.209 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.332      ;
; 0.214 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.195      ; 0.513      ;
; 0.223 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.346      ;
; 0.250 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.373      ;
; 0.269 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.392      ;
; 0.272 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.395      ;
; 0.273 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.396      ;
; 0.284 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.409      ;
; 0.288 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.411      ;
; 0.292 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.415      ;
; 0.295 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[7] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.250      ; 0.630      ;
; 0.297 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.421      ;
; 0.304 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                       ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.210      ; 0.628      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.437      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.437      ;
; 0.315 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.439      ;
; 0.315 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.438      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.439      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.439      ;
; 0.317 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.440      ;
; 0.317 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.440      ;
; 0.319 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                        ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.040      ; 0.443      ;
; 0.319 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                          ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.441      ;
; 0.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.443      ;
; 0.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.447      ;
; 0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.217      ; 0.649      ;
; 0.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.208      ; 0.641      ;
; 0.331 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.250      ; 0.665      ;
; 0.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.212      ; 0.648      ;
; 0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.212      ; 0.652      ;
; 0.337 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[4] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.039      ; 0.460      ;
; 0.338 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.208      ; 0.650      ;
; 0.340 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.215      ; 0.659      ;
; 0.341 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.191      ; 0.636      ;
; 0.341 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.212      ; 0.657      ;
; 0.345 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.206      ; 0.655      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.217      ; 0.668      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.217      ; 0.668      ;
; 0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.208      ; 0.660      ;
; 0.354 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.197      ; 0.655      ;
; 0.354 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.212      ; 0.670      ;
; 0.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.206      ; 0.665      ;
; 0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.210      ; 0.672      ;
; 0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.182      ; 0.644      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.208      ; 0.671      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.210      ; 0.673      ;
; 0.360 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.189      ; 0.653      ;
; 0.362 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.215      ; 0.681      ;
; 0.366 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_b5o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.037      ; 0.487      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.042      ; 0.314      ;
; 0.201 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.042      ; 0.327      ;
; 0.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.333      ;
; 0.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.182      ; 0.494      ;
; 0.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.182      ; 0.494      ;
; 0.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.182      ; 0.495      ;
; 0.209 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.334      ;
; 0.212 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.182      ; 0.498      ;
; 0.216 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.182      ; 0.502      ;
; 0.219 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.182      ; 0.505      ;
; 0.236 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.182      ; 0.522      ;
; 0.248 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.373      ;
; 0.264 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; GO_NEIROSET                                                                                                                       ; start_gray                                                                                                                                      ; clk50                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.820      ; 1.201      ;
; 0.268 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[6]                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[11]                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.393      ;
; 0.277 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.402      ;
; 0.280 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.041      ; 0.405      ;
; 0.280 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.280 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_26_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_13_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.050      ; 0.415      ;
; 0.281 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.281 ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.414      ;
; 0.282 ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_19_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.048      ; 0.414      ;
; 0.282 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.048      ; 0.414      ;
; 0.282 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.282 ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.049      ; 0.415      ;
; 0.283 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.048      ; 0.415      ;
; 0.283 ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.048      ; 0.415      ;
; 0.283 ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.048      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.182 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.193 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.203 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.206 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.330      ;
; 0.294 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.421      ;
; 0.301 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.329 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.453      ;
; 0.332 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.457      ;
; 0.332 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.456      ;
; 0.347 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.471      ;
; 0.354 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.478      ;
; 0.410 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.534      ;
; 0.433 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.557      ;
; 0.441 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.566      ;
; 0.443 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.568      ;
; 0.452 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.582      ;
; 0.460 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.463 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.587      ;
; 0.467 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.592      ;
; 0.482 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.606      ;
; 0.502 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.619      ;
; 0.504 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.628      ;
; 0.506 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.630      ;
; 0.507 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.631      ;
; 0.509 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.634      ;
; 0.515 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.639      ;
; 0.517 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.519 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.643      ;
; 0.520 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.645      ;
; 0.520 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.644      ;
; 0.521 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.645      ;
; 0.522 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.646      ;
; 0.523 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.647      ;
; 0.526 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.650      ;
; 0.529 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.653      ;
; 0.531 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.656      ;
; 0.536 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.660      ;
; 0.552 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.669      ;
; 0.552 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.677      ;
; 0.555 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.679      ;
; 0.563 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.688      ;
; 0.565 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.689      ;
; 0.568 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.692      ;
; 0.572 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.696      ;
; 0.573 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.697      ;
; 0.575 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.699      ;
; 0.576 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.701      ;
; 0.576 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.700      ;
; 0.579 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.695      ;
; 0.580 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.706      ;
; 0.581 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.706      ;
; 0.585 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.710      ;
; 0.585 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.709      ;
; 0.586 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.710      ;
; 0.588 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.712      ;
; 0.592 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.716      ;
; 0.593 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.718      ;
; 0.595 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.719      ;
; 0.597 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.721      ;
; 0.607 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.731      ;
; 0.610 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.734      ;
; 0.611 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.735      ;
; 0.616 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.740      ;
; 0.627 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.751      ;
; 0.632 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.757      ;
; 0.633 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.758      ;
; 0.638 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.762      ;
; 0.639 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.763      ;
; 0.641 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.766      ;
; 0.642 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.766      ;
; 0.644 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.769      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.195 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.319      ;
; 0.206 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.330      ;
; 0.206 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.330      ;
; 0.206 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.330      ;
; 0.265 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.388      ;
; 0.267 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.391      ;
; 0.271 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.395      ;
; 0.274 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.398      ;
; 0.274 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.398      ;
; 0.278 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.402      ;
; 0.279 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.403      ;
; 0.279 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.403      ;
; 0.279 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.403      ;
; 0.279 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.403      ;
; 0.290 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.306 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.308 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.433      ;
; 0.311 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.436      ;
; 0.316 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.440      ;
; 0.325 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.450      ;
; 0.326 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.451      ;
; 0.326 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.451      ;
; 0.330 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.455      ;
; 0.334 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.458      ;
; 0.336 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.460      ;
; 0.338 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.462      ;
; 0.342 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.466      ;
; 0.345 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.469      ;
; 0.347 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.471      ;
; 0.353 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.477      ;
; 0.353 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.477      ;
; 0.356 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.480      ;
; 0.373 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.497      ;
; 0.382 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.507      ;
; 0.403 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.527      ;
; 0.410 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.695      ;
; 0.412 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.536      ;
; 0.414 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.538      ;
; 0.414 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.699      ;
; 0.418 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.703      ;
; 0.421 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.545      ;
; 0.423 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.708      ;
; 0.424 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.709      ;
; 0.431 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.555      ;
; 0.432 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.556      ;
; 0.439 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 0.539      ;
; 0.441 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 0.541      ;
; 0.451 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.456 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 0.556      ;
; 0.461 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[5] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.584      ;
; 0.469 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.594      ;
; 0.474 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.599      ;
; 0.475 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.600      ;
; 0.479 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.604      ;
; 0.480 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.604      ;
; 0.482 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.607      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.613      ;
; 0.491 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.616      ;
; 0.501 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.625      ;
; 0.504 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.627      ;
; 0.506 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.630      ;
; 0.506 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.008      ;
; 0.507 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.631      ;
; 0.511 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.515 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.002     ; 0.802      ;
; 0.516 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.002     ; 0.803      ;
; 0.519 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 0.619      ;
; 0.525 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[4]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.654      ;
; 0.531 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.532 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.656      ;
; 0.533 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.014      ; 0.631      ;
; 0.534 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.659      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.662      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.662      ;
; 0.538 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.663      ;
; 0.541 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.666      ;
; 0.545 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.670      ;
; 0.548 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.673      ;
; 0.554 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.679      ;
; 0.559 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.683      ;
; 0.561 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.063      ;
; 0.563 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.687      ;
; 0.565 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.689      ;
; 0.569 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 0.675      ;
; 0.571 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.694      ;
; 0.573 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[21]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[21]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.698      ;
; 0.574 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.698      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.312 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.418      ;
; 0.313 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.419      ;
; 0.320 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.427      ;
; 0.323 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.429      ;
; 0.461 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.568      ;
; 0.469 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.576      ;
; 0.471 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.578      ;
; 0.474 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.581      ;
; 0.477 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.584      ;
; 0.480 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.587      ;
; 0.532 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.639      ;
; 0.535 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.642      ;
; 0.537 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.644      ;
; 0.540 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.647      ;
; 1.796 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.056     ; 0.844      ;
; 1.796 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.056     ; 0.844      ;
; 1.796 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.056     ; 0.844      ;
; 1.796 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.056     ; 0.844      ;
; 1.796 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.056     ; 0.844      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.362 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.327      ; 4.794      ;
; 0.364 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.391      ; 4.860      ;
; 0.406 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.415      ; 4.926      ;
; 0.417 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.328      ; 4.850      ;
; 0.446 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.310      ; 4.861      ;
; 0.450 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.336      ; 4.891      ;
; 0.451 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.328      ; 4.884      ;
; 0.454 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.417      ; 4.976      ;
; 0.457 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.182      ; 4.744      ;
; 0.459 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.246      ; 4.810      ;
; 0.463 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.183      ; 4.751      ;
; 0.475 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.418      ; 4.998      ;
; 0.490 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.270      ; 4.865      ;
; 0.491 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.272      ; 4.868      ;
; 0.499 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 4.938      ;
; 0.505 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.841      ; 4.356      ;
; 0.524 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.777      ; 4.311      ;
; 0.525 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.311      ; 4.941      ;
; 0.526 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.337      ; 4.968      ;
; 0.529 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.417      ; 5.051      ;
; 0.530 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.191      ; 4.826      ;
; 0.536 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.336      ; 4.977      ;
; 0.541 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.165      ; 4.811      ;
; 0.546 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.183      ; 4.834      ;
; 0.547 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.865      ; 4.422      ;
; 0.558 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.778      ; 4.346      ;
; 0.570 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.273      ; 4.948      ;
; 0.574 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.337      ; 5.016      ;
; 0.575 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.336      ; 5.016      ;
; 0.584 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.786      ; 4.380      ;
; 0.584 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.192      ; 4.881      ;
; 0.587 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.760      ; 4.357      ;
; 0.588 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.166      ; 4.859      ;
; 0.592 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.778      ; 4.380      ;
; 0.594 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.189      ; 4.888      ;
; 0.596 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 5.035      ;
; 0.597 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.867      ; 4.474      ;
; 0.606 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.331      ; 5.042      ;
; 0.616 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.868      ; 4.494      ;
; 0.616 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.191      ; 4.912      ;
; 0.624 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.272      ; 5.001      ;
; 0.627 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.191      ; 4.923      ;
; 0.629 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.192      ; 4.926      ;
; 0.638 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.189      ; 4.932      ;
; 0.641 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.186      ; 4.932      ;
; 0.642 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.777      ; 4.429      ;
; 0.646 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.778      ; 4.434      ;
; 0.655 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.841      ; 4.506      ;
; 0.662 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.784      ; 4.456      ;
; 0.666 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.761      ; 4.437      ;
; 0.667 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.787      ; 4.464      ;
; 0.670 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.786      ; 4.466      ;
; 0.673 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.865      ; 4.548      ;
; 0.674 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.867      ; 4.551      ;
; 0.705 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.867      ; 4.582      ;
; 0.711 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.787      ; 4.508      ;
; 0.716 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.841      ; 4.567      ;
; 0.727 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.777      ; 4.514      ;
; 0.729 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.841      ; 4.580      ;
; 0.733 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.778      ; 4.521      ;
; 0.756 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.777      ; 4.543      ;
; 0.760 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.865      ; 4.635      ;
; 0.761 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.787      ; 4.558      ;
; 0.761 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.867      ; 4.638      ;
; 0.762 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.784      ; 4.556      ;
; 0.771 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.865      ; 4.646      ;
; 0.771 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.761      ; 4.542      ;
; 0.772 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.786      ; 4.568      ;
; 0.778 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.778      ; 4.566      ;
; 0.779 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.784      ; 4.573      ;
; 0.792 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.868      ; 4.670      ;
; 0.792 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.327      ; 4.744      ;
; 0.793 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.778      ; 4.581      ;
; 0.794 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.391      ; 4.810      ;
; 0.795 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.868      ; 4.673      ;
; 0.795 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.867      ; 4.672      ;
; 0.796 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.760      ; 4.566      ;
; 0.798 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.328      ; 4.751      ;
; 0.800 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.786      ; 4.596      ;
; 0.809 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.867      ; 4.686      ;
; 0.811 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.760      ; 4.581      ;
; 0.811 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.784      ; 4.605      ;
; 0.812 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.787      ; 4.609      ;
; 0.816 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.778      ; 4.604      ;
; 0.821 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.784      ; 4.615      ;
; 0.824 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.781      ; 4.615      ;
; 0.825 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.787      ; 4.622      ;
; 0.825 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.778      ; 4.613      ;
; 0.825 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.415      ; 4.865      ;
; 0.826 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.417      ; 4.868      ;
; 0.831 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.761      ; 4.602      ;
; 0.840 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.868      ; 4.718      ;
; 0.849 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.781      ; 4.640      ;
; 0.854 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.787      ; 4.651      ;
; 0.857 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.786      ; 4.653      ;
; 0.858 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.761      ; 4.629      ;
; 0.860 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.986      ; 4.356      ;
; 0.864 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.784      ; 4.658      ;
; 0.865 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.336      ; 4.826      ;
; 0.870 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.786      ; 4.666      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -0.489 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.645      ; 1.496      ;
; -0.489 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.645      ; 1.496      ;
; -0.489 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.645      ; 1.496      ;
; -0.489 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.645      ; 1.496      ;
; -0.489 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.645      ; 1.496      ;
; -0.454 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.722      ; 1.653      ;
; -0.454 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.722      ; 1.653      ;
; -0.454 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.722      ; 1.653      ;
; -0.444 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.724      ; 1.645      ;
; -0.442 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.725      ; 1.644      ;
; -0.436 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.726      ; 1.639      ;
; -0.436 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.726      ; 1.639      ;
; -0.436 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.726      ; 1.639      ;
; -0.436 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.726      ; 1.639      ;
; -0.436 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.726      ; 1.639      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.857 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.365      ;
; 0.857 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.365      ;
; 0.857 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.365      ;
; 0.857 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.365      ;
; 0.857 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.365      ;
; 0.861 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.369      ;
; 0.864 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.893      ; 1.371      ;
; 0.872 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.890      ; 1.376      ;
; 0.872 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.890      ; 1.376      ;
; 0.872 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.890      ; 1.376      ;
; 1.055 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.831      ; 1.293      ;
; 1.055 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.831      ; 1.293      ;
; 1.055 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.831      ; 1.293      ;
; 1.055 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.831      ; 1.293      ;
; 1.055 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.831      ; 1.293      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.734 ns




+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -21.924    ; 0.115 ; -1.669   ; 0.857   ; -3.000              ;
;  PCLK_cam                                                    ; -2.430     ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -5.946     ; 0.146 ; -1.669   ; 0.857   ; -3.000              ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -8.296     ; 0.362 ; N/A      ; N/A     ; -0.885              ;
;  TOP:neiroset|nextstep                                       ; -3.234     ; 0.312 ; N/A      ; N/A     ; -1.285              ;
;  clk50                                                       ; -21.924    ; 0.115 ; N/A      ; N/A     ; 9.200               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -7.062     ; 0.181 ; N/A      ; N/A     ; -2.693              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -4.823     ; 0.182 ; N/A      ; N/A     ; 3.172               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -13.809    ; 0.182 ; N/A      ; N/A     ; 4.691               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 31.003     ; 0.154 ; N/A      ; N/A     ; 19.708              ;
;  sdram_controller:SDRAM|busy                                 ; -4.517     ; 0.176 ; N/A      ; N/A     ; -2.693              ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -5.016     ; 0.158 ; N/A      ; N/A     ; -2.693              ;
; Design-wide TNS                                              ; -12120.811 ; 0.0   ; -23.663  ; 0.0     ; -1461.817           ;
;  PCLK_cam                                                    ; -130.611   ; 0.000 ; N/A      ; N/A     ; -149.872            ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -78.975    ; 0.000 ; -23.663  ; 0.000   ; -30.420             ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -140.661   ; 0.000 ; N/A      ; N/A     ; -66.054             ;
;  TOP:neiroset|nextstep                                       ; -16.170    ; 0.000 ; N/A      ; N/A     ; -6.425              ;
;  clk50                                                       ; -7635.353  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -3200.892  ; 0.000 ; N/A      ; N/A     ; -844.627            ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -176.002   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -110.947   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sdram_controller:SDRAM|busy                                 ; -336.255   ; 0.000 ; N/A      ; N/A     ; -193.132            ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -294.945   ; 0.000 ; N/A      ; N/A     ; -171.287            ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; XCLK_cam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; res_cam       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; on_off_cam    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sioc          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siod          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Cke           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sck       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sdi       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_dc        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_reset     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_cs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; start_gray_kn           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VSYNC_cam               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tft_sdo                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_data[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCLK_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HREF_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sioc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; siod          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tft_sdi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tft_dc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tft_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tft_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; siod          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; tft_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tft_sdi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tft_dc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tft_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tft_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.114 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.114 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; siod          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_sdi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_dc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42319277     ; 42319277 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 782227       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 285884       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 577          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 25           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 171          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 30638        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2474         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42319277     ; 42319277 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 782227       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 285884       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 577          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 25           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 171          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 30638        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2474         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                       ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Removal Transfers                                                                        ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 1027  ; 1027 ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 220   ; 220  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; PCLK_cam                                                    ; PCLK_cam                                                    ; Base      ; Constrained ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; Constrained ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; Constrained ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; Base      ; Constrained ;
; clk50                                                       ; clk50                                                       ; Base      ; Constrained ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; Base      ; Constrained ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Dec 21 11:42:57 2024
Info: Command: quartus_sta cam_proj -c cam_proj
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_b5o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_kul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_1f9:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50 clk50
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|rd_ready_r sdram_controller:SDRAM|rd_ready_r
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|busy sdram_controller:SDRAM|busy
    Info (332105): create_clock -period 1.000 -name PCLK_cam PCLK_cam
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|conv_TOP:conv|STOP TOP:neiroset|conv_TOP:conv|STOP
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|nextstep TOP:neiroset|nextstep
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|memorywork:block|step[0] TOP:neiroset|memorywork:block|step[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -21.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.924           -7635.353 clk50 
    Info (332119):   -13.809            -110.947 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -8.296            -140.661 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -7.062           -3200.892 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.946             -78.975 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -5.016            -294.945 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -4.823            -176.002 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.517            -336.255 sdram_controller:SDRAM|busy 
    Info (332119):    -3.234             -16.170 TOP:neiroset|nextstep 
    Info (332119):    -2.430            -130.611 PCLK_cam 
    Info (332119):    31.003               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 clk50 
    Info (332119):     0.309               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.347               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.362               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.387               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.403               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.403               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.440               0.000 PCLK_cam 
    Info (332119):     0.681               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.774               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -1.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.669             -23.663 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.717               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -149.872 PCLK_cam 
    Info (332119):    -3.000             -30.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.693            -844.627 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.693            -193.132 sdram_controller:SDRAM|busy 
    Info (332119):    -2.693            -171.287 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.285              -6.425 TOP:neiroset|nextstep 
    Info (332119):    -0.864             -66.054 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.180               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.705               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.421               0.000 clk50 
    Info (332119):    19.708               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.449 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -19.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.641           -6787.992 clk50 
    Info (332119):   -12.378             -99.278 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.698            -131.005 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -6.252           -2846.107 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.285             -70.189 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -4.463            -261.550 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -4.316            -156.389 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.002            -299.332 sdram_controller:SDRAM|busy 
    Info (332119):    -2.839             -14.195 TOP:neiroset|nextstep 
    Info (332119):    -2.148            -112.758 PCLK_cam 
    Info (332119):    31.917               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.315               0.000 clk50 
    Info (332119):     0.337               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.340               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.354               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.354               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.355               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.355               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.387               0.000 PCLK_cam 
    Info (332119):     0.621               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.874               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -1.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.551             -21.404 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.721               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -148.816 PCLK_cam 
    Info (332119):    -3.000             -30.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.649            -843.571 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.649            -192.076 sdram_controller:SDRAM|busy 
    Info (332119):    -2.649            -170.231 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.285              -6.425 TOP:neiroset|nextstep 
    Info (332119):    -0.885             -56.589 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.172               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.691               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.444               0.000 clk50 
    Info (332119):    19.709               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.876 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.776
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.776           -3673.724 clk50 
    Info (332119):    -6.484             -52.018 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.410             -72.171 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -2.959           -1292.861 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.592             -96.306 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.410             -30.818 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.345            -101.392 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.735            -108.950 sdram_controller:SDRAM|busy 
    Info (332119):    -1.161              -5.805 TOP:neiroset|nextstep 
    Info (332119):    -0.688             -23.991 PCLK_cam 
    Info (332119):    35.777               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 clk50 
    Info (332119):     0.146               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.154               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.158               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.173               0.000 PCLK_cam 
    Info (332119):     0.176               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.181               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.182               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.362               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.489              -6.873 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 0.857
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.857               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -109.752 PCLK_cam 
    Info (332119):    -1.000            -631.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -1.000            -124.000 sdram_controller:SDRAM|busy 
    Info (332119):    -1.000            -107.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000             -17.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.398             -15.257 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.267               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.779               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.200               0.000 clk50 
    Info (332119):    19.753               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.734 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4971 megabytes
    Info: Processing ended: Sat Dec 21 11:43:03 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


