{
   guistr: "# # String gsaved with Nlview version 6.3.3  2013-08-16 bk=1.2871 VDI=33 GEI=35
#  -string -flagsOSRD
<<<<<<< HEAD
preplace port DDR -pg 1 -y 680 -defaultsOSRD
preplace port LD0 -pg 1 -y 930 -defaultsOSRD
preplace port LD1 -pg 1 -y 1050 -defaultsOSRD
preplace port LD2 -pg 1 -y 1240 -defaultsOSRD
preplace port LD3 -pg 1 -y 1110 -defaultsOSRD
preplace port LD4 -pg 1 -y 1130 -defaultsOSRD
preplace port LD5 -pg 1 -y 1180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 800 -defaultsOSRD
preplace port LD6 -pg 1 -y 1200 -defaultsOSRD
preplace port LD7 -pg 1 -y 1150 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -y 540 -defaultsOSRD
preplace inst ADC_emul_0 -pg 1 -lvl 2 -y 90 -defaultsOSRD
preplace inst def_stream_0 -pg 1 -lvl 3 -y 140 -defaultsOSRD
preplace inst init_dma_v4_0 -pg 1 -lvl 3 -y 1110 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 350 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -y 690 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 1 -y 460 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 470 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 700 -defaultsOSRD
preplace netloc processing_system7_0_ddr 1 1 5 470 790 NJ 790 NJ 680 NJ 680 NJ
preplace netloc adc_emul_0_link 1 2 1 1080
preplace netloc proc_sys_reset_interconnect_aresetn 1 1 4 440 260 NJ 320 NJ 320 N
preplace netloc init_dma_v4_0_m00_axi 1 1 3 500 960 NJ 960 1740
preplace netloc axi_dma_0_m_axi_s2mm 1 4 1 2230
preplace netloc proc_sys_reset_peripheral_aresetn 1 1 4 490 680 1050 590 1730 440 2250
preplace netloc axi_data_fifo_0_m_axi 1 0 6 20 250 NJ 250 NJ 270 NJ 200 NJ 200 2570
preplace netloc processing_system7_0_axi_periph_m03_axi 1 2 1 1010
preplace netloc axis_data_fifo_0_s_axis_tready 1 1 3 500 190 1000 20 1720
preplace netloc init_dma_v4_0_m00_axi_txn_done 1 3 3 1720 1250 NJ 1250 NJ
preplace netloc processing_system7_0_axi_periph_m01_axi 1 2 2 NJ 500 N
preplace netloc axi_dma_0_s2mm_introut 1 0 6 40 840 NJ 840 1000 970 NJ 970 2240 930 2570
preplace netloc axis_data_fifo_0_m_axis 1 3 1 1750
preplace netloc processing_system7_0_axi_periph_m02_axi 1 2 3 NJ 510 NJ 430 2220
preplace netloc init_dma_v4_0_pl_valid2str 1 2 2 1090 990 1710
preplace netloc def_stream_0_m00_axis_tvalid 1 1 3 490 180 1070 10 1740
preplace netloc processing_system7_0_fclk_reset0_n 1 0 2 40 560 450
preplace netloc processing_system7_0_fixed_io 1 1 5 440 800 NJ 800 NJ 800 NJ 800 NJ
preplace netloc init_dma_v4_0_ps_len_ref 1 2 2 1100 980 1720
preplace netloc processing_system7_0_fclk_clk0 1 0 5 30 570 460 730 1040 600 1740 450 2240
preplace netloc processing_system7_0_axi_periph_m00_axi 1 2 1 1010
preplace netloc def_stream_0_m00_axis2 1 2 2 1110 580 1710
preplace netloc processing_system7_0_m_axi_gp0 1 1 1 480
preplace netloc init_dma_v4_0_m00_axi_error 1 3 3 1740 1240 NJ 1240 NJ
levelinfo -pg 1 0 240 880 1550 2070 2450 2590
=======
preplace port DDR -pg 1 -y 670 -defaultsOSRD
preplace port LD0 -pg 1 -y 920 -defaultsOSRD
preplace port LD1 -pg 1 -y 1040 -defaultsOSRD
preplace port LD2 -pg 1 -y 1230 -defaultsOSRD
preplace port LD3 -pg 1 -y 1100 -defaultsOSRD
preplace port LD4 -pg 1 -y 1120 -defaultsOSRD
preplace port LD5 -pg 1 -y 1170 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 790 -defaultsOSRD
preplace port LD6 -pg 1 -y 1190 -defaultsOSRD
preplace port LD7 -pg 1 -y 1140 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -y 530 -defaultsOSRD
preplace inst ADC_emul_0 -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace inst def_stream_0 -pg 1 -lvl 3 -y 130 -defaultsOSRD
preplace inst init_dma_v4_0 -pg 1 -lvl 3 -y 1100 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 340 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -y 680 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 1 -y 450 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 690 -defaultsOSRD
preplace netloc processing_system7_0_ddr 1 1 5 510 780 NJ 780 NJ 670 NJ 670 NJ
preplace netloc adc_emul_0_link 1 2 1 1120
preplace netloc proc_sys_reset_interconnect_aresetn 1 1 4 480 250 NJ 310 NJ 310 N
preplace netloc init_dma_v4_0_m00_axi 1 1 3 540 950 NJ 950 1790
preplace netloc axi_dma_0_m_axi_s2mm 1 4 1 2280
preplace netloc proc_sys_reset_peripheral_aresetn 1 1 4 530 670 1090 580 1780 430 2300
preplace netloc axi_data_fifo_0_m_axi 1 0 6 20 240 NJ 240 NJ 270 NJ 190 NJ 190 2610
preplace netloc processing_system7_0_axi_periph_m03_axi 1 2 1 1040
preplace netloc axis_data_fifo_0_s_axis_tready 1 1 3 540 180 1070 260 1750
preplace netloc init_dma_v4_0_m00_axi_txn_done 1 3 3 1760 1240 NJ 1240 NJ
preplace netloc processing_system7_0_axi_periph_m01_axi 1 2 2 NJ 490 N
preplace netloc axi_dma_0_s2mm_introut 1 0 6 40 830 NJ 830 1030 960 NJ 960 2290 920 2610
preplace netloc axis_data_fifo_0_m_axis 1 3 1 1800
preplace netloc processing_system7_0_axi_periph_m02_axi 1 2 3 NJ 500 NJ 420 2270
preplace netloc init_dma_v4_0_pl_valid2str 1 2 2 1130 980 1750
preplace netloc def_stream_0_m00_axis_tvalid 1 1 3 530 170 1110 10 1750
preplace netloc processing_system7_0_fclk_reset0_n 1 0 2 40 550 490
preplace netloc processing_system7_0_fixed_io 1 1 5 480 790 NJ 790 NJ 790 NJ 790 NJ
preplace netloc init_dma_v4_0_ps_len_ref 1 2 2 1140 970 1760
preplace netloc processing_system7_0_fclk_clk0 1 0 5 30 560 500 720 1080 590 1790 440 2290
preplace netloc processing_system7_0_axi_periph_m00_axi 1 2 1 1040
preplace netloc def_stream_0_m00_axis2 1 2 2 1150 570 1760
preplace netloc processing_system7_0_m_axi_gp0 1 1 1 520
preplace netloc init_dma_v4_0_m00_axi_error 1 3 3 1790 1230 NJ 1230 NJ
levelinfo -pg 1 0 260 900 1580 2100 2480 2630
>>>>>>> 5f7996098b39188307c60a232371abbd229cf83f
",
}
{
   da_axi4_cnt: "4",
   da_bram_cntlr_cnt: "2",
   da_ps7_cnt: "1",
}