
ExtremePong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c00  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000077c  08007de4  08007de4  00017de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008560  08008560  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  08008560  08008560  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008560  08008560  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008560  08008560  00018560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008564  08008564  00018564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08008568  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  200000a4  0800860c  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  0800860c  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001213e  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003708  00000000  00000000  0003220b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00035918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ee8  00000000  00000000  00036958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e851  00000000  00000000  00037840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000135f5  00000000  00000000  00056091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a420a  00000000  00000000  00069686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010d890  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004890  00000000  00000000  0010d8e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200000a4 	.word	0x200000a4
 8000200:	00000000 	.word	0x00000000
 8000204:	08007dcc 	.word	0x08007dcc

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200000a8 	.word	0x200000a8
 8000220:	08007dcc 	.word	0x08007dcc

08000224 <__aeabi_dmul>:
 8000224:	b570      	push	{r4, r5, r6, lr}
 8000226:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800022a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800022e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000232:	bf1d      	ittte	ne
 8000234:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000238:	ea94 0f0c 	teqne	r4, ip
 800023c:	ea95 0f0c 	teqne	r5, ip
 8000240:	f000 f8de 	bleq	8000400 <__aeabi_dmul+0x1dc>
 8000244:	442c      	add	r4, r5
 8000246:	ea81 0603 	eor.w	r6, r1, r3
 800024a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800024e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000252:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000256:	bf18      	it	ne
 8000258:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800025c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000260:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000264:	d038      	beq.n	80002d8 <__aeabi_dmul+0xb4>
 8000266:	fba0 ce02 	umull	ip, lr, r0, r2
 800026a:	f04f 0500 	mov.w	r5, #0
 800026e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000272:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000276:	fbe0 e503 	umlal	lr, r5, r0, r3
 800027a:	f04f 0600 	mov.w	r6, #0
 800027e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000282:	f09c 0f00 	teq	ip, #0
 8000286:	bf18      	it	ne
 8000288:	f04e 0e01 	orrne.w	lr, lr, #1
 800028c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000290:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000294:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000298:	d204      	bcs.n	80002a4 <__aeabi_dmul+0x80>
 800029a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800029e:	416d      	adcs	r5, r5
 80002a0:	eb46 0606 	adc.w	r6, r6, r6
 80002a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002bc:	bf88      	it	hi
 80002be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002c2:	d81e      	bhi.n	8000302 <__aeabi_dmul+0xde>
 80002c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002c8:	bf08      	it	eq
 80002ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002ce:	f150 0000 	adcs.w	r0, r0, #0
 80002d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002d6:	bd70      	pop	{r4, r5, r6, pc}
 80002d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002dc:	ea46 0101 	orr.w	r1, r6, r1
 80002e0:	ea40 0002 	orr.w	r0, r0, r2
 80002e4:	ea81 0103 	eor.w	r1, r1, r3
 80002e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002ec:	bfc2      	ittt	gt
 80002ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002f6:	bd70      	popgt	{r4, r5, r6, pc}
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002fc:	f04f 0e00 	mov.w	lr, #0
 8000300:	3c01      	subs	r4, #1
 8000302:	f300 80ab 	bgt.w	800045c <__aeabi_dmul+0x238>
 8000306:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800030a:	bfde      	ittt	le
 800030c:	2000      	movle	r0, #0
 800030e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000312:	bd70      	pople	{r4, r5, r6, pc}
 8000314:	f1c4 0400 	rsb	r4, r4, #0
 8000318:	3c20      	subs	r4, #32
 800031a:	da35      	bge.n	8000388 <__aeabi_dmul+0x164>
 800031c:	340c      	adds	r4, #12
 800031e:	dc1b      	bgt.n	8000358 <__aeabi_dmul+0x134>
 8000320:	f104 0414 	add.w	r4, r4, #20
 8000324:	f1c4 0520 	rsb	r5, r4, #32
 8000328:	fa00 f305 	lsl.w	r3, r0, r5
 800032c:	fa20 f004 	lsr.w	r0, r0, r4
 8000330:	fa01 f205 	lsl.w	r2, r1, r5
 8000334:	ea40 0002 	orr.w	r0, r0, r2
 8000338:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800033c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000340:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000344:	fa21 f604 	lsr.w	r6, r1, r4
 8000348:	eb42 0106 	adc.w	r1, r2, r6
 800034c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000350:	bf08      	it	eq
 8000352:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000356:	bd70      	pop	{r4, r5, r6, pc}
 8000358:	f1c4 040c 	rsb	r4, r4, #12
 800035c:	f1c4 0520 	rsb	r5, r4, #32
 8000360:	fa00 f304 	lsl.w	r3, r0, r4
 8000364:	fa20 f005 	lsr.w	r0, r0, r5
 8000368:	fa01 f204 	lsl.w	r2, r1, r4
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000374:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000378:	f141 0100 	adc.w	r1, r1, #0
 800037c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000380:	bf08      	it	eq
 8000382:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000386:	bd70      	pop	{r4, r5, r6, pc}
 8000388:	f1c4 0520 	rsb	r5, r4, #32
 800038c:	fa00 f205 	lsl.w	r2, r0, r5
 8000390:	ea4e 0e02 	orr.w	lr, lr, r2
 8000394:	fa20 f304 	lsr.w	r3, r0, r4
 8000398:	fa01 f205 	lsl.w	r2, r1, r5
 800039c:	ea43 0302 	orr.w	r3, r3, r2
 80003a0:	fa21 f004 	lsr.w	r0, r1, r4
 80003a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	fa21 f204 	lsr.w	r2, r1, r4
 80003ac:	ea20 0002 	bic.w	r0, r0, r2
 80003b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003b8:	bf08      	it	eq
 80003ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003be:	bd70      	pop	{r4, r5, r6, pc}
 80003c0:	f094 0f00 	teq	r4, #0
 80003c4:	d10f      	bne.n	80003e6 <__aeabi_dmul+0x1c2>
 80003c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003ca:	0040      	lsls	r0, r0, #1
 80003cc:	eb41 0101 	adc.w	r1, r1, r1
 80003d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003d4:	bf08      	it	eq
 80003d6:	3c01      	subeq	r4, #1
 80003d8:	d0f7      	beq.n	80003ca <__aeabi_dmul+0x1a6>
 80003da:	ea41 0106 	orr.w	r1, r1, r6
 80003de:	f095 0f00 	teq	r5, #0
 80003e2:	bf18      	it	ne
 80003e4:	4770      	bxne	lr
 80003e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ea:	0052      	lsls	r2, r2, #1
 80003ec:	eb43 0303 	adc.w	r3, r3, r3
 80003f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003f4:	bf08      	it	eq
 80003f6:	3d01      	subeq	r5, #1
 80003f8:	d0f7      	beq.n	80003ea <__aeabi_dmul+0x1c6>
 80003fa:	ea43 0306 	orr.w	r3, r3, r6
 80003fe:	4770      	bx	lr
 8000400:	ea94 0f0c 	teq	r4, ip
 8000404:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000408:	bf18      	it	ne
 800040a:	ea95 0f0c 	teqne	r5, ip
 800040e:	d00c      	beq.n	800042a <__aeabi_dmul+0x206>
 8000410:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000414:	bf18      	it	ne
 8000416:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041a:	d1d1      	bne.n	80003c0 <__aeabi_dmul+0x19c>
 800041c:	ea81 0103 	eor.w	r1, r1, r3
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd70      	pop	{r4, r5, r6, pc}
 800042a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800042e:	bf06      	itte	eq
 8000430:	4610      	moveq	r0, r2
 8000432:	4619      	moveq	r1, r3
 8000434:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000438:	d019      	beq.n	800046e <__aeabi_dmul+0x24a>
 800043a:	ea94 0f0c 	teq	r4, ip
 800043e:	d102      	bne.n	8000446 <__aeabi_dmul+0x222>
 8000440:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000444:	d113      	bne.n	800046e <__aeabi_dmul+0x24a>
 8000446:	ea95 0f0c 	teq	r5, ip
 800044a:	d105      	bne.n	8000458 <__aeabi_dmul+0x234>
 800044c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000450:	bf1c      	itt	ne
 8000452:	4610      	movne	r0, r2
 8000454:	4619      	movne	r1, r3
 8000456:	d10a      	bne.n	800046e <__aeabi_dmul+0x24a>
 8000458:	ea81 0103 	eor.w	r1, r1, r3
 800045c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000460:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000464:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000468:	f04f 0000 	mov.w	r0, #0
 800046c:	bd70      	pop	{r4, r5, r6, pc}
 800046e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000472:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000476:	bd70      	pop	{r4, r5, r6, pc}

08000478 <__aeabi_drsub>:
 8000478:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e002      	b.n	8000484 <__adddf3>
 800047e:	bf00      	nop

08000480 <__aeabi_dsub>:
 8000480:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000484 <__adddf3>:
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800048a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	bf1f      	itttt	ne
 800049a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800049e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004aa:	f000 80e2 	beq.w	8000672 <__adddf3+0x1ee>
 80004ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004b6:	bfb8      	it	lt
 80004b8:	426d      	neglt	r5, r5
 80004ba:	dd0c      	ble.n	80004d6 <__adddf3+0x52>
 80004bc:	442c      	add	r4, r5
 80004be:	ea80 0202 	eor.w	r2, r0, r2
 80004c2:	ea81 0303 	eor.w	r3, r1, r3
 80004c6:	ea82 0000 	eor.w	r0, r2, r0
 80004ca:	ea83 0101 	eor.w	r1, r3, r1
 80004ce:	ea80 0202 	eor.w	r2, r0, r2
 80004d2:	ea81 0303 	eor.w	r3, r1, r3
 80004d6:	2d36      	cmp	r5, #54	; 0x36
 80004d8:	bf88      	it	hi
 80004da:	bd30      	pophi	{r4, r5, pc}
 80004dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004ec:	d002      	beq.n	80004f4 <__adddf3+0x70>
 80004ee:	4240      	negs	r0, r0
 80004f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000500:	d002      	beq.n	8000508 <__adddf3+0x84>
 8000502:	4252      	negs	r2, r2
 8000504:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000508:	ea94 0f05 	teq	r4, r5
 800050c:	f000 80a7 	beq.w	800065e <__adddf3+0x1da>
 8000510:	f1a4 0401 	sub.w	r4, r4, #1
 8000514:	f1d5 0e20 	rsbs	lr, r5, #32
 8000518:	db0d      	blt.n	8000536 <__adddf3+0xb2>
 800051a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800051e:	fa22 f205 	lsr.w	r2, r2, r5
 8000522:	1880      	adds	r0, r0, r2
 8000524:	f141 0100 	adc.w	r1, r1, #0
 8000528:	fa03 f20e 	lsl.w	r2, r3, lr
 800052c:	1880      	adds	r0, r0, r2
 800052e:	fa43 f305 	asr.w	r3, r3, r5
 8000532:	4159      	adcs	r1, r3
 8000534:	e00e      	b.n	8000554 <__adddf3+0xd0>
 8000536:	f1a5 0520 	sub.w	r5, r5, #32
 800053a:	f10e 0e20 	add.w	lr, lr, #32
 800053e:	2a01      	cmp	r2, #1
 8000540:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000544:	bf28      	it	cs
 8000546:	f04c 0c02 	orrcs.w	ip, ip, #2
 800054a:	fa43 f305 	asr.w	r3, r3, r5
 800054e:	18c0      	adds	r0, r0, r3
 8000550:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000554:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000558:	d507      	bpl.n	800056a <__adddf3+0xe6>
 800055a:	f04f 0e00 	mov.w	lr, #0
 800055e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000562:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000566:	eb6e 0101 	sbc.w	r1, lr, r1
 800056a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800056e:	d31b      	bcc.n	80005a8 <__adddf3+0x124>
 8000570:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000574:	d30c      	bcc.n	8000590 <__adddf3+0x10c>
 8000576:	0849      	lsrs	r1, r1, #1
 8000578:	ea5f 0030 	movs.w	r0, r0, rrx
 800057c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000580:	f104 0401 	add.w	r4, r4, #1
 8000584:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000588:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800058c:	f080 809a 	bcs.w	80006c4 <__adddf3+0x240>
 8000590:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	ea41 0105 	orr.w	r1, r1, r5
 80005a6:	bd30      	pop	{r4, r5, pc}
 80005a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005ac:	4140      	adcs	r0, r0
 80005ae:	eb41 0101 	adc.w	r1, r1, r1
 80005b2:	3c01      	subs	r4, #1
 80005b4:	bf28      	it	cs
 80005b6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ba:	d2e9      	bcs.n	8000590 <__adddf3+0x10c>
 80005bc:	f091 0f00 	teq	r1, #0
 80005c0:	bf04      	itt	eq
 80005c2:	4601      	moveq	r1, r0
 80005c4:	2000      	moveq	r0, #0
 80005c6:	fab1 f381 	clz	r3, r1
 80005ca:	bf08      	it	eq
 80005cc:	3320      	addeq	r3, #32
 80005ce:	f1a3 030b 	sub.w	r3, r3, #11
 80005d2:	f1b3 0220 	subs.w	r2, r3, #32
 80005d6:	da0c      	bge.n	80005f2 <__adddf3+0x16e>
 80005d8:	320c      	adds	r2, #12
 80005da:	dd08      	ble.n	80005ee <__adddf3+0x16a>
 80005dc:	f102 0c14 	add.w	ip, r2, #20
 80005e0:	f1c2 020c 	rsb	r2, r2, #12
 80005e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005e8:	fa21 f102 	lsr.w	r1, r1, r2
 80005ec:	e00c      	b.n	8000608 <__adddf3+0x184>
 80005ee:	f102 0214 	add.w	r2, r2, #20
 80005f2:	bfd8      	it	le
 80005f4:	f1c2 0c20 	rsble	ip, r2, #32
 80005f8:	fa01 f102 	lsl.w	r1, r1, r2
 80005fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000600:	bfdc      	itt	le
 8000602:	ea41 010c 	orrle.w	r1, r1, ip
 8000606:	4090      	lslle	r0, r2
 8000608:	1ae4      	subs	r4, r4, r3
 800060a:	bfa2      	ittt	ge
 800060c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000610:	4329      	orrge	r1, r5
 8000612:	bd30      	popge	{r4, r5, pc}
 8000614:	ea6f 0404 	mvn.w	r4, r4
 8000618:	3c1f      	subs	r4, #31
 800061a:	da1c      	bge.n	8000656 <__adddf3+0x1d2>
 800061c:	340c      	adds	r4, #12
 800061e:	dc0e      	bgt.n	800063e <__adddf3+0x1ba>
 8000620:	f104 0414 	add.w	r4, r4, #20
 8000624:	f1c4 0220 	rsb	r2, r4, #32
 8000628:	fa20 f004 	lsr.w	r0, r0, r4
 800062c:	fa01 f302 	lsl.w	r3, r1, r2
 8000630:	ea40 0003 	orr.w	r0, r0, r3
 8000634:	fa21 f304 	lsr.w	r3, r1, r4
 8000638:	ea45 0103 	orr.w	r1, r5, r3
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	f1c4 040c 	rsb	r4, r4, #12
 8000642:	f1c4 0220 	rsb	r2, r4, #32
 8000646:	fa20 f002 	lsr.w	r0, r0, r2
 800064a:	fa01 f304 	lsl.w	r3, r1, r4
 800064e:	ea40 0003 	orr.w	r0, r0, r3
 8000652:	4629      	mov	r1, r5
 8000654:	bd30      	pop	{r4, r5, pc}
 8000656:	fa21 f004 	lsr.w	r0, r1, r4
 800065a:	4629      	mov	r1, r5
 800065c:	bd30      	pop	{r4, r5, pc}
 800065e:	f094 0f00 	teq	r4, #0
 8000662:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000666:	bf06      	itte	eq
 8000668:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800066c:	3401      	addeq	r4, #1
 800066e:	3d01      	subne	r5, #1
 8000670:	e74e      	b.n	8000510 <__adddf3+0x8c>
 8000672:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000676:	bf18      	it	ne
 8000678:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800067c:	d029      	beq.n	80006d2 <__adddf3+0x24e>
 800067e:	ea94 0f05 	teq	r4, r5
 8000682:	bf08      	it	eq
 8000684:	ea90 0f02 	teqeq	r0, r2
 8000688:	d005      	beq.n	8000696 <__adddf3+0x212>
 800068a:	ea54 0c00 	orrs.w	ip, r4, r0
 800068e:	bf04      	itt	eq
 8000690:	4619      	moveq	r1, r3
 8000692:	4610      	moveq	r0, r2
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	ea91 0f03 	teq	r1, r3
 800069a:	bf1e      	ittt	ne
 800069c:	2100      	movne	r1, #0
 800069e:	2000      	movne	r0, #0
 80006a0:	bd30      	popne	{r4, r5, pc}
 80006a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006a6:	d105      	bne.n	80006b4 <__adddf3+0x230>
 80006a8:	0040      	lsls	r0, r0, #1
 80006aa:	4149      	adcs	r1, r1
 80006ac:	bf28      	it	cs
 80006ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006b2:	bd30      	pop	{r4, r5, pc}
 80006b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006b8:	bf3c      	itt	cc
 80006ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006be:	bd30      	popcc	{r4, r5, pc}
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006cc:	f04f 0000 	mov.w	r0, #0
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d6:	bf1a      	itte	ne
 80006d8:	4619      	movne	r1, r3
 80006da:	4610      	movne	r0, r2
 80006dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006e0:	bf1c      	itt	ne
 80006e2:	460b      	movne	r3, r1
 80006e4:	4602      	movne	r2, r0
 80006e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ea:	bf06      	itte	eq
 80006ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006f0:	ea91 0f03 	teqeq	r1, r3
 80006f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	bf00      	nop

080006fc <__aeabi_ui2d>:
 80006fc:	f090 0f00 	teq	r0, #0
 8000700:	bf04      	itt	eq
 8000702:	2100      	moveq	r1, #0
 8000704:	4770      	bxeq	lr
 8000706:	b530      	push	{r4, r5, lr}
 8000708:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800070c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000710:	f04f 0500 	mov.w	r5, #0
 8000714:	f04f 0100 	mov.w	r1, #0
 8000718:	e750      	b.n	80005bc <__adddf3+0x138>
 800071a:	bf00      	nop

0800071c <__aeabi_i2d>:
 800071c:	f090 0f00 	teq	r0, #0
 8000720:	bf04      	itt	eq
 8000722:	2100      	moveq	r1, #0
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800072c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000730:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000734:	bf48      	it	mi
 8000736:	4240      	negmi	r0, r0
 8000738:	f04f 0100 	mov.w	r1, #0
 800073c:	e73e      	b.n	80005bc <__adddf3+0x138>
 800073e:	bf00      	nop

08000740 <__aeabi_f2d>:
 8000740:	0042      	lsls	r2, r0, #1
 8000742:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000746:	ea4f 0131 	mov.w	r1, r1, rrx
 800074a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800074e:	bf1f      	itttt	ne
 8000750:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000754:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000758:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800075c:	4770      	bxne	lr
 800075e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000762:	bf08      	it	eq
 8000764:	4770      	bxeq	lr
 8000766:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800076a:	bf04      	itt	eq
 800076c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000778:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800077c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000780:	e71c      	b.n	80005bc <__adddf3+0x138>
 8000782:	bf00      	nop

08000784 <__aeabi_ul2d>:
 8000784:	ea50 0201 	orrs.w	r2, r0, r1
 8000788:	bf08      	it	eq
 800078a:	4770      	bxeq	lr
 800078c:	b530      	push	{r4, r5, lr}
 800078e:	f04f 0500 	mov.w	r5, #0
 8000792:	e00a      	b.n	80007aa <__aeabi_l2d+0x16>

08000794 <__aeabi_l2d>:
 8000794:	ea50 0201 	orrs.w	r2, r0, r1
 8000798:	bf08      	it	eq
 800079a:	4770      	bxeq	lr
 800079c:	b530      	push	{r4, r5, lr}
 800079e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007a2:	d502      	bpl.n	80007aa <__aeabi_l2d+0x16>
 80007a4:	4240      	negs	r0, r0
 80007a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007b6:	f43f aed8 	beq.w	800056a <__adddf3+0xe6>
 80007ba:	f04f 0203 	mov.w	r2, #3
 80007be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c2:	bf18      	it	ne
 80007c4:	3203      	addne	r2, #3
 80007c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ca:	bf18      	it	ne
 80007cc:	3203      	addne	r2, #3
 80007ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80007da:	fa20 f002 	lsr.w	r0, r0, r2
 80007de:	fa01 fe03 	lsl.w	lr, r1, r3
 80007e2:	ea40 000e 	orr.w	r0, r0, lr
 80007e6:	fa21 f102 	lsr.w	r1, r1, r2
 80007ea:	4414      	add	r4, r2
 80007ec:	e6bd      	b.n	800056a <__adddf3+0xe6>
 80007ee:	bf00      	nop

080007f0 <__gedf2>:
 80007f0:	f04f 3cff 	mov.w	ip, #4294967295
 80007f4:	e006      	b.n	8000804 <__cmpdf2+0x4>
 80007f6:	bf00      	nop

080007f8 <__ledf2>:
 80007f8:	f04f 0c01 	mov.w	ip, #1
 80007fc:	e002      	b.n	8000804 <__cmpdf2+0x4>
 80007fe:	bf00      	nop

08000800 <__cmpdf2>:
 8000800:	f04f 0c01 	mov.w	ip, #1
 8000804:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000808:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000814:	bf18      	it	ne
 8000816:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800081a:	d01b      	beq.n	8000854 <__cmpdf2+0x54>
 800081c:	b001      	add	sp, #4
 800081e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000822:	bf0c      	ite	eq
 8000824:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000828:	ea91 0f03 	teqne	r1, r3
 800082c:	bf02      	ittt	eq
 800082e:	ea90 0f02 	teqeq	r0, r2
 8000832:	2000      	moveq	r0, #0
 8000834:	4770      	bxeq	lr
 8000836:	f110 0f00 	cmn.w	r0, #0
 800083a:	ea91 0f03 	teq	r1, r3
 800083e:	bf58      	it	pl
 8000840:	4299      	cmppl	r1, r3
 8000842:	bf08      	it	eq
 8000844:	4290      	cmpeq	r0, r2
 8000846:	bf2c      	ite	cs
 8000848:	17d8      	asrcs	r0, r3, #31
 800084a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800084e:	f040 0001 	orr.w	r0, r0, #1
 8000852:	4770      	bx	lr
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	d102      	bne.n	8000864 <__cmpdf2+0x64>
 800085e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000862:	d107      	bne.n	8000874 <__cmpdf2+0x74>
 8000864:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000868:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800086c:	d1d6      	bne.n	800081c <__cmpdf2+0x1c>
 800086e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000872:	d0d3      	beq.n	800081c <__cmpdf2+0x1c>
 8000874:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop

0800087c <__aeabi_cdrcmple>:
 800087c:	4684      	mov	ip, r0
 800087e:	4610      	mov	r0, r2
 8000880:	4662      	mov	r2, ip
 8000882:	468c      	mov	ip, r1
 8000884:	4619      	mov	r1, r3
 8000886:	4663      	mov	r3, ip
 8000888:	e000      	b.n	800088c <__aeabi_cdcmpeq>
 800088a:	bf00      	nop

0800088c <__aeabi_cdcmpeq>:
 800088c:	b501      	push	{r0, lr}
 800088e:	f7ff ffb7 	bl	8000800 <__cmpdf2>
 8000892:	2800      	cmp	r0, #0
 8000894:	bf48      	it	mi
 8000896:	f110 0f00 	cmnmi.w	r0, #0
 800089a:	bd01      	pop	{r0, pc}

0800089c <__aeabi_dcmpeq>:
 800089c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a0:	f7ff fff4 	bl	800088c <__aeabi_cdcmpeq>
 80008a4:	bf0c      	ite	eq
 80008a6:	2001      	moveq	r0, #1
 80008a8:	2000      	movne	r0, #0
 80008aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ae:	bf00      	nop

080008b0 <__aeabi_dcmplt>:
 80008b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008b4:	f7ff ffea 	bl	800088c <__aeabi_cdcmpeq>
 80008b8:	bf34      	ite	cc
 80008ba:	2001      	movcc	r0, #1
 80008bc:	2000      	movcs	r0, #0
 80008be:	f85d fb08 	ldr.w	pc, [sp], #8
 80008c2:	bf00      	nop

080008c4 <__aeabi_dcmple>:
 80008c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008c8:	f7ff ffe0 	bl	800088c <__aeabi_cdcmpeq>
 80008cc:	bf94      	ite	ls
 80008ce:	2001      	movls	r0, #1
 80008d0:	2000      	movhi	r0, #0
 80008d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008d6:	bf00      	nop

080008d8 <__aeabi_dcmpge>:
 80008d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008dc:	f7ff ffce 	bl	800087c <__aeabi_cdrcmple>
 80008e0:	bf94      	ite	ls
 80008e2:	2001      	movls	r0, #1
 80008e4:	2000      	movhi	r0, #0
 80008e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ea:	bf00      	nop

080008ec <__aeabi_dcmpgt>:
 80008ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008f0:	f7ff ffc4 	bl	800087c <__aeabi_cdrcmple>
 80008f4:	bf34      	ite	cc
 80008f6:	2001      	movcc	r0, #1
 80008f8:	2000      	movcs	r0, #0
 80008fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fe:	bf00      	nop

08000900 <__aeabi_d2uiz>:
 8000900:	004a      	lsls	r2, r1, #1
 8000902:	d211      	bcs.n	8000928 <__aeabi_d2uiz+0x28>
 8000904:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000908:	d211      	bcs.n	800092e <__aeabi_d2uiz+0x2e>
 800090a:	d50d      	bpl.n	8000928 <__aeabi_d2uiz+0x28>
 800090c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000910:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000914:	d40e      	bmi.n	8000934 <__aeabi_d2uiz+0x34>
 8000916:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800091a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000922:	fa23 f002 	lsr.w	r0, r3, r2
 8000926:	4770      	bx	lr
 8000928:	f04f 0000 	mov.w	r0, #0
 800092c:	4770      	bx	lr
 800092e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000932:	d102      	bne.n	800093a <__aeabi_d2uiz+0x3a>
 8000934:	f04f 30ff 	mov.w	r0, #4294967295
 8000938:	4770      	bx	lr
 800093a:	f04f 0000 	mov.w	r0, #0
 800093e:	4770      	bx	lr

08000940 <_ZN4BallC1Ev>:
#include <Ball.h>
#include "lcd.h"
Ball::Ball() {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	4a05      	ldr	r2, [pc, #20]	; (8000960 <_ZN4BallC1Ev+0x20>)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	601a      	str	r2, [r3, #0]
	reset();
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f000 f808 	bl	8000964 <_ZN4Ball5resetEv>
}
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4618      	mov	r0, r3
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	08007ea4 	.word	0x08007ea4

08000964 <_ZN4Ball5resetEv>:
void Ball::reset() {
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	x = (LCD_DispWindow_COLUMN / 2)-ballWidith;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2273      	movs	r2, #115	; 0x73
 8000970:	605a      	str	r2, [r3, #4]
	y = (LCD_DispWindow_PAGE / 2)-ballWidith;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	229b      	movs	r2, #155	; 0x9b
 8000976:	609a      	str	r2, [r3, #8]
	dx = 0;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
	dy = 1;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2201      	movs	r2, #1
 8000982:	611a      	str	r2, [r3, #16]
}
 8000984:	bf00      	nop
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	bc80      	pop	{r7}
 800098c:	4770      	bx	lr
	...

08000990 <_ZN4BallD1Ev>:
Ball::~Ball() {}
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	4a04      	ldr	r2, [pc, #16]	; (80009ac <_ZN4BallD1Ev+0x1c>)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4618      	mov	r0, r3
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bc80      	pop	{r7}
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	08007ea4 	.word	0x08007ea4

080009b0 <_ZN4BallD0Ev>:
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f7ff ffe9 	bl	8000990 <_ZN4BallD1Ev>
 80009be:	2114      	movs	r1, #20
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f006 fd4b 	bl	800745c <_ZdlPvj>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4618      	mov	r0, r3
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <_ZN4GameC1Ev>:
#include <stdlib.h>
#include <stdio.h>

static void MX_TIM4_Init(int pulse);
static void MX_TIM2_Init(int pulse);
Game::Game() {
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	4a10      	ldr	r2, [pc, #64]	; (8000a1c <_ZN4GameC1Ev+0x4c>)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	601a      	str	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	f103 0408 	add.w	r4, r3, #8
 80009e4:	2100      	movs	r1, #0
 80009e6:	4620      	mov	r0, r4
 80009e8:	f001 fa8c 	bl	8001f04 <_ZN6PlayerC1Ei>
 80009ec:	f104 0320 	add.w	r3, r4, #32
 80009f0:	2101      	movs	r1, #1
 80009f2:	4618      	mov	r0, r3
 80009f4:	f001 fa86 	bl	8001f04 <_ZN6PlayerC1Ei>
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3348      	adds	r3, #72	; 0x48
 80009fc:	4618      	mov	r0, r3
 80009fe:	f000 ff2f 	bl	8001860 <_ZN4MenuC1Ev>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3360      	adds	r3, #96	; 0x60
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff9a 	bl	8000940 <_ZN4BallC1Ev>
	start = false;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	711a      	strb	r2, [r3, #4]
}
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4618      	mov	r0, r3
 8000a16:	370c      	adds	r7, #12
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd90      	pop	{r4, r7, pc}
 8000a1c:	08007eb4 	.word	0x08007eb4

08000a20 <_ZN4Game8setStartEb>:
void Game::setStart(bool start) {
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	70fb      	strb	r3, [r7, #3]
	this->start = start;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	78fa      	ldrb	r2, [r7, #3]
 8000a30:	711a      	strb	r2, [r3, #4]
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bc80      	pop	{r7}
 8000a3a:	4770      	bx	lr

08000a3c <_ZN4Game8getStartEv>:
bool Game::getStart() {
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	return start;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	791b      	ldrb	r3, [r3, #4]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bc80      	pop	{r7}
 8000a50:	4770      	bx	lr

08000a52 <_ZN4Game4quitEv>:
void Game::quit() {
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
	start = false;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	711a      	strb	r2, [r3, #4]
	player[Player::player1].score.setPoint(0);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	331c      	adds	r3, #28
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f001 ff16 	bl	8002898 <_ZN5Score8setPointEi>
	player[Player::player2].score.setPoint(0);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	333c      	adds	r3, #60	; 0x3c
 8000a70:	2100      	movs	r1, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f001 ff10 	bl	8002898 <_ZN5Score8setPointEi>
	player[Player::player1].score.turnOffDisplay();
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	331c      	adds	r3, #28
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f001 ff1b 	bl	80028b8 <_ZN5Score14turnOffDisplayEv>
	player[Player::player2].score.turnOffDisplay();
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	333c      	adds	r3, #60	; 0x3c
 8000a86:	4618      	mov	r0, r3
 8000a88:	f001 ff16 	bl	80028b8 <_ZN5Score14turnOffDisplayEv>
	player[Player::player1].resetX();
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3308      	adds	r3, #8
 8000a90:	4618      	mov	r0, r3
 8000a92:	f001 fa5d 	bl	8001f50 <_ZN6Player6resetXEv>
	player[Player::player2].resetX();
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	3328      	adds	r3, #40	; 0x28
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f001 fa58 	bl	8001f50 <_ZN6Player6resetXEv>
	ball.reset();
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3360      	adds	r3, #96	; 0x60
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff5d 	bl	8000964 <_ZN4Ball5resetEv>
	menu.setCurrentMenu(Menu::homeScreen);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	3348      	adds	r3, #72	; 0x48
 8000aae:	2100      	movs	r1, #0
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f001 f8c5 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <_ZN4Game7restartEv>:
void Game::restart() {
 8000abe:	b590      	push	{r4, r7, lr}
 8000ac0:	b083      	sub	sp, #12
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
	start = false;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	711a      	strb	r2, [r3, #4]
	player[Player::player1].resetX();
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3308      	adds	r3, #8
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f001 fa3d 	bl	8001f50 <_ZN6Player6resetXEv>
	player[Player::player2].resetX();
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	3328      	adds	r3, #40	; 0x28
 8000ada:	4618      	mov	r0, r3
 8000adc:	f001 fa38 	bl	8001f50 <_ZN6Player6resetXEv>
	ball.reset();
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	3360      	adds	r3, #96	; 0x60
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff3d 	bl	8000964 <_ZN4Ball5resetEv>
	menu.setCurrentMenu(menu.getCurrentMenu());
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3348      	adds	r3, #72	; 0x48
 8000af4:	4618      	mov	r0, r3
 8000af6:	f000 fec9 	bl	800188c <_ZN4Menu14getCurrentMenuEv>
 8000afa:	4603      	mov	r3, r0
 8000afc:	4619      	mov	r1, r3
 8000afe:	4620      	mov	r0, r4
 8000b00:	f001 f89e 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
}
 8000b04:	bf00      	nop
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd90      	pop	{r4, r7, pc}

08000b0c <_ZN4Game9knockbackEi>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;
void Game::knockback(int playerNumber) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
	int pulse = minPulse, delay = startingDelay; // TODO change pulse
 8000b16:	f243 23c8 	movw	r3, #13000	; 0x32c8
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	23c8      	movs	r3, #200	; 0xc8
 8000b1e:	60bb      	str	r3, [r7, #8]

	if(pulse + pulseRate* abs(ball.dy) >= maxPulse){
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	bfb8      	it	lt
 8000b28:	425b      	neglt	r3, r3
 8000b2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b2e:	fb03 f202 	mul.w	r2, r3, r2
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	4413      	add	r3, r2
 8000b36:	f645 12d7 	movw	r2, #22999	; 0x59d7
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	dd08      	ble.n	8000b50 <_ZN4Game9knockbackEi+0x44>
		MX_TIM4_Init(maxPulse);
 8000b3e:	f645 10d8 	movw	r0, #23000	; 0x59d8
 8000b42:	f000 fd91 	bl	8001668 <_ZL12MX_TIM4_Initi>
		MX_TIM2_Init(maxPulse);
 8000b46:	f645 10d8 	movw	r0, #23000	; 0x59d8
 8000b4a:	f000 fe1f 	bl	800178c <_ZL12MX_TIM2_Initi>
 8000b4e:	e01b      	b.n	8000b88 <_ZN4Game9knockbackEi+0x7c>
	}else{
		MX_TIM4_Init(pulse + pulseRate*abs(ball.dy));
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	bfb8      	it	lt
 8000b58:	425b      	neglt	r3, r3
 8000b5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b5e:	fb03 f202 	mul.w	r2, r3, r2
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	4413      	add	r3, r2
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 fd7e 	bl	8001668 <_ZL12MX_TIM4_Initi>
		MX_TIM2_Init(pulse + pulseRate*abs(ball.dy));
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	bfb8      	it	lt
 8000b74:	425b      	neglt	r3, r3
 8000b76:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b7a:	fb03 f202 	mul.w	r2, r3, r2
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	4413      	add	r3, r2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f000 fe02 	bl	800178c <_ZL12MX_TIM2_Initi>
	}
	if (playerNumber == Player::player1) {
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d123      	bne.n	8000bd6 <_ZN4Game9knockbackEi+0xca>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); //PB6
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4824      	ldr	r0, [pc, #144]	; (8000c24 <_ZN4Game9knockbackEi+0x118>)
 8000b92:	f005 fd8d 	bl	80066b0 <HAL_TIM_PWM_Start>
		if (startingDelay * abs(ball.dy) >= maximumDelay) {
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	22c8      	movs	r2, #200	; 0xc8
 8000ba2:	fb02 f303 	mul.w	r3, r2, r3
 8000ba6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000baa:	db04      	blt.n	8000bb6 <_ZN4Game9knockbackEi+0xaa>
			HAL_Delay(maximumDelay);
 8000bac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000bb0:	f003 ff04 	bl	80049bc <HAL_Delay>
 8000bb4:	e00a      	b.n	8000bcc <_ZN4Game9knockbackEi+0xc0>
		} else {
			HAL_Delay(delay * abs(ball.dy));
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	bfb8      	it	lt
 8000bbe:	425b      	neglt	r3, r3
 8000bc0:	68ba      	ldr	r2, [r7, #8]
 8000bc2:	fb02 f303 	mul.w	r3, r2, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f003 fef8 	bl	80049bc <HAL_Delay>
		}
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1); // no idea if this will work, might need to do pulse stuff
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4815      	ldr	r0, [pc, #84]	; (8000c24 <_ZN4Game9knockbackEi+0x118>)
 8000bd0:	f005 fe28 	bl	8006824 <HAL_TIM_PWM_Stop>
			HAL_Delay(delay * abs(ball.dy));
		}
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
	}

}
 8000bd4:	e022      	b.n	8000c1c <_ZN4Game9knockbackEi+0x110>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4); //PA3
 8000bd6:	210c      	movs	r1, #12
 8000bd8:	4813      	ldr	r0, [pc, #76]	; (8000c28 <_ZN4Game9knockbackEi+0x11c>)
 8000bda:	f005 fd69 	bl	80066b0 <HAL_TIM_PWM_Start>
		if (startingDelay * abs(ball.dy) >= maximumDelay) {
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	bfb8      	it	lt
 8000be6:	425b      	neglt	r3, r3
 8000be8:	22c8      	movs	r2, #200	; 0xc8
 8000bea:	fb02 f303 	mul.w	r3, r2, r3
 8000bee:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000bf2:	db04      	blt.n	8000bfe <_ZN4Game9knockbackEi+0xf2>
			HAL_Delay(maximumDelay);
 8000bf4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000bf8:	f003 fee0 	bl	80049bc <HAL_Delay>
 8000bfc:	e00a      	b.n	8000c14 <_ZN4Game9knockbackEi+0x108>
			HAL_Delay(delay * abs(ball.dy));
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	bfb8      	it	lt
 8000c06:	425b      	neglt	r3, r3
 8000c08:	68ba      	ldr	r2, [r7, #8]
 8000c0a:	fb02 f303 	mul.w	r3, r2, r3
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f003 fed4 	bl	80049bc <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8000c14:	210c      	movs	r1, #12
 8000c16:	4804      	ldr	r0, [pc, #16]	; (8000c28 <_ZN4Game9knockbackEi+0x11c>)
 8000c18:	f005 fe04 	bl	8006824 <HAL_TIM_PWM_Stop>
}
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000108 	.word	0x20000108
 8000c28:	200000c0 	.word	0x200000c0

08000c2c <_ZN4Game14checkCollisionEi>:

bool Game::checkCollision(int playerNumber) {
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
	if (playerNumber == Player::player1) {
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d106      	bne.n	8000c4a <_ZN4Game14checkCollisionEi+0x1e>
		if (ball.y + ballWidith < player1YAxis) {
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000c40:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 8000c44:	dc01      	bgt.n	8000c4a <_ZN4Game14checkCollisionEi+0x1e>
			return false;
 8000c46:	2300      	movs	r3, #0
 8000c48:	e02b      	b.n	8000ca2 <_ZN4Game14checkCollisionEi+0x76>
		}
	}
	if (playerNumber == Player::player2) {
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d105      	bne.n	8000c5c <_ZN4Game14checkCollisionEi+0x30>
		if (ball.y > player2YAxis) {
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000c54:	2b14      	cmp	r3, #20
 8000c56:	dd01      	ble.n	8000c5c <_ZN4Game14checkCollisionEi+0x30>
			return false;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	e022      	b.n	8000ca2 <_ZN4Game14checkCollisionEi+0x76>
		}
	}
	if ((ball.x >= player[playerNumber].getX())
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	015b      	lsls	r3, r3, #5
 8000c64:	3308      	adds	r3, #8
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f001 f989 	bl	8001f82 <_ZN6Player4getXEv>
 8000c70:	4603      	mov	r3, r0
			&& (ball.x <= player[playerNumber].getX() + playerWidith)) {
 8000c72:	429c      	cmp	r4, r3
 8000c74:	db0f      	blt.n	8000c96 <_ZN4Game14checkCollisionEi+0x6a>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	015b      	lsls	r3, r3, #5
 8000c7e:	3308      	adds	r3, #8
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	4413      	add	r3, r2
 8000c84:	4618      	mov	r0, r3
 8000c86:	f001 f97c 	bl	8001f82 <_ZN6Player4getXEv>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	332d      	adds	r3, #45	; 0x2d
 8000c8e:	429c      	cmp	r4, r3
 8000c90:	dc01      	bgt.n	8000c96 <_ZN4Game14checkCollisionEi+0x6a>
 8000c92:	2301      	movs	r3, #1
 8000c94:	e000      	b.n	8000c98 <_ZN4Game14checkCollisionEi+0x6c>
 8000c96:	2300      	movs	r3, #0
	if ((ball.x >= player[playerNumber].getX())
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <_ZN4Game14checkCollisionEi+0x74>
		return true;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	e000      	b.n	8000ca2 <_ZN4Game14checkCollisionEi+0x76>
	}
	return false;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd90      	pop	{r4, r7, pc}
	...

08000cac <_ZN4Game8moveBallEv>:
bool Game::moveBall() {
 8000cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000cb0:	b08e      	sub	sp, #56	; 0x38
 8000cb2:	af04      	add	r7, sp, #16
 8000cb4:	6078      	str	r0, [r7, #4]
	// update ball location according to vector
	int tempY, tempX;
	tempX = ball.x;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000cba:	61bb      	str	r3, [r7, #24]
	tempY = ball.y;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000cc0:	617b      	str	r3, [r7, #20]
	ball.x += ball.dx;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000cca:	441a      	add	r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	665a      	str	r2, [r3, #100]	; 0x64
	ball.y += ball.dy;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000cd8:	441a      	add	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	669a      	str	r2, [r3, #104]	; 0x68
	// if vsWall then no need to check for player 2 collision
	if (menu.getCurrentMenu() == Menu::vsWallGame && ball.y <= wallWidith) {
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	3348      	adds	r3, #72	; 0x48
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 fdd2 	bl	800188c <_ZN4Menu14getCurrentMenuEv>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b04      	cmp	r3, #4
 8000cec:	d105      	bne.n	8000cfa <_ZN4Game8moveBallEv+0x4e>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000cf2:	2b03      	cmp	r3, #3
 8000cf4:	dc01      	bgt.n	8000cfa <_ZN4Game8moveBallEv+0x4e>
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e000      	b.n	8000cfc <_ZN4Game8moveBallEv+0x50>
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d009      	beq.n	8000d14 <_ZN4Game8moveBallEv+0x68>
		ball.dy = -ball.dy;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d04:	425a      	negs	r2, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	671a      	str	r2, [r3, #112]	; 0x70
		ball.y = wallWidith + 1;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2204      	movs	r2, #4
 8000d0e:	669a      	str	r2, [r3, #104]	; 0x68
		return true;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e151      	b.n	8000fb8 <_ZN4Game8moveBallEv+0x30c>
	}

	// check if ball hit wall
	if (ball.x <= wallWidith
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	dd03      	ble.n	8000d24 <_ZN4Game8moveBallEv+0x78>
			|| ball.x + ballWidith >= LCD_DispWindow_COLUMN - wallWidith) {
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000d20:	2be7      	cmp	r3, #231	; 0xe7
 8000d22:	dd12      	ble.n	8000d4a <_ZN4Game8moveBallEv+0x9e>
		ball.dx = -ball.dx;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000d28:	425a      	negs	r2, r3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	66da      	str	r2, [r3, #108]	; 0x6c

		// move back within broad
		if (ball.x <= wallWidith) {
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000d32:	2b03      	cmp	r3, #3
 8000d34:	dc02      	bgt.n	8000d3c <_ZN4Game8moveBallEv+0x90>
			ball.x = wallWidith + 1;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2204      	movs	r2, #4
 8000d3a:	665a      	str	r2, [r3, #100]	; 0x64
		}
		if (ball.x + ballWidith >= LCD_DispWindow_COLUMN - wallWidith) {
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000d40:	2be7      	cmp	r3, #231	; 0xe7
 8000d42:	dd02      	ble.n	8000d4a <_ZN4Game8moveBallEv+0x9e>
			ball.x = LCD_DispWindow_COLUMN - ballWidith - wallWidith - 1;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	22e7      	movs	r2, #231	; 0xe7
 8000d48:	665a      	str	r2, [r3, #100]	; 0x64
		}
	}

	// check for collision on both players
	for (int i = 0; i < 2; i++) {
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	f300 80fd 	bgt.w	8000f50 <_ZN4Game8moveBallEv+0x2a4>
		if (checkCollision(i)) {
 8000d56:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f7ff ff67 	bl	8000c2c <_ZN4Game14checkCollisionEi>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	f000 80f1 	beq.w	8000f48 <_ZN4Game8moveBallEv+0x29c>
			// increase ball speed and move back within broad
			if (ball.dy < 0) { // for player 2
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	da0e      	bge.n	8000d8c <_ZN4Game8moveBallEv+0xe0>
				ball.dy -= menu.settings.getBallSpeedIncreaseRate(); // increase ball speed
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	3350      	adds	r3, #80	; 0x50
 8000d72:	4618      	mov	r0, r3
 8000d74:	f001 fe6f 	bl	8002a56 <_ZN8Settings24getBallSpeedIncreaseRateEv>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d7e:	1a9a      	subs	r2, r3, r2
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	671a      	str	r2, [r3, #112]	; 0x70
//				tempY = ball.y;
				ball.y = player2YAxis + 1; // set ball to right place
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2215      	movs	r2, #21
 8000d88:	669a      	str	r2, [r3, #104]	; 0x68
 8000d8a:	e00e      	b.n	8000daa <_ZN4Game8moveBallEv+0xfe>
			} else { // for player 1
				ball.dy += menu.settings.getBallSpeedIncreaseRate();
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3350      	adds	r3, #80	; 0x50
 8000d90:	4618      	mov	r0, r3
 8000d92:	f001 fe60 	bl	8002a56 <_ZN8Settings24getBallSpeedIncreaseRateEv>
 8000d96:	4602      	mov	r2, r0
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d9c:	441a      	add	r2, r3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	671a      	str	r2, [r3, #112]	; 0x70
//				tempY = ball.y;
				ball.y = player1YAxis - ballWidith - 1; // set ball to right place
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	f44f 7293 	mov.w	r2, #294	; 0x126
 8000da8:	669a      	str	r2, [r3, #104]	; 0x68
			}
			LCD_TeleportBall(tempX,tempY,ball.x,ball.y,player[Player::player1].getX(),player[Player::player2].getX(),ball.dy); // move ball to right place
 8000daa:	69bb      	ldr	r3, [r7, #24]
 8000dac:	b29c      	uxth	r4, r3
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	b29d      	uxth	r5, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000db6:	b29e      	uxth	r6, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000dbc:	fa1f f883 	uxth.w	r8, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	3308      	adds	r3, #8
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f001 f8dc 	bl	8001f82 <_ZN6Player4getXEv>
 8000dca:	6038      	str	r0, [r7, #0]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3328      	adds	r3, #40	; 0x28
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f001 f8d6 	bl	8001f82 <_ZN6Player4getXEv>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ddc:	9302      	str	r3, [sp, #8]
 8000dde:	9201      	str	r2, [sp, #4]
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	4643      	mov	r3, r8
 8000de6:	4632      	mov	r2, r6
 8000de8:	4629      	mov	r1, r5
 8000dea:	4620      	mov	r0, r4
 8000dec:	f002 fa48 	bl	8003280 <_Z16LCD_TeleportBallttttiii>
			if ((menu.getCurrentMenu() != Menu::vsBotGame
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3348      	adds	r3, #72	; 0x48
 8000df4:	4618      	mov	r0, r3
 8000df6:	f000 fd49 	bl	800188c <_ZN4Menu14getCurrentMenuEv>
 8000dfa:	4603      	mov	r3, r0
					&& i == Player::player2) || i == Player::player1) { // check if it is bot, if bot then skip this
 8000dfc:	2b03      	cmp	r3, #3
 8000dfe:	d002      	beq.n	8000e06 <_ZN4Game8moveBallEv+0x15a>
 8000e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d002      	beq.n	8000e0c <_ZN4Game8moveBallEv+0x160>
 8000e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d101      	bne.n	8000e10 <_ZN4Game8moveBallEv+0x164>
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e000      	b.n	8000e12 <_ZN4Game8moveBallEv+0x166>
 8000e10:	2300      	movs	r3, #0
			if ((menu.getCurrentMenu() != Menu::vsBotGame
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d041      	beq.n	8000e9a <_ZN4Game8moveBallEv+0x1ee>
				if (menu.settings.getKnockback()) { // check if knockback is on
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	3350      	adds	r3, #80	; 0x50
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f001 fe36 	bl	8002a8c <_ZN8Settings12getKnockbackEv>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d039      	beq.n	8000e9a <_ZN4Game8moveBallEv+0x1ee>
					knockback(i); // knockback the player
 8000e26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff fe6f 	bl	8000b0c <_ZN4Game9knockbackEi>
					displayPlayerMovement(i); // update player position
 8000e2e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000e30:	6878      	ldr	r0, [r7, #4]
 8000e32:	f000 fa01 	bl	8001238 <_ZN4Game21displayPlayerMovementEi>
					if (!player[i].playerTouch()
 8000e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e38:	015b      	lsls	r3, r3, #5
 8000e3a:	3308      	adds	r3, #8
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	4413      	add	r3, r2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f001 f8c1 	bl	8001fc8 <_ZN6Player11playerTouchEv>
 8000e46:	4603      	mov	r3, r0
 8000e48:	f083 0301 	eor.w	r3, r3, #1
 8000e4c:	b2db      	uxtb	r3, r3
							&& ((ball.x >= player[i].getX())
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d01c      	beq.n	8000e8c <_ZN4Game8moveBallEv+0x1e0>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8000e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e58:	015b      	lsls	r3, r3, #5
 8000e5a:	3308      	adds	r3, #8
 8000e5c:	687a      	ldr	r2, [r7, #4]
 8000e5e:	4413      	add	r3, r2
 8000e60:	4618      	mov	r0, r3
 8000e62:	f001 f88e 	bl	8001f82 <_ZN6Player4getXEv>
 8000e66:	4603      	mov	r3, r0
 8000e68:	429c      	cmp	r4, r3
 8000e6a:	db0f      	blt.n	8000e8c <_ZN4Game8moveBallEv+0x1e0>
									&& (ball.x
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6e5c      	ldr	r4, [r3, #100]	; 0x64
											<= player[i].getX() + playerWidith))) { // check if player is still on and if within player range
 8000e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e72:	015b      	lsls	r3, r3, #5
 8000e74:	3308      	adds	r3, #8
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	4413      	add	r3, r2
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f001 f881 	bl	8001f82 <_ZN6Player4getXEv>
 8000e80:	4603      	mov	r3, r0
 8000e82:	332d      	adds	r3, #45	; 0x2d
									&& (ball.x
 8000e84:	429c      	cmp	r4, r3
 8000e86:	dc01      	bgt.n	8000e8c <_ZN4Game8moveBallEv+0x1e0>
							&& ((ball.x >= player[i].getX())
 8000e88:	2301      	movs	r3, #1
 8000e8a:	e000      	b.n	8000e8e <_ZN4Game8moveBallEv+0x1e2>
 8000e8c:	2300      	movs	r3, #0
					if (!player[i].playerTouch()
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d003      	beq.n	8000e9a <_ZN4Game8moveBallEv+0x1ee>
						ball.y = tempY;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	697a      	ldr	r2, [r7, #20]
 8000e96:	669a      	str	r2, [r3, #104]	; 0x68
						break;
 8000e98:	e05a      	b.n	8000f50 <_ZN4Game8moveBallEv+0x2a4>
					}
				}
			}
			// change ball direction
			ball.dy = -ball.dy;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e9e:	425a      	negs	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	671a      	str	r2, [r3, #112]	; 0x70

			//change ball angle based on where on the paddle it hit
			int hitPosition = (player[i].getX() + playerWidith) - ball.x;
 8000ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea6:	015b      	lsls	r3, r3, #5
 8000ea8:	3308      	adds	r3, #8
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f001 f867 	bl	8001f82 <_ZN6Player4getXEv>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	613b      	str	r3, [r7, #16]
			double paddlePosition = playerWidith / 9;
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	4b3f      	ldr	r3, [pc, #252]	; (8000fc4 <_ZN4Game8moveBallEv+0x318>)
 8000ec8:	e9c7 2302 	strd	r2, r3, [r7, #8]
			int direction = 4;
 8000ecc:	2304      	movs	r3, #4
 8000ece:	623b      	str	r3, [r7, #32]
			for (int i = 0; i < 9; i++) {
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61fb      	str	r3, [r7, #28]
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	2b08      	cmp	r3, #8
 8000ed8:	dc36      	bgt.n	8000f48 <_ZN4Game8moveBallEv+0x29c>
				if (hitPosition >= paddlePosition * i
 8000eda:	6938      	ldr	r0, [r7, #16]
 8000edc:	f7ff fc1e 	bl	800071c <__aeabi_i2d>
 8000ee0:	4604      	mov	r4, r0
 8000ee2:	460d      	mov	r5, r1
 8000ee4:	69f8      	ldr	r0, [r7, #28]
 8000ee6:	f7ff fc19 	bl	800071c <__aeabi_i2d>
 8000eea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000eee:	f7ff f999 	bl	8000224 <__aeabi_dmul>
 8000ef2:	4602      	mov	r2, r0
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	4620      	mov	r0, r4
 8000ef8:	4629      	mov	r1, r5
 8000efa:	f7ff fced 	bl	80008d8 <__aeabi_dcmpge>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d01a      	beq.n	8000f3a <_ZN4Game8moveBallEv+0x28e>
						&& hitPosition < paddlePosition * (i + 1)) {
 8000f04:	6938      	ldr	r0, [r7, #16]
 8000f06:	f7ff fc09 	bl	800071c <__aeabi_i2d>
 8000f0a:	4604      	mov	r4, r0
 8000f0c:	460d      	mov	r5, r1
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3301      	adds	r3, #1
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fc02 	bl	800071c <__aeabi_i2d>
 8000f18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000f1c:	f7ff f982 	bl	8000224 <__aeabi_dmul>
 8000f20:	4602      	mov	r2, r0
 8000f22:	460b      	mov	r3, r1
 8000f24:	4620      	mov	r0, r4
 8000f26:	4629      	mov	r1, r5
 8000f28:	f7ff fcc2 	bl	80008b0 <__aeabi_dcmplt>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d003      	beq.n	8000f3a <_ZN4Game8moveBallEv+0x28e>
					ball.dx = direction;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6a3a      	ldr	r2, [r7, #32]
 8000f36:	66da      	str	r2, [r3, #108]	; 0x6c
					break;
 8000f38:	e006      	b.n	8000f48 <_ZN4Game8moveBallEv+0x29c>
				}
				direction--;
 8000f3a:	6a3b      	ldr	r3, [r7, #32]
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	623b      	str	r3, [r7, #32]
			for (int i = 0; i < 9; i++) {
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	3301      	adds	r3, #1
 8000f44:	61fb      	str	r3, [r7, #28]
 8000f46:	e7c5      	b.n	8000ed4 <_ZN4Game8moveBallEv+0x228>
	for (int i = 0; i < 2; i++) {
 8000f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f4e:	e6fe      	b.n	8000d4e <_ZN4Game8moveBallEv+0xa2>
			}
		}
	}

	// check if player2 / bot won
	if (ball.y + ballWidith >= 320) {
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000f54:	f5b3 7f9d 	cmp.w	r3, #314	; 0x13a
 8000f58:	dd14      	ble.n	8000f84 <_ZN4Game8moveBallEv+0x2d8>
		player[Player::player2].score.setPoint(
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f103 043c 	add.w	r4, r3, #60	; 0x3c
				player[Player::player2].score.getPoint() + 1);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	333c      	adds	r3, #60	; 0x3c
 8000f64:	4618      	mov	r0, r3
 8000f66:	f001 f8e7 	bl	8002138 <_ZN5Score8getPointEv>
 8000f6a:	4603      	mov	r3, r0
		player[Player::player2].score.setPoint(
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4620      	mov	r0, r4
 8000f72:	f001 fc91 	bl	8002898 <_ZN5Score8setPointEi>
		ball.reset();
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3360      	adds	r3, #96	; 0x60
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff fcf2 	bl	8000964 <_ZN4Ball5resetEv>
		return false;
 8000f80:	2300      	movs	r3, #0
 8000f82:	e019      	b.n	8000fb8 <_ZN4Game8moveBallEv+0x30c>
	}

	// check if player1 won
	if (ball.y <= 0) {
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	dc14      	bgt.n	8000fb6 <_ZN4Game8moveBallEv+0x30a>
		player[Player::player1].score.setPoint(
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f103 041c 	add.w	r4, r3, #28
				player[Player::player1].score.getPoint() + 1);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	331c      	adds	r3, #28
 8000f96:	4618      	mov	r0, r3
 8000f98:	f001 f8ce 	bl	8002138 <_ZN5Score8getPointEv>
 8000f9c:	4603      	mov	r3, r0
		player[Player::player1].score.setPoint(
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4620      	mov	r0, r4
 8000fa4:	f001 fc78 	bl	8002898 <_ZN5Score8setPointEi>
		ball.reset();
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3360      	adds	r3, #96	; 0x60
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fcd9 	bl	8000964 <_ZN4Ball5resetEv>
		return false;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e000      	b.n	8000fb8 <_ZN4Game8moveBallEv+0x30c>
	}
	return true;
 8000fb6:	2301      	movs	r3, #1
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3728      	adds	r7, #40	; 0x28
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40140000 	.word	0x40140000

08000fc8 <_ZN4Game11botMovementEv>:

void Game::botMovement() {
 8000fc8:	b590      	push	{r4, r7, lr}
 8000fca:	b087      	sub	sp, #28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	int center = player[Player::player2].getX() + (playerWidith / 2);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3328      	adds	r3, #40	; 0x28
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f000 ffd4 	bl	8001f82 <_ZN6Player4getXEv>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	3316      	adds	r3, #22
 8000fde:	617b      	str	r3, [r7, #20]
	int screenCenter = LCD_DispWindow_COLUMN / 2;
 8000fe0:	2378      	movs	r3, #120	; 0x78
 8000fe2:	613b      	str	r3, [r7, #16]
	int ballSpeed = abs(ball.dx);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	bfb8      	it	lt
 8000fec:	425b      	neglt	r3, r3
 8000fee:	60fb      	str	r3, [r7, #12]

	//ball moving right
	if (ball.dy > 0) {
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	dd23      	ble.n	8001040 <_ZN4Game11botMovementEv+0x78>
		//return to center position
		if (center < screenCenter) {
 8000ff8:	697a      	ldr	r2, [r7, #20]
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	da0f      	bge.n	8001020 <_ZN4Game11botMovementEv+0x58>
			player[Player::player2].setX(
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f103 0428 	add.w	r4, r3, #40	; 0x28
					player[Player::player2].getX() + ballSpeed);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3328      	adds	r3, #40	; 0x28
 800100a:	4618      	mov	r0, r3
 800100c:	f000 ffb9 	bl	8001f82 <_ZN6Player4getXEv>
 8001010:	4602      	mov	r2, r0
			player[Player::player2].setX(
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	4413      	add	r3, r2
 8001016:	4619      	mov	r1, r3
 8001018:	4620      	mov	r0, r4
 800101a:	f000 ffa5 	bl	8001f68 <_ZN6Player4setXEi>
 800101e:	e085      	b.n	800112c <_ZN4Game11botMovementEv+0x164>
		} else {
			player[Player::player2].setX(
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f103 0428 	add.w	r4, r3, #40	; 0x28
					player[Player::player2].getX() - ballSpeed);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3328      	adds	r3, #40	; 0x28
 800102a:	4618      	mov	r0, r3
 800102c:	f000 ffa9 	bl	8001f82 <_ZN6Player4getXEv>
 8001030:	4602      	mov	r2, r0
			player[Player::player2].setX(
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	4619      	mov	r1, r3
 8001038:	4620      	mov	r0, r4
 800103a:	f000 ff95 	bl	8001f68 <_ZN6Player4setXEi>
 800103e:	e075      	b.n	800112c <_ZN4Game11botMovementEv+0x164>
		}
		//ball moving left
	} else {
		//ball moving down
		if (ball.dx > 0) {
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001044:	2b00      	cmp	r3, #0
 8001046:	dd23      	ble.n	8001090 <_ZN4Game11botMovementEv+0xc8>
			if (ball.x > center) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800104c:	697a      	ldr	r2, [r7, #20]
 800104e:	429a      	cmp	r2, r3
 8001050:	da0f      	bge.n	8001072 <_ZN4Game11botMovementEv+0xaa>
				player[Player::player2].setX(
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() + ballSpeed);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3328      	adds	r3, #40	; 0x28
 800105c:	4618      	mov	r0, r3
 800105e:	f000 ff90 	bl	8001f82 <_ZN6Player4getXEv>
 8001062:	4602      	mov	r2, r0
				player[Player::player2].setX(
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	4413      	add	r3, r2
 8001068:	4619      	mov	r1, r3
 800106a:	4620      	mov	r0, r4
 800106c:	f000 ff7c 	bl	8001f68 <_ZN6Player4setXEi>
 8001070:	e00e      	b.n	8001090 <_ZN4Game11botMovementEv+0xc8>
			} else {
				player[Player::player2].setX(
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() - ballSpeed);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3328      	adds	r3, #40	; 0x28
 800107c:	4618      	mov	r0, r3
 800107e:	f000 ff80 	bl	8001f82 <_ZN6Player4getXEv>
 8001082:	4602      	mov	r2, r0
				player[Player::player2].setX(
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	4619      	mov	r1, r3
 800108a:	4620      	mov	r0, r4
 800108c:	f000 ff6c 	bl	8001f68 <_ZN6Player4setXEi>
			}
		}
		//ball moving up
		if (ball.dx < 0) {
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001094:	2b00      	cmp	r3, #0
 8001096:	da23      	bge.n	80010e0 <_ZN4Game11botMovementEv+0x118>
			if (ball.x < center) {
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800109c:	697a      	ldr	r2, [r7, #20]
 800109e:	429a      	cmp	r2, r3
 80010a0:	dd0f      	ble.n	80010c2 <_ZN4Game11botMovementEv+0xfa>
				player[Player::player2].setX(
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() - ballSpeed);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3328      	adds	r3, #40	; 0x28
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 ff68 	bl	8001f82 <_ZN6Player4getXEv>
 80010b2:	4602      	mov	r2, r0
				player[Player::player2].setX(
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	4619      	mov	r1, r3
 80010ba:	4620      	mov	r0, r4
 80010bc:	f000 ff54 	bl	8001f68 <_ZN6Player4setXEi>
 80010c0:	e00e      	b.n	80010e0 <_ZN4Game11botMovementEv+0x118>
			} else {
				player[Player::player2].setX(
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() + ballSpeed);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3328      	adds	r3, #40	; 0x28
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 ff58 	bl	8001f82 <_ZN6Player4getXEv>
 80010d2:	4602      	mov	r2, r0
				player[Player::player2].setX(
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4413      	add	r3, r2
 80010d8:	4619      	mov	r1, r3
 80010da:	4620      	mov	r0, r4
 80010dc:	f000 ff44 	bl	8001f68 <_ZN6Player4setXEi>
			}
		}
		//ball moving stright across
		if (ball.dx == 0) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d121      	bne.n	800112c <_ZN4Game11botMovementEv+0x164>
			if (ball.x < center) {
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80010ec:	697a      	ldr	r2, [r7, #20]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	dd0e      	ble.n	8001110 <_ZN4Game11botMovementEv+0x148>
				player[Player::player2].setX(
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() - 5);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3328      	adds	r3, #40	; 0x28
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 ff40 	bl	8001f82 <_ZN6Player4getXEv>
 8001102:	4603      	mov	r3, r0
				player[Player::player2].setX(
 8001104:	3b05      	subs	r3, #5
 8001106:	4619      	mov	r1, r3
 8001108:	4620      	mov	r0, r4
 800110a:	f000 ff2d 	bl	8001f68 <_ZN6Player4setXEi>
 800110e:	e00d      	b.n	800112c <_ZN4Game11botMovementEv+0x164>
			} else {
				player[Player::player2].setX(
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f103 0428 	add.w	r4, r3, #40	; 0x28
						player[Player::player2].getX() + 5);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	3328      	adds	r3, #40	; 0x28
 800111a:	4618      	mov	r0, r3
 800111c:	f000 ff31 	bl	8001f82 <_ZN6Player4getXEv>
 8001120:	4603      	mov	r3, r0
				player[Player::player2].setX(
 8001122:	3305      	adds	r3, #5
 8001124:	4619      	mov	r1, r3
 8001126:	4620      	mov	r0, r4
 8001128:	f000 ff1e 	bl	8001f68 <_ZN6Player4setXEi>
			}
		}
	}
	// make sure it is within broad
	if (player[Player::player2].getX() <= wallWidith) {
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3328      	adds	r3, #40	; 0x28
 8001130:	4618      	mov	r0, r3
 8001132:	f000 ff26 	bl	8001f82 <_ZN6Player4getXEv>
 8001136:	4603      	mov	r3, r0
 8001138:	2b03      	cmp	r3, #3
 800113a:	bfd4      	ite	le
 800113c:	2301      	movle	r3, #1
 800113e:	2300      	movgt	r3, #0
 8001140:	b2db      	uxtb	r3, r3
 8001142:	2b00      	cmp	r3, #0
 8001144:	d005      	beq.n	8001152 <_ZN4Game11botMovementEv+0x18a>
		player[Player::player2].setX(wallWidith + 1);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3328      	adds	r3, #40	; 0x28
 800114a:	2104      	movs	r1, #4
 800114c:	4618      	mov	r0, r3
 800114e:	f000 ff0b 	bl	8001f68 <_ZN6Player4setXEi>
	}
	if (player[Player::player2].getX() + playerWidith
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	3328      	adds	r3, #40	; 0x28
 8001156:	4618      	mov	r0, r3
 8001158:	f000 ff13 	bl	8001f82 <_ZN6Player4getXEv>
 800115c:	4603      	mov	r3, r0
			>= LCD_DispWindow_COLUMN - wallWidith) {
 800115e:	2bbf      	cmp	r3, #191	; 0xbf
 8001160:	bfcc      	ite	gt
 8001162:	2301      	movgt	r3, #1
 8001164:	2300      	movle	r3, #0
 8001166:	b2db      	uxtb	r3, r3
	if (player[Player::player2].getX() + playerWidith
 8001168:	2b00      	cmp	r3, #0
 800116a:	d005      	beq.n	8001178 <_ZN4Game11botMovementEv+0x1b0>
		player[Player::player2].setX(
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3328      	adds	r3, #40	; 0x28
 8001170:	21bf      	movs	r1, #191	; 0xbf
 8001172:	4618      	mov	r0, r3
 8001174:	f000 fef8 	bl	8001f68 <_ZN6Player4setXEi>
		LCD_DispWindow_COLUMN - wallWidith - playerWidith - 1);
	}

}
 8001178:	bf00      	nop
 800117a:	371c      	adds	r7, #28
 800117c:	46bd      	mov	sp, r7
 800117e:	bd90      	pop	{r4, r7, pc}

08001180 <_ZN4BallaSERKS_>:
#ifndef INC_BALL_H_
#define INC_BALL_H_

class Ball {
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	689a      	ldr	r2, [r3, #8]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	68da      	ldr	r2, [r3, #12]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	691a      	ldr	r2, [r3, #16]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	611a      	str	r2, [r3, #16]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4618      	mov	r0, r3
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bc80      	pop	{r7}
 80011b4:	4770      	bx	lr

080011b6 <_ZN4Game19displayBallMovementEv>:

void Game::displayBallMovement() {
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b088      	sub	sp, #32
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
	Ball tempBall;
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fbbc 	bl	8000940 <_ZN4BallC1Ev>
	tempBall = ball;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f103 0260 	add.w	r2, r3, #96	; 0x60
 80011ce:	f107 030c 	add.w	r3, r7, #12
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ffd3 	bl	8001180 <_ZN4BallaSERKS_>
	if (moveBall()) { // ball moved
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff fd66 	bl	8000cac <_ZN4Game8moveBallEv>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00c      	beq.n	8001200 <_ZN4Game19displayBallMovementEv+0x4a>
		LCD_MoveBall(tempBall.x, tempBall.y, ball.x, ball.y);
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	b298      	uxth	r0, r3
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	b299      	uxth	r1, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	f002 f9da 	bl	80035b2 <_Z12LCD_MoveBalltttt>
 80011fe:	e012      	b.n	8001226 <_ZN4Game19displayBallMovementEv+0x70>
	} else { // ball position reset
		LCD_DrawBall(tempBall.x, tempBall.y, BLACK);
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	b29b      	uxth	r3, r3
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	b291      	uxth	r1, r2
 8001208:	2200      	movs	r2, #0
 800120a:	4618      	mov	r0, r3
 800120c:	f002 f80e 	bl	800322c <_Z12LCD_DrawBallttt>
		LCD_DrawBall(ball.x, ball.y, WHITE);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001214:	b298      	uxth	r0, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800121a:	b29b      	uxth	r3, r3
 800121c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001220:	4619      	mov	r1, r3
 8001222:	f002 f803 	bl	800322c <_Z12LCD_DrawBallttt>
	Ball tempBall;
 8001226:	f107 030c 	add.w	r3, r7, #12
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff fbb0 	bl	8000990 <_ZN4BallD1Ev>
	}
}
 8001230:	bf00      	nop
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <_ZN4Game21displayPlayerMovementEi>:

void Game::displayPlayerMovement(int playerNumber) {
 8001238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
	int tempPlayerX;
	tempPlayerX = player[playerNumber].getX();
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	015b      	lsls	r3, r3, #5
 8001246:	3308      	adds	r3, #8
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	4618      	mov	r0, r3
 800124e:	f000 fe98 	bl	8001f82 <_ZN6Player4getXEv>
 8001252:	60f8      	str	r0, [r7, #12]
	if (menu.getCurrentMenu() == Menu::vsBotGame
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3348      	adds	r3, #72	; 0x48
 8001258:	4618      	mov	r0, r3
 800125a:	f000 fb17 	bl	800188c <_ZN4Menu14getCurrentMenuEv>
 800125e:	4603      	mov	r3, r0
			&& playerNumber == Player::player2) {
 8001260:	2b03      	cmp	r3, #3
 8001262:	d104      	bne.n	800126e <_ZN4Game21displayPlayerMovementEi+0x36>
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d101      	bne.n	800126e <_ZN4Game21displayPlayerMovementEi+0x36>
 800126a:	2301      	movs	r3, #1
 800126c:	e000      	b.n	8001270 <_ZN4Game21displayPlayerMovementEi+0x38>
 800126e:	2300      	movs	r3, #0
	if (menu.getCurrentMenu() == Menu::vsBotGame
 8001270:	2b00      	cmp	r3, #0
 8001272:	d003      	beq.n	800127c <_ZN4Game21displayPlayerMovementEi+0x44>
		botMovement();
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff fea7 	bl	8000fc8 <_ZN4Game11botMovementEv>
 800127a:	e007      	b.n	800128c <_ZN4Game21displayPlayerMovementEi+0x54>
	} else {
		player[playerNumber].findAndSetX();
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	015b      	lsls	r3, r3, #5
 8001280:	3308      	adds	r3, #8
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	4413      	add	r3, r2
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fec6 	bl	8002018 <_ZN6Player11findAndSetXEv>
	}

	LCD_MovePlayer(tempPlayerX, player[playerNumber].getY(),
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	b29c      	uxth	r4, r3
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	015b      	lsls	r3, r3, #5
 8001294:	3308      	adds	r3, #8
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	4413      	add	r3, r2
 800129a:	4618      	mov	r0, r3
 800129c:	f000 fe7c 	bl	8001f98 <_ZN6Player4getYEv>
 80012a0:	4603      	mov	r3, r0
 80012a2:	b29d      	uxth	r5, r3
			player[playerNumber].getX(), player[playerNumber].getY());
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	015b      	lsls	r3, r3, #5
 80012a8:	3308      	adds	r3, #8
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 fe67 	bl	8001f82 <_ZN6Player4getXEv>
 80012b4:	4603      	mov	r3, r0
	LCD_MovePlayer(tempPlayerX, player[playerNumber].getY(),
 80012b6:	b29e      	uxth	r6, r3
			player[playerNumber].getX(), player[playerNumber].getY());
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	015b      	lsls	r3, r3, #5
 80012bc:	3308      	adds	r3, #8
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 fe68 	bl	8001f98 <_ZN6Player4getYEv>
 80012c8:	4603      	mov	r3, r0
	LCD_MovePlayer(tempPlayerX, player[playerNumber].getY(),
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	4632      	mov	r2, r6
 80012ce:	4629      	mov	r1, r5
 80012d0:	4620      	mov	r0, r4
 80012d2:	f002 fa76 	bl	80037c2 <_Z14LCD_MovePlayertttt>
}
 80012d6:	bf00      	nop
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080012e0 <_ZN4Game13displayWinnerEi>:

void Game::displayWinner(int playerNumber) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b08a      	sub	sp, #40	; 0x28
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]

	LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 80012ea:	2300      	movs	r3, #0
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80012f2:	22f0      	movs	r2, #240	; 0xf0
 80012f4:	2100      	movs	r1, #0
 80012f6:	2000      	movs	r0, #0
 80012f8:	f001 fe02 	bl	8002f00 <_Z9LCD_Clearttttt>
	LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
	if (menu.getCurrentMenu() == Menu::vsBotGame
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3348      	adds	r3, #72	; 0x48
 8001300:	4618      	mov	r0, r3
 8001302:	f000 fac3 	bl	800188c <_ZN4Menu14getCurrentMenuEv>
 8001306:	4603      	mov	r3, r0
			&& playerNumber == Player::player2) {
 8001308:	2b03      	cmp	r3, #3
 800130a:	d104      	bne.n	8001316 <_ZN4Game13displayWinnerEi+0x36>
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d101      	bne.n	8001316 <_ZN4Game13displayWinnerEi+0x36>
 8001312:	2301      	movs	r3, #1
 8001314:	e000      	b.n	8001318 <_ZN4Game13displayWinnerEi+0x38>
 8001316:	2300      	movs	r3, #0
	if (menu.getCurrentMenu() == Menu::vsBotGame
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <_ZN4Game13displayWinnerEi+0x48>
		LCD_DrawString(90, LCD_DispWindow_PAGE / 2, "YOU LOSE");
 800131c:	4a0b      	ldr	r2, [pc, #44]	; (800134c <_ZN4Game13displayWinnerEi+0x6c>)
 800131e:	21a0      	movs	r1, #160	; 0xa0
 8001320:	205a      	movs	r0, #90	; 0x5a
 8001322:	f001 ff3b 	bl	800319c <_Z14LCD_DrawStringttPKc>
 8001326:	e00e      	b.n	8001346 <_ZN4Game13displayWinnerEi+0x66>
		return;
	}
	char displayText[20];
	sprintf(displayText, "PLAYER %d WINS", playerNumber + 1);
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	1c5a      	adds	r2, r3, #1
 800132c:	f107 030c 	add.w	r3, r7, #12
 8001330:	4907      	ldr	r1, [pc, #28]	; (8001350 <_ZN4Game13displayWinnerEi+0x70>)
 8001332:	4618      	mov	r0, r3
 8001334:	f006 f9bc 	bl	80076b0 <siprintf>
	LCD_DrawString(70, LCD_DispWindow_PAGE / 2, displayText);
 8001338:	f107 030c 	add.w	r3, r7, #12
 800133c:	461a      	mov	r2, r3
 800133e:	21a0      	movs	r1, #160	; 0xa0
 8001340:	2046      	movs	r0, #70	; 0x46
 8001342:	f001 ff2b 	bl	800319c <_Z14LCD_DrawStringttPKc>
}
 8001346:	3720      	adds	r7, #32
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	08007de4 	.word	0x08007de4
 8001350:	08007df0 	.word	0x08007df0

08001354 <_ZN4Game6gamingEv>:

void Game::gaming() {
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]

	switch (menu.getCurrentMenu()) {
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3348      	adds	r3, #72	; 0x48
 8001360:	4618      	mov	r0, r3
 8001362:	f000 fa93 	bl	800188c <_ZN4Menu14getCurrentMenuEv>
 8001366:	4603      	mov	r3, r0
 8001368:	2b05      	cmp	r3, #5
 800136a:	f000 80a7 	beq.w	80014bc <_ZN4Game6gamingEv+0x168>
 800136e:	2b05      	cmp	r3, #5
 8001370:	f300 80fc 	bgt.w	800156c <_ZN4Game6gamingEv+0x218>
 8001374:	2b03      	cmp	r3, #3
 8001376:	d049      	beq.n	800140c <_ZN4Game6gamingEv+0xb8>
 8001378:	2b04      	cmp	r3, #4
 800137a:	f040 80f7 	bne.w	800156c <_ZN4Game6gamingEv+0x218>
	case Menu::vsWallGame:
		if (!start) {
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	791b      	ldrb	r3, [r3, #4]
 8001382:	f083 0301 	eor.w	r3, r3, #1
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d031      	beq.n	80013f0 <_ZN4Game6gamingEv+0x9c>
			LCD_DrawPlayer(player[Player::player1].getX(),
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3308      	adds	r3, #8
 8001390:	4618      	mov	r0, r3
 8001392:	f000 fdf6 	bl	8001f82 <_ZN6Player4getXEv>
 8001396:	4603      	mov	r3, r0
 8001398:	b29c      	uxth	r4, r3
					player[Player::player1].getY(), WHITE);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3308      	adds	r3, #8
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fdfa 	bl	8001f98 <_ZN6Player4getYEv>
 80013a4:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player1].getX(),
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013ac:	4619      	mov	r1, r3
 80013ae:	4620      	mov	r0, r4
 80013b0:	f002 f9a6 	bl	8003700 <_Z14LCD_DrawPlayerttt>
			LCD_DrawBall(ball.x, ball.y, WHITE);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80013b8:	b298      	uxth	r0, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80013be:	b29b      	uxth	r3, r3
 80013c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013c4:	4619      	mov	r1, r3
 80013c6:	f001 ff31 	bl	800322c <_Z12LCD_DrawBallttt>
			player[Player::player1].score.setPoint(10);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	331c      	adds	r3, #28
 80013ce:	210a      	movs	r1, #10
 80013d0:	4618      	mov	r0, r3
 80013d2:	f001 fa61 	bl	8002898 <_ZN5Score8setPointEi>
			player[Player::player2].score.setPoint(10);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	333c      	adds	r3, #60	; 0x3c
 80013da:	210a      	movs	r1, #10
 80013dc:	4618      	mov	r0, r3
 80013de:	f001 fa5b 	bl	8002898 <_ZN5Score8setPointEi>
			player[Player::player2].setX(playerNotTouching);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3328      	adds	r3, #40	; 0x28
 80013e6:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 fdbc 	bl	8001f68 <_ZN6Player4setXEi>
		}
		setStart(true);
 80013f0:	2101      	movs	r1, #1
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff fb14 	bl	8000a20 <_ZN4Game8setStartEb>
		displayPlayerMovement(Player::player1);
 80013f8:	2100      	movs	r1, #0
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff ff1c 	bl	8001238 <_ZN4Game21displayPlayerMovementEi>
		displayBallMovement();
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff fed8 	bl	80011b6 <_ZN4Game19displayBallMovementEv>
		LCD_DrawNet();
 8001406:	f002 fa79 	bl	80038fc <_Z11LCD_DrawNetv>
		break;
 800140a:	e0af      	b.n	800156c <_ZN4Game6gamingEv+0x218>
	case Menu::vsBotGame:
		if (!start) {
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	791b      	ldrb	r3, [r3, #4]
 8001410:	f083 0301 	eor.w	r3, r3, #1
 8001414:	b2db      	uxtb	r3, r3
 8001416:	2b00      	cmp	r3, #0
 8001418:	d03e      	beq.n	8001498 <_ZN4Game6gamingEv+0x144>
			LCD_DrawPlayer(player[Player::player1].getX(),
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	3308      	adds	r3, #8
 800141e:	4618      	mov	r0, r3
 8001420:	f000 fdaf 	bl	8001f82 <_ZN6Player4getXEv>
 8001424:	4603      	mov	r3, r0
 8001426:	b29c      	uxth	r4, r3
					player[Player::player1].getY(), WHITE);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3308      	adds	r3, #8
 800142c:	4618      	mov	r0, r3
 800142e:	f000 fdb3 	bl	8001f98 <_ZN6Player4getYEv>
 8001432:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player1].getX(),
 8001434:	b29b      	uxth	r3, r3
 8001436:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800143a:	4619      	mov	r1, r3
 800143c:	4620      	mov	r0, r4
 800143e:	f002 f95f 	bl	8003700 <_Z14LCD_DrawPlayerttt>
			LCD_DrawPlayer(player[Player::player2].getX(),
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	3328      	adds	r3, #40	; 0x28
 8001446:	4618      	mov	r0, r3
 8001448:	f000 fd9b 	bl	8001f82 <_ZN6Player4getXEv>
 800144c:	4603      	mov	r3, r0
 800144e:	b29c      	uxth	r4, r3
					player[Player::player2].getY(), WHITE);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3328      	adds	r3, #40	; 0x28
 8001454:	4618      	mov	r0, r3
 8001456:	f000 fd9f 	bl	8001f98 <_ZN6Player4getYEv>
 800145a:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player2].getX(),
 800145c:	b29b      	uxth	r3, r3
 800145e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001462:	4619      	mov	r1, r3
 8001464:	4620      	mov	r0, r4
 8001466:	f002 f94b 	bl	8003700 <_Z14LCD_DrawPlayerttt>
			LCD_DrawBall(ball.x, ball.y, WHITE);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800146e:	b298      	uxth	r0, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001474:	b29b      	uxth	r3, r3
 8001476:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800147a:	4619      	mov	r1, r3
 800147c:	f001 fed6 	bl	800322c <_Z12LCD_DrawBallttt>
			player[Player::player1].score.setPoint(0);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	331c      	adds	r3, #28
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f001 fa06 	bl	8002898 <_ZN5Score8setPointEi>
			player[Player::player2].score.setPoint(0);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	333c      	adds	r3, #60	; 0x3c
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f001 fa00 	bl	8002898 <_ZN5Score8setPointEi>
		}
		setStart(true);
 8001498:	2101      	movs	r1, #1
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f7ff fac0 	bl	8000a20 <_ZN4Game8setStartEb>
		displayPlayerMovement(Player::player1);
 80014a0:	2100      	movs	r1, #0
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff fec8 	bl	8001238 <_ZN4Game21displayPlayerMovementEi>
		displayPlayerMovement(Player::player2);
 80014a8:	2101      	movs	r1, #1
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f7ff fec4 	bl	8001238 <_ZN4Game21displayPlayerMovementEi>
		displayBallMovement();
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff fe80 	bl	80011b6 <_ZN4Game19displayBallMovementEv>
		LCD_DrawNet();
 80014b6:	f002 fa21 	bl	80038fc <_Z11LCD_DrawNetv>
		break;
 80014ba:	e057      	b.n	800156c <_ZN4Game6gamingEv+0x218>
	case Menu::twoPlayersGame:
		if (!start) {
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	791b      	ldrb	r3, [r3, #4]
 80014c0:	f083 0301 	eor.w	r3, r3, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d03e      	beq.n	8001548 <_ZN4Game6gamingEv+0x1f4>
			LCD_DrawPlayer(player[Player::player1].getX(),
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	3308      	adds	r3, #8
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 fd57 	bl	8001f82 <_ZN6Player4getXEv>
 80014d4:	4603      	mov	r3, r0
 80014d6:	b29c      	uxth	r4, r3
					player[Player::player1].getY(), WHITE);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3308      	adds	r3, #8
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 fd5b 	bl	8001f98 <_ZN6Player4getYEv>
 80014e2:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player1].getX(),
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014ea:	4619      	mov	r1, r3
 80014ec:	4620      	mov	r0, r4
 80014ee:	f002 f907 	bl	8003700 <_Z14LCD_DrawPlayerttt>
			LCD_DrawPlayer(player[Player::player2].getX(),
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3328      	adds	r3, #40	; 0x28
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 fd43 	bl	8001f82 <_ZN6Player4getXEv>
 80014fc:	4603      	mov	r3, r0
 80014fe:	b29c      	uxth	r4, r3
					player[Player::player2].getY(), WHITE);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	3328      	adds	r3, #40	; 0x28
 8001504:	4618      	mov	r0, r3
 8001506:	f000 fd47 	bl	8001f98 <_ZN6Player4getYEv>
 800150a:	4603      	mov	r3, r0
			LCD_DrawPlayer(player[Player::player2].getX(),
 800150c:	b29b      	uxth	r3, r3
 800150e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001512:	4619      	mov	r1, r3
 8001514:	4620      	mov	r0, r4
 8001516:	f002 f8f3 	bl	8003700 <_Z14LCD_DrawPlayerttt>
			LCD_DrawBall(ball.x, ball.y, WHITE);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800151e:	b298      	uxth	r0, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001524:	b29b      	uxth	r3, r3
 8001526:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800152a:	4619      	mov	r1, r3
 800152c:	f001 fe7e 	bl	800322c <_Z12LCD_DrawBallttt>
			player[Player::player1].score.setPoint(0);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	331c      	adds	r3, #28
 8001534:	2100      	movs	r1, #0
 8001536:	4618      	mov	r0, r3
 8001538:	f001 f9ae 	bl	8002898 <_ZN5Score8setPointEi>
			player[Player::player2].score.setPoint(0);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	333c      	adds	r3, #60	; 0x3c
 8001540:	2100      	movs	r1, #0
 8001542:	4618      	mov	r0, r3
 8001544:	f001 f9a8 	bl	8002898 <_ZN5Score8setPointEi>
		}
		setStart(true);
 8001548:	2101      	movs	r1, #1
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff fa68 	bl	8000a20 <_ZN4Game8setStartEb>
		displayPlayerMovement(Player::player1);
 8001550:	2100      	movs	r1, #0
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fe70 	bl	8001238 <_ZN4Game21displayPlayerMovementEi>
		displayPlayerMovement(Player::player2);
 8001558:	2101      	movs	r1, #1
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f7ff fe6c 	bl	8001238 <_ZN4Game21displayPlayerMovementEi>
		displayBallMovement();
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff fe28 	bl	80011b6 <_ZN4Game19displayBallMovementEv>
		LCD_DrawNet();
 8001566:	f002 f9c9 	bl	80038fc <_Z11LCD_DrawNetv>
		break;
 800156a:	bf00      	nop
	default:
		;
	}
	if (player[Player::player1].score.getPoint()
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	331c      	adds	r3, #28
 8001570:	4618      	mov	r0, r3
 8001572:	f000 fde1 	bl	8002138 <_ZN5Score8getPointEv>
 8001576:	4604      	mov	r4, r0
			== menu.settings.getPointsNeeded()) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3350      	adds	r3, #80	; 0x50
 800157c:	4618      	mov	r0, r3
 800157e:	f001 fa49 	bl	8002a14 <_ZN8Settings15getPointsNeededEv>
 8001582:	4603      	mov	r3, r0
 8001584:	429c      	cmp	r4, r3
 8001586:	bf0c      	ite	eq
 8001588:	2301      	moveq	r3, #1
 800158a:	2300      	movne	r3, #0
 800158c:	b2db      	uxtb	r3, r3
	if (player[Player::player1].score.getPoint()
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00a      	beq.n	80015a8 <_ZN4Game6gamingEv+0x254>
		displayWinner(Player::player1);
 8001592:	2100      	movs	r1, #0
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff fea3 	bl	80012e0 <_ZN4Game13displayWinnerEi>
		HAL_Delay(winScreenDuration);
 800159a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800159e:	f003 fa0d 	bl	80049bc <HAL_Delay>
		quit();
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff fa55 	bl	8000a52 <_ZN4Game4quitEv>
	}
	if (player[Player::player2].score.getPoint()
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	333c      	adds	r3, #60	; 0x3c
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 fdc3 	bl	8002138 <_ZN5Score8getPointEv>
 80015b2:	4604      	mov	r4, r0
			== menu.settings.getPointsNeeded()) {
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3350      	adds	r3, #80	; 0x50
 80015b8:	4618      	mov	r0, r3
 80015ba:	f001 fa2b 	bl	8002a14 <_ZN8Settings15getPointsNeededEv>
 80015be:	4603      	mov	r3, r0
 80015c0:	429c      	cmp	r4, r3
 80015c2:	bf0c      	ite	eq
 80015c4:	2301      	moveq	r3, #1
 80015c6:	2300      	movne	r3, #0
 80015c8:	b2db      	uxtb	r3, r3
	if (player[Player::player2].score.getPoint()
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d00a      	beq.n	80015e4 <_ZN4Game6gamingEv+0x290>
		displayWinner(Player::player2);
 80015ce:	2101      	movs	r1, #1
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff fe85 	bl	80012e0 <_ZN4Game13displayWinnerEi>
		HAL_Delay(winScreenDuration);
 80015d6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80015da:	f003 f9ef 	bl	80049bc <HAL_Delay>
		quit();
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fa37 	bl	8000a52 <_ZN4Game4quitEv>
	}
	HAL_Delay(gameDelay);
 80015e4:	200a      	movs	r0, #10
 80015e6:	f003 f9e9 	bl	80049bc <HAL_Delay>
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd90      	pop	{r4, r7, pc}
	...

080015f4 <_ZN4GameD1Ev>:
Game::~Game() {
 80015f4:	b590      	push	{r4, r7, lr}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	4a11      	ldr	r2, [pc, #68]	; (8001644 <_ZN4GameD1Ev+0x50>)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	3360      	adds	r3, #96	; 0x60
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff f9c2 	bl	8000990 <_ZN4BallD1Ev>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3348      	adds	r3, #72	; 0x48
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fc53 	bl	8001ebc <_ZN4MenuD1Ev>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	3308      	adds	r3, #8
 800161a:	2b00      	cmp	r3, #0
 800161c:	d00d      	beq.n	800163a <_ZN4GameD1Ev+0x46>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	3308      	adds	r3, #8
 8001622:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3308      	adds	r3, #8
 800162a:	429c      	cmp	r4, r3
 800162c:	d005      	beq.n	800163a <_ZN4GameD1Ev+0x46>
 800162e:	3c20      	subs	r4, #32
 8001630:	6823      	ldr	r3, [r4, #0]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4620      	mov	r0, r4
 8001636:	4798      	blx	r3
 8001638:	e7f5      	b.n	8001626 <_ZN4GameD1Ev+0x32>
}
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4618      	mov	r0, r3
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	bd90      	pop	{r4, r7, pc}
 8001644:	08007eb4 	.word	0x08007eb4

08001648 <_ZN4GameD0Ev>:
Game::~Game() {
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
}
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff ffcf 	bl	80015f4 <_ZN4GameD1Ev>
 8001656:	2174      	movs	r1, #116	; 0x74
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f005 feff 	bl	800745c <_ZdlPvj>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4618      	mov	r0, r3
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <_ZL12MX_TIM4_Initi>:

static void MX_TIM4_Init(int pulse)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b090      	sub	sp, #64	; 0x40
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001670:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
 8001698:	615a      	str	r2, [r3, #20]
 800169a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800169c:	4b39      	ldr	r3, [pc, #228]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 800169e:	4a3a      	ldr	r2, [pc, #232]	; (8001788 <_ZL12MX_TIM4_Initi+0x120>)
 80016a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80016a2:	4b38      	ldr	r3, [pc, #224]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a8:	4b36      	ldr	r3, [pc, #216]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 80016ae:	4b35      	ldr	r3, [pc, #212]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 80016b0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80016b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b6:	4b33      	ldr	r3, [pc, #204]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016bc:	4b31      	ldr	r3, [pc, #196]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 80016be:	2200      	movs	r2, #0
 80016c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80016c2:	4830      	ldr	r0, [pc, #192]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 80016c4:	f004 ff55 	bl	8006572 <HAL_TIM_Base_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	bf14      	ite	ne
 80016ce:	2301      	movne	r3, #1
 80016d0:	2300      	moveq	r3, #0
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <_ZL12MX_TIM4_Initi+0x74>
  {
    Error_Handler();
 80016d8:	f002 fc42 	bl	8003f60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e0:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80016e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016e6:	4619      	mov	r1, r3
 80016e8:	4826      	ldr	r0, [pc, #152]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 80016ea:	f005 f9cd 	bl	8006a88 <HAL_TIM_ConfigClockSource>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	bf14      	ite	ne
 80016f4:	2301      	movne	r3, #1
 80016f6:	2300      	moveq	r3, #0
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <_ZL12MX_TIM4_Initi+0x9a>
  {
    Error_Handler();
 80016fe:	f002 fc2f 	bl	8003f60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001702:	4820      	ldr	r0, [pc, #128]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 8001704:	f004 ff84 	bl	8006610 <HAL_TIM_PWM_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	bf14      	ite	ne
 800170e:	2301      	movne	r3, #1
 8001710:	2300      	moveq	r3, #0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <_ZL12MX_TIM4_Initi+0xb4>
  {
    Error_Handler();
 8001718:	f002 fc22 	bl	8003f60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001724:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001728:	4619      	mov	r1, r3
 800172a:	4816      	ldr	r0, [pc, #88]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 800172c:	f005 fd54 	bl	80071d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	bf14      	ite	ne
 8001736:	2301      	movne	r3, #1
 8001738:	2300      	moveq	r3, #0
 800173a:	b2db      	uxtb	r3, r3
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <_ZL12MX_TIM4_Initi+0xdc>
  {
    Error_Handler();
 8001740:	f002 fc0e 	bl	8003f60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001744:	2360      	movs	r3, #96	; 0x60
 8001746:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = pulse; // pluse range 10000 - 20000
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001750:	2300      	movs	r3, #0
 8001752:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001754:	f107 030c 	add.w	r3, r7, #12
 8001758:	2200      	movs	r2, #0
 800175a:	4619      	mov	r1, r3
 800175c:	4809      	ldr	r0, [pc, #36]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 800175e:	f005 f8d1 	bl	8006904 <HAL_TIM_PWM_ConfigChannel>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	bf14      	ite	ne
 8001768:	2301      	movne	r3, #1
 800176a:	2300      	moveq	r3, #0
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <_ZL12MX_TIM4_Initi+0x10e>
  {
    Error_Handler();
 8001772:	f002 fbf5 	bl	8003f60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001776:	4803      	ldr	r0, [pc, #12]	; (8001784 <_ZL12MX_TIM4_Initi+0x11c>)
 8001778:	f002 fce2 	bl	8004140 <HAL_TIM_MspPostInit>

}
 800177c:	bf00      	nop
 800177e:	3740      	adds	r7, #64	; 0x40
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20000108 	.word	0x20000108
 8001788:	40000800 	.word	0x40000800

0800178c <_ZL12MX_TIM2_Initi>:

static void MX_TIM2_Init(int pulse)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08c      	sub	sp, #48	; 0x30
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001794:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]
 80017ae:	615a      	str	r2, [r3, #20]
 80017b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017b2:	4b2a      	ldr	r3, [pc, #168]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 80017b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80017ba:	4b28      	ldr	r3, [pc, #160]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 80017bc:	2200      	movs	r2, #0
 80017be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c0:	4b26      	ldr	r3, [pc, #152]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80017c6:	4b25      	ldr	r3, [pc, #148]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 80017c8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80017cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ce:	4b23      	ldr	r3, [pc, #140]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d4:	4b21      	ldr	r3, [pc, #132]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017da:	4820      	ldr	r0, [pc, #128]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 80017dc:	f004 ff18 	bl	8006610 <HAL_TIM_PWM_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	bf14      	ite	ne
 80017e6:	2301      	movne	r3, #1
 80017e8:	2300      	moveq	r3, #0
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <_ZL12MX_TIM2_Initi+0x68>
  {
    Error_Handler();
 80017f0:	f002 fbb6 	bl	8003f60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001800:	4619      	mov	r1, r3
 8001802:	4816      	ldr	r0, [pc, #88]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 8001804:	f005 fce8 	bl	80071d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	bf14      	ite	ne
 800180e:	2301      	movne	r3, #1
 8001810:	2300      	moveq	r3, #0
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <_ZL12MX_TIM2_Initi+0x90>
  {
    Error_Handler();
 8001818:	f002 fba2 	bl	8003f60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800181c:	2360      	movs	r3, #96	; 0x60
 800181e:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = pulse;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800182c:	f107 030c 	add.w	r3, r7, #12
 8001830:	220c      	movs	r2, #12
 8001832:	4619      	mov	r1, r3
 8001834:	4809      	ldr	r0, [pc, #36]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 8001836:	f005 f865 	bl	8006904 <HAL_TIM_PWM_ConfigChannel>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	bf14      	ite	ne
 8001840:	2301      	movne	r3, #1
 8001842:	2300      	moveq	r3, #0
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <_ZL12MX_TIM2_Initi+0xc2>
  {
    Error_Handler();
 800184a:	f002 fb89 	bl	8003f60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800184e:	4803      	ldr	r0, [pc, #12]	; (800185c <_ZL12MX_TIM2_Initi+0xd0>)
 8001850:	f002 fc76 	bl	8004140 <HAL_TIM_MspPostInit>

}
 8001854:	bf00      	nop
 8001856:	3730      	adds	r7, #48	; 0x30
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200000c0 	.word	0x200000c0

08001860 <_ZN4MenuC1Ev>:
#include <Menu.h>
#include "lcd.h"
#include "xpt2046.h"
#include <stdio.h>
Menu::Menu() {
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	4a07      	ldr	r2, [pc, #28]	; (8001888 <_ZN4MenuC1Ev+0x28>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	3308      	adds	r3, #8
 8001872:	4618      	mov	r0, r3
 8001874:	f001 f8a0 	bl	80029b8 <_ZN8SettingsC1Ev>
	currentMenu = homeScreen;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	605a      	str	r2, [r3, #4]
}
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	08007ec4 	.word	0x08007ec4

0800188c <_ZN4Menu14getCurrentMenuEv>:
int Menu::getCurrentMenu() {
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
	return currentMenu;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr
	...

080018a4 <_ZN4Menu18displayCurrentMenuEv>:
void Menu::displayCurrentMenu() {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08a      	sub	sp, #40	; 0x28
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	6078      	str	r0, [r7, #4]
	switch (currentMenu) {
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	2b05      	cmp	r3, #5
 80018b2:	f200 81a6 	bhi.w	8001c02 <_ZN4Menu18displayCurrentMenuEv+0x35e>
 80018b6:	a201      	add	r2, pc, #4	; (adr r2, 80018bc <_ZN4Menu18displayCurrentMenuEv+0x18>)
 80018b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018bc:	080018d5 	.word	0x080018d5
 80018c0:	0800194b 	.word	0x0800194b
 80018c4:	080019c1 	.word	0x080019c1
 80018c8:	08001abb 	.word	0x08001abb
 80018cc:	08001b21 	.word	0x08001b21
 80018d0:	08001b9d 	.word	0x08001b9d
	case homeScreen:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 80018d4:	2300      	movs	r3, #0
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80018dc:	22f0      	movs	r2, #240	; 0xf0
 80018de:	2100      	movs	r1, #0
 80018e0:	2000      	movs	r0, #0
 80018e2:	f001 fb0d 	bl	8002f00 <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		LCD_DrawString(70, 40, "Extreme Pong");
 80018e6:	4ac9      	ldr	r2, [pc, #804]	; (8001c0c <_ZN4Menu18displayCurrentMenuEv+0x368>)
 80018e8:	2128      	movs	r1, #40	; 0x28
 80018ea:	2046      	movs	r0, #70	; 0x46
 80018ec:	f001 fc56 	bl	800319c <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 80018f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	2382      	movs	r3, #130	; 0x82
 80018f8:	22dc      	movs	r2, #220	; 0xdc
 80018fa:	2150      	movs	r1, #80	; 0x50
 80018fc:	2014      	movs	r0, #20
 80018fe:	f001 fba6 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 100, "Single Player");
 8001902:	4ac3      	ldr	r2, [pc, #780]	; (8001c10 <_ZN4Menu18displayCurrentMenuEv+0x36c>)
 8001904:	2164      	movs	r1, #100	; 0x64
 8001906:	2046      	movs	r0, #70	; 0x46
 8001908:	f001 fc48 	bl	800319c <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 800190c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	23d2      	movs	r3, #210	; 0xd2
 8001914:	22dc      	movs	r2, #220	; 0xdc
 8001916:	21a0      	movs	r1, #160	; 0xa0
 8001918:	2014      	movs	r0, #20
 800191a:	f001 fb98 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 180, "Two Player");
 800191e:	4abd      	ldr	r2, [pc, #756]	; (8001c14 <_ZN4Menu18displayCurrentMenuEv+0x370>)
 8001920:	21b4      	movs	r1, #180	; 0xb4
 8001922:	2046      	movs	r0, #70	; 0x46
 8001924:	f001 fc3a 	bl	800319c <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 8001928:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	f44f 7391 	mov.w	r3, #290	; 0x122
 8001932:	22dc      	movs	r2, #220	; 0xdc
 8001934:	21f0      	movs	r1, #240	; 0xf0
 8001936:	2014      	movs	r0, #20
 8001938:	f001 fb89 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 260, "Settings");
 800193c:	4ab6      	ldr	r2, [pc, #728]	; (8001c18 <_ZN4Menu18displayCurrentMenuEv+0x374>)
 800193e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001942:	2046      	movs	r0, #70	; 0x46
 8001944:	f001 fc2a 	bl	800319c <_Z14LCD_DrawStringttPKc>
		break;
 8001948:	e15b      	b.n	8001c02 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case singlePlayerOptionsScreen:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 800194a:	2300      	movs	r3, #0
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001952:	22f0      	movs	r2, #240	; 0xf0
 8001954:	2100      	movs	r1, #0
 8001956:	2000      	movs	r0, #0
 8001958:	f001 fad2 	bl	8002f00 <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		LCD_DrawString(70, 40, "Single Player");
 800195c:	4aac      	ldr	r2, [pc, #688]	; (8001c10 <_ZN4Menu18displayCurrentMenuEv+0x36c>)
 800195e:	2128      	movs	r1, #40	; 0x28
 8001960:	2046      	movs	r0, #70	; 0x46
 8001962:	f001 fc1b 	bl	800319c <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 8001966:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	2382      	movs	r3, #130	; 0x82
 800196e:	22dc      	movs	r2, #220	; 0xdc
 8001970:	2150      	movs	r1, #80	; 0x50
 8001972:	2014      	movs	r0, #20
 8001974:	f001 fb6b 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 100, "Vs Bot");
 8001978:	4aa8      	ldr	r2, [pc, #672]	; (8001c1c <_ZN4Menu18displayCurrentMenuEv+0x378>)
 800197a:	2164      	movs	r1, #100	; 0x64
 800197c:	2046      	movs	r0, #70	; 0x46
 800197e:	f001 fc0d 	bl	800319c <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 8001982:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	23d2      	movs	r3, #210	; 0xd2
 800198a:	22dc      	movs	r2, #220	; 0xdc
 800198c:	21a0      	movs	r1, #160	; 0xa0
 800198e:	2014      	movs	r0, #20
 8001990:	f001 fb5d 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(70, 180, "Vs Wall");
 8001994:	4aa2      	ldr	r2, [pc, #648]	; (8001c20 <_ZN4Menu18displayCurrentMenuEv+0x37c>)
 8001996:	21b4      	movs	r1, #180	; 0xb4
 8001998:	2046      	movs	r0, #70	; 0x46
 800199a:	f001 fbff 	bl	800319c <_Z14LCD_DrawStringttPKc>
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 800199e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	f44f 7391 	mov.w	r3, #290	; 0x122
 80019a8:	22dc      	movs	r2, #220	; 0xdc
 80019aa:	21f0      	movs	r1, #240	; 0xf0
 80019ac:	2014      	movs	r0, #20
 80019ae:	f001 fb4e 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(100, 260, "Back");
 80019b2:	4a9c      	ldr	r2, [pc, #624]	; (8001c24 <_ZN4Menu18displayCurrentMenuEv+0x380>)
 80019b4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80019b8:	2064      	movs	r0, #100	; 0x64
 80019ba:	f001 fbef 	bl	800319c <_Z14LCD_DrawStringttPKc>
		break;
 80019be:	e120      	b.n	8001c02 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case settingsScreen:
		char resultsDisplay[10];
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 80019c0:	2300      	movs	r3, #0
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80019c8:	22f0      	movs	r2, #240	; 0xf0
 80019ca:	2100      	movs	r1, #0
 80019cc:	2000      	movs	r0, #0
 80019ce:	f001 fa97 	bl	8002f00 <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);

		//Victory Condition button
		LCD_DrawEmptyRectangle(20, 10, 220, 60, WHITE);
 80019d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	233c      	movs	r3, #60	; 0x3c
 80019da:	22dc      	movs	r2, #220	; 0xdc
 80019dc:	210a      	movs	r1, #10
 80019de:	2014      	movs	r0, #20
 80019e0:	f001 fb35 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(30, 30, "Victory Condition:");
 80019e4:	4a90      	ldr	r2, [pc, #576]	; (8001c28 <_ZN4Menu18displayCurrentMenuEv+0x384>)
 80019e6:	211e      	movs	r1, #30
 80019e8:	201e      	movs	r0, #30
 80019ea:	f001 fbd7 	bl	800319c <_Z14LCD_DrawStringttPKc>
		sprintf(resultsDisplay, "%d", settings.getPointsNeeded());
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	3308      	adds	r3, #8
 80019f2:	4618      	mov	r0, r3
 80019f4:	f001 f80e 	bl	8002a14 <_ZN8Settings15getPointsNeededEv>
 80019f8:	4602      	mov	r2, r0
 80019fa:	f107 0308 	add.w	r3, r7, #8
 80019fe:	498b      	ldr	r1, [pc, #556]	; (8001c2c <_ZN4Menu18displayCurrentMenuEv+0x388>)
 8001a00:	4618      	mov	r0, r3
 8001a02:	f005 fe55 	bl	80076b0 <siprintf>
		LCD_DrawString(180, 30, resultsDisplay);
 8001a06:	f107 0308 	add.w	r3, r7, #8
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	211e      	movs	r1, #30
 8001a0e:	20b4      	movs	r0, #180	; 0xb4
 8001a10:	f001 fbc4 	bl	800319c <_Z14LCD_DrawStringttPKc>

		//Ball Speed Up Rate button
		LCD_DrawEmptyRectangle(20, 80, 220, 130, WHITE);
 8001a14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	2382      	movs	r3, #130	; 0x82
 8001a1c:	22dc      	movs	r2, #220	; 0xdc
 8001a1e:	2150      	movs	r1, #80	; 0x50
 8001a20:	2014      	movs	r0, #20
 8001a22:	f001 fb14 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(30, 100, "Ball Speed Up Rate:");
 8001a26:	4a82      	ldr	r2, [pc, #520]	; (8001c30 <_ZN4Menu18displayCurrentMenuEv+0x38c>)
 8001a28:	2164      	movs	r1, #100	; 0x64
 8001a2a:	201e      	movs	r0, #30
 8001a2c:	f001 fbb6 	bl	800319c <_Z14LCD_DrawStringttPKc>
		sprintf(resultsDisplay, "%d", settings.getBallSpeedIncreaseRate());
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3308      	adds	r3, #8
 8001a34:	4618      	mov	r0, r3
 8001a36:	f001 f80e 	bl	8002a56 <_ZN8Settings24getBallSpeedIncreaseRateEv>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	f107 0308 	add.w	r3, r7, #8
 8001a40:	497a      	ldr	r1, [pc, #488]	; (8001c2c <_ZN4Menu18displayCurrentMenuEv+0x388>)
 8001a42:	4618      	mov	r0, r3
 8001a44:	f005 fe34 	bl	80076b0 <siprintf>
		LCD_DrawString(180, 100, resultsDisplay);
 8001a48:	f107 0308 	add.w	r3, r7, #8
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	2164      	movs	r1, #100	; 0x64
 8001a50:	20b4      	movs	r0, #180	; 0xb4
 8001a52:	f001 fba3 	bl	800319c <_Z14LCD_DrawStringttPKc>

		// Knockback button
		LCD_DrawEmptyRectangle(20, 160, 220, 210, WHITE);
 8001a56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	23d2      	movs	r3, #210	; 0xd2
 8001a5e:	22dc      	movs	r2, #220	; 0xdc
 8001a60:	21a0      	movs	r1, #160	; 0xa0
 8001a62:	2014      	movs	r0, #20
 8001a64:	f001 faf3 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(30, 180, "Knockback:");
 8001a68:	4a72      	ldr	r2, [pc, #456]	; (8001c34 <_ZN4Menu18displayCurrentMenuEv+0x390>)
 8001a6a:	21b4      	movs	r1, #180	; 0xb4
 8001a6c:	201e      	movs	r0, #30
 8001a6e:	f001 fb95 	bl	800319c <_Z14LCD_DrawStringttPKc>
		if (settings.getKnockback()) {
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3308      	adds	r3, #8
 8001a76:	4618      	mov	r0, r3
 8001a78:	f001 f808 	bl	8002a8c <_ZN8Settings12getKnockbackEv>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d005      	beq.n	8001a8e <_ZN4Menu18displayCurrentMenuEv+0x1ea>
			LCD_DrawString(180, 180, "ON");
 8001a82:	4a6d      	ldr	r2, [pc, #436]	; (8001c38 <_ZN4Menu18displayCurrentMenuEv+0x394>)
 8001a84:	21b4      	movs	r1, #180	; 0xb4
 8001a86:	20b4      	movs	r0, #180	; 0xb4
 8001a88:	f001 fb88 	bl	800319c <_Z14LCD_DrawStringttPKc>
 8001a8c:	e004      	b.n	8001a98 <_ZN4Menu18displayCurrentMenuEv+0x1f4>
		} else {
			LCD_DrawString(180, 180, "OFF");
 8001a8e:	4a6b      	ldr	r2, [pc, #428]	; (8001c3c <_ZN4Menu18displayCurrentMenuEv+0x398>)
 8001a90:	21b4      	movs	r1, #180	; 0xb4
 8001a92:	20b4      	movs	r0, #180	; 0xb4
 8001a94:	f001 fb82 	bl	800319c <_Z14LCD_DrawStringttPKc>
		}

		// Back button
		LCD_DrawEmptyRectangle(20, 240, 220, 290, WHITE);
 8001a98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	f44f 7391 	mov.w	r3, #290	; 0x122
 8001aa2:	22dc      	movs	r2, #220	; 0xdc
 8001aa4:	21f0      	movs	r1, #240	; 0xf0
 8001aa6:	2014      	movs	r0, #20
 8001aa8:	f001 fad1 	bl	800304e <_Z22LCD_DrawEmptyRectanglettttt>
		LCD_DrawString(100, 260, "Back");
 8001aac:	4a5d      	ldr	r2, [pc, #372]	; (8001c24 <_ZN4Menu18displayCurrentMenuEv+0x380>)
 8001aae:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001ab2:	2064      	movs	r0, #100	; 0x64
 8001ab4:	f001 fb72 	bl	800319c <_Z14LCD_DrawStringttPKc>
		break;
 8001ab8:	e0a3      	b.n	8001c02 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case vsBotGame:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 8001aba:	2300      	movs	r3, #0
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001ac2:	22f0      	movs	r2, #240	; 0xf0
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	f001 fa1a 	bl	8002f00 <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		for (int i=0; i <= wallWidith; i++) {
 8001acc:	2300      	movs	r3, #0
 8001ace:	61fb      	str	r3, [r7, #28]
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	2b03      	cmp	r3, #3
 8001ad4:	dc21      	bgt.n	8001b1a <_ZN4Menu18displayCurrentMenuEv+0x276>
			LCD_DrawLine(LCD_DispWindow_Start_COLUMN + i,
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	b298      	uxth	r0, r3
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001ae8:	2100      	movs	r1, #0
 8001aea:	f001 fa2c 	bl	8002f46 <_Z12LCD_DrawLinettttt>
					LCD_DispWindow_Start_PAGE, LCD_DispWindow_Start_COLUMN + i,
					LCD_DispWindow_PAGE, WHITE);
			LCD_DrawLine(LCD_DispWindow_COLUMN - i, LCD_DispWindow_Start_PAGE,
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001af6:	b298      	uxth	r0, r3
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	f001 fa1a 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		for (int i=0; i <= wallWidith; i++) {
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	3301      	adds	r3, #1
 8001b16:	61fb      	str	r3, [r7, #28]
 8001b18:	e7da      	b.n	8001ad0 <_ZN4Menu18displayCurrentMenuEv+0x22c>
					LCD_DispWindow_COLUMN - i, LCD_DispWindow_PAGE, WHITE);
		}
		LCD_DrawNet();
 8001b1a:	f001 feef 	bl	80038fc <_Z11LCD_DrawNetv>
		break;
 8001b1e:	e070      	b.n	8001c02 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case vsWallGame:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 8001b20:	2300      	movs	r3, #0
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001b28:	22f0      	movs	r2, #240	; 0xf0
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	f001 f9e7 	bl	8002f00 <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);

		for (int i=0; i <= wallWidith; i++) {
 8001b32:	2300      	movs	r3, #0
 8001b34:	61bb      	str	r3, [r7, #24]
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	2b03      	cmp	r3, #3
 8001b3a:	dc2c      	bgt.n	8001b96 <_ZN4Menu18displayCurrentMenuEv+0x2f2>
			LCD_DrawLine(LCD_DispWindow_Start_COLUMN + i,
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	b298      	uxth	r0, r3
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001b4e:	2100      	movs	r1, #0
 8001b50:	f001 f9f9 	bl	8002f46 <_Z12LCD_DrawLinettttt>
					LCD_DispWindow_Start_PAGE, LCD_DispWindow_Start_COLUMN + i,
					LCD_DispWindow_PAGE, WHITE);
			LCD_DrawLine(LCD_DispWindow_COLUMN - i, LCD_DispWindow_Start_PAGE,
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001b5c:	b298      	uxth	r0, r3
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001b72:	2100      	movs	r1, #0
 8001b74:	f001 f9e7 	bl	8002f46 <_Z12LCD_DrawLinettttt>
					LCD_DispWindow_COLUMN - i, LCD_DispWindow_PAGE, WHITE);
			LCD_DrawLine(LCD_DispWindow_Start_COLUMN,
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	b299      	uxth	r1, r3
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b84:	9200      	str	r2, [sp, #0]
 8001b86:	22f0      	movs	r2, #240	; 0xf0
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f001 f9dc 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		for (int i=0; i <= wallWidith; i++) {
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	3301      	adds	r3, #1
 8001b92:	61bb      	str	r3, [r7, #24]
 8001b94:	e7cf      	b.n	8001b36 <_ZN4Menu18displayCurrentMenuEv+0x292>
					LCD_DispWindow_Start_PAGE + i, LCD_DispWindow_COLUMN,
					LCD_DispWindow_Start_PAGE + i, WHITE);
		}
		LCD_DrawNet();
 8001b96:	f001 feb1 	bl	80038fc <_Z11LCD_DrawNetv>
		break;
 8001b9a:	e032      	b.n	8001c02 <_ZN4Menu18displayCurrentMenuEv+0x35e>
	case twoPlayersGame:
		LCD_Clear(LCD_DispWindow_Start_COLUMN, LCD_DispWindow_Start_PAGE,
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001ba4:	22f0      	movs	r2, #240	; 0xf0
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f001 f9a9 	bl	8002f00 <_Z9LCD_Clearttttt>
		LCD_DispWindow_COLUMN, LCD_DispWindow_PAGE, BLACK);
		for (int i=0; i <= wallWidith; i++) {
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2b03      	cmp	r3, #3
 8001bb6:	dc21      	bgt.n	8001bfc <_ZN4Menu18displayCurrentMenuEv+0x358>
			LCD_DrawLine(LCD_DispWindow_Start_COLUMN + i,
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	b298      	uxth	r0, r3
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001bca:	2100      	movs	r1, #0
 8001bcc:	f001 f9bb 	bl	8002f46 <_Z12LCD_DrawLinettttt>
					LCD_DispWindow_Start_PAGE, LCD_DispWindow_Start_COLUMN + i,
					LCD_DispWindow_PAGE, WHITE);
			LCD_DrawLine(LCD_DispWindow_COLUMN - i, LCD_DispWindow_Start_PAGE,
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001bd8:	b298      	uxth	r0, r3
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001bee:	2100      	movs	r1, #0
 8001bf0:	f001 f9a9 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		for (int i=0; i <= wallWidith; i++) {
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	e7da      	b.n	8001bb2 <_ZN4Menu18displayCurrentMenuEv+0x30e>
					LCD_DispWindow_COLUMN - i, LCD_DispWindow_PAGE, WHITE);
		}
		LCD_DrawNet();
 8001bfc:	f001 fe7e 	bl	80038fc <_Z11LCD_DrawNetv>
		break;
 8001c00:	bf00      	nop
	default:
		;
	}
}
 8001c02:	bf00      	nop
 8001c04:	3720      	adds	r7, #32
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	08007e00 	.word	0x08007e00
 8001c10:	08007e10 	.word	0x08007e10
 8001c14:	08007e20 	.word	0x08007e20
 8001c18:	08007e2c 	.word	0x08007e2c
 8001c1c:	08007e38 	.word	0x08007e38
 8001c20:	08007e40 	.word	0x08007e40
 8001c24:	08007e48 	.word	0x08007e48
 8001c28:	08007e50 	.word	0x08007e50
 8001c2c:	08007e64 	.word	0x08007e64
 8001c30:	08007e68 	.word	0x08007e68
 8001c34:	08007e7c 	.word	0x08007e7c
 8001c38:	08007e88 	.word	0x08007e88
 8001c3c:	08007e8c 	.word	0x08007e8c

08001c40 <_ZN4Menu14setCurrentMenuEi>:
void Menu::setCurrentMenu(int menu) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
	currentMenu = menu;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
	displayCurrentMenu();
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff fe27 	bl	80018a4 <_ZN4Menu18displayCurrentMenuEv>
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
	...

08001c60 <_ZN4Menu16onClickListienerEv>:
void Menu::onClickListiener() {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
	strType_XPT2046_Coordinate strDisplayCoordinate;
	if (!XPT2046_Get_TouchedPoint(&strDisplayCoordinate,
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	498d      	ldr	r1, [pc, #564]	; (8001ea4 <_ZN4Menu16onClickListienerEv+0x244>)
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f002 fd90 	bl	8004794 <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	bf0c      	ite	eq
 8001c7a:	2301      	moveq	r3, #1
 8001c7c:	2300      	movne	r3, #0
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	f040 8105 	bne.w	8001e90 <_ZN4Menu16onClickListienerEv+0x230>
			&strXPT2046_TouchPara)) {
		return;
	}
	switch (currentMenu) {
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d073      	beq.n	8001d76 <_ZN4Menu16onClickListienerEv+0x116>
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	f300 8105 	bgt.w	8001e9e <_ZN4Menu16onClickListienerEv+0x23e>
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d002      	beq.n	8001c9e <_ZN4Menu16onClickListienerEv+0x3e>
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d036      	beq.n	8001d0a <_ZN4Menu16onClickListienerEv+0xaa>
 8001c9c:	e0ff      	b.n	8001e9e <_ZN4Menu16onClickListienerEv+0x23e>
	case homeScreen:
		if (((strDisplayCoordinate.y > 80) && (strDisplayCoordinate.y < 130))
 8001c9e:	8afb      	ldrh	r3, [r7, #22]
 8001ca0:	2b50      	cmp	r3, #80	; 0x50
 8001ca2:	d90c      	bls.n	8001cbe <_ZN4Menu16onClickListienerEv+0x5e>
 8001ca4:	8afb      	ldrh	r3, [r7, #22]
 8001ca6:	2b81      	cmp	r3, #129	; 0x81
 8001ca8:	d809      	bhi.n	8001cbe <_ZN4Menu16onClickListienerEv+0x5e>
				&& ((strDisplayCoordinate.x > 20)
 8001caa:	8abb      	ldrh	r3, [r7, #20]
 8001cac:	2b14      	cmp	r3, #20
 8001cae:	d906      	bls.n	8001cbe <_ZN4Menu16onClickListienerEv+0x5e>
						&& (strDisplayCoordinate.x < 220))) {
 8001cb0:	8abb      	ldrh	r3, [r7, #20]
 8001cb2:	2bdb      	cmp	r3, #219	; 0xdb
 8001cb4:	d803      	bhi.n	8001cbe <_ZN4Menu16onClickListienerEv+0x5e>
			setCurrentMenu(singlePlayerOptionsScreen);
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff ffc1 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
		}
		if (((strDisplayCoordinate.y > 160) && (strDisplayCoordinate.y < 210))
 8001cbe:	8afb      	ldrh	r3, [r7, #22]
 8001cc0:	2ba0      	cmp	r3, #160	; 0xa0
 8001cc2:	d90c      	bls.n	8001cde <_ZN4Menu16onClickListienerEv+0x7e>
 8001cc4:	8afb      	ldrh	r3, [r7, #22]
 8001cc6:	2bd1      	cmp	r3, #209	; 0xd1
 8001cc8:	d809      	bhi.n	8001cde <_ZN4Menu16onClickListienerEv+0x7e>
				&& ((strDisplayCoordinate.x > 20)
 8001cca:	8abb      	ldrh	r3, [r7, #20]
 8001ccc:	2b14      	cmp	r3, #20
 8001cce:	d906      	bls.n	8001cde <_ZN4Menu16onClickListienerEv+0x7e>
						&& (strDisplayCoordinate.x < 220))) {
 8001cd0:	8abb      	ldrh	r3, [r7, #20]
 8001cd2:	2bdb      	cmp	r3, #219	; 0xdb
 8001cd4:	d803      	bhi.n	8001cde <_ZN4Menu16onClickListienerEv+0x7e>
			setCurrentMenu(twoPlayersGame);
 8001cd6:	2105      	movs	r1, #5
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff ffb1 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
		}
		if (((strDisplayCoordinate.y > 240) && (strDisplayCoordinate.y < 290))
 8001cde:	8afb      	ldrh	r3, [r7, #22]
 8001ce0:	2bf0      	cmp	r3, #240	; 0xf0
 8001ce2:	f240 80d7 	bls.w	8001e94 <_ZN4Menu16onClickListienerEv+0x234>
 8001ce6:	8afb      	ldrh	r3, [r7, #22]
 8001ce8:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8001cec:	f080 80d2 	bcs.w	8001e94 <_ZN4Menu16onClickListienerEv+0x234>
				&& ((strDisplayCoordinate.x > 20)
 8001cf0:	8abb      	ldrh	r3, [r7, #20]
 8001cf2:	2b14      	cmp	r3, #20
 8001cf4:	f240 80ce 	bls.w	8001e94 <_ZN4Menu16onClickListienerEv+0x234>
						&& (strDisplayCoordinate.x < 220))) {
 8001cf8:	8abb      	ldrh	r3, [r7, #20]
 8001cfa:	2bdb      	cmp	r3, #219	; 0xdb
 8001cfc:	f200 80ca 	bhi.w	8001e94 <_ZN4Menu16onClickListienerEv+0x234>
			setCurrentMenu(settingsScreen);
 8001d00:	2102      	movs	r1, #2
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff ff9c 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
		}

		break;
 8001d08:	e0c4      	b.n	8001e94 <_ZN4Menu16onClickListienerEv+0x234>
	case singlePlayerOptionsScreen:
		if (((strDisplayCoordinate.y > 80) && (strDisplayCoordinate.y < 130))
 8001d0a:	8afb      	ldrh	r3, [r7, #22]
 8001d0c:	2b50      	cmp	r3, #80	; 0x50
 8001d0e:	d90c      	bls.n	8001d2a <_ZN4Menu16onClickListienerEv+0xca>
 8001d10:	8afb      	ldrh	r3, [r7, #22]
 8001d12:	2b81      	cmp	r3, #129	; 0x81
 8001d14:	d809      	bhi.n	8001d2a <_ZN4Menu16onClickListienerEv+0xca>
				&& ((strDisplayCoordinate.x > 20)
 8001d16:	8abb      	ldrh	r3, [r7, #20]
 8001d18:	2b14      	cmp	r3, #20
 8001d1a:	d906      	bls.n	8001d2a <_ZN4Menu16onClickListienerEv+0xca>
						&& (strDisplayCoordinate.x < 220))) {
 8001d1c:	8abb      	ldrh	r3, [r7, #20]
 8001d1e:	2bdb      	cmp	r3, #219	; 0xdb
 8001d20:	d803      	bhi.n	8001d2a <_ZN4Menu16onClickListienerEv+0xca>
			setCurrentMenu(vsBotGame);
 8001d22:	2103      	movs	r1, #3
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f7ff ff8b 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
		}
		if (((strDisplayCoordinate.y > 160) && (strDisplayCoordinate.y < 210))
 8001d2a:	8afb      	ldrh	r3, [r7, #22]
 8001d2c:	2ba0      	cmp	r3, #160	; 0xa0
 8001d2e:	d90c      	bls.n	8001d4a <_ZN4Menu16onClickListienerEv+0xea>
 8001d30:	8afb      	ldrh	r3, [r7, #22]
 8001d32:	2bd1      	cmp	r3, #209	; 0xd1
 8001d34:	d809      	bhi.n	8001d4a <_ZN4Menu16onClickListienerEv+0xea>
				&& ((strDisplayCoordinate.x > 20)
 8001d36:	8abb      	ldrh	r3, [r7, #20]
 8001d38:	2b14      	cmp	r3, #20
 8001d3a:	d906      	bls.n	8001d4a <_ZN4Menu16onClickListienerEv+0xea>
						&& (strDisplayCoordinate.x < 220))) {
 8001d3c:	8abb      	ldrh	r3, [r7, #20]
 8001d3e:	2bdb      	cmp	r3, #219	; 0xdb
 8001d40:	d803      	bhi.n	8001d4a <_ZN4Menu16onClickListienerEv+0xea>
			setCurrentMenu(vsWallGame);
 8001d42:	2104      	movs	r1, #4
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f7ff ff7b 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
		}
		if (((strDisplayCoordinate.y > 240) && (strDisplayCoordinate.y < 290))
 8001d4a:	8afb      	ldrh	r3, [r7, #22]
 8001d4c:	2bf0      	cmp	r3, #240	; 0xf0
 8001d4e:	f240 80a3 	bls.w	8001e98 <_ZN4Menu16onClickListienerEv+0x238>
 8001d52:	8afb      	ldrh	r3, [r7, #22]
 8001d54:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8001d58:	f080 809e 	bcs.w	8001e98 <_ZN4Menu16onClickListienerEv+0x238>
				&& ((strDisplayCoordinate.x > 20)
 8001d5c:	8abb      	ldrh	r3, [r7, #20]
 8001d5e:	2b14      	cmp	r3, #20
 8001d60:	f240 809a 	bls.w	8001e98 <_ZN4Menu16onClickListienerEv+0x238>
						&& (strDisplayCoordinate.x < 220))) {
 8001d64:	8abb      	ldrh	r3, [r7, #20]
 8001d66:	2bdb      	cmp	r3, #219	; 0xdb
 8001d68:	f200 8096 	bhi.w	8001e98 <_ZN4Menu16onClickListienerEv+0x238>
			setCurrentMenu(homeScreen);
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7ff ff66 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
		}
		break;
 8001d74:	e090      	b.n	8001e98 <_ZN4Menu16onClickListienerEv+0x238>
	case settingsScreen:
		char resultsDisplay[10];

		//Victory Condition button listener
		if (((strDisplayCoordinate.y > 10) && (strDisplayCoordinate.y < 60))
 8001d76:	8afb      	ldrh	r3, [r7, #22]
 8001d78:	2b0a      	cmp	r3, #10
 8001d7a:	d925      	bls.n	8001dc8 <_ZN4Menu16onClickListienerEv+0x168>
 8001d7c:	8afb      	ldrh	r3, [r7, #22]
 8001d7e:	2b3b      	cmp	r3, #59	; 0x3b
 8001d80:	d822      	bhi.n	8001dc8 <_ZN4Menu16onClickListienerEv+0x168>
				&& ((strDisplayCoordinate.x > 20)
 8001d82:	8abb      	ldrh	r3, [r7, #20]
 8001d84:	2b14      	cmp	r3, #20
 8001d86:	d91f      	bls.n	8001dc8 <_ZN4Menu16onClickListienerEv+0x168>
						&& (strDisplayCoordinate.x < 220))) {
 8001d88:	8abb      	ldrh	r3, [r7, #20]
 8001d8a:	2bdb      	cmp	r3, #219	; 0xdb
 8001d8c:	d81c      	bhi.n	8001dc8 <_ZN4Menu16onClickListienerEv+0x168>
			settings.setPointsNeeded();
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	3308      	adds	r3, #8
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fe28 	bl	80029e8 <_ZN8Settings15setPointsNeededEv>
			sprintf(resultsDisplay, "%d", settings.getPointsNeeded());
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3308      	adds	r3, #8
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f000 fe39 	bl	8002a14 <_ZN8Settings15getPointsNeededEv>
 8001da2:	4602      	mov	r2, r0
 8001da4:	f107 0308 	add.w	r3, r7, #8
 8001da8:	493f      	ldr	r1, [pc, #252]	; (8001ea8 <_ZN4Menu16onClickListienerEv+0x248>)
 8001daa:	4618      	mov	r0, r3
 8001dac:	f005 fc80 	bl	80076b0 <siprintf>
			LCD_DrawString(180, 30, "   ");
 8001db0:	4a3e      	ldr	r2, [pc, #248]	; (8001eac <_ZN4Menu16onClickListienerEv+0x24c>)
 8001db2:	211e      	movs	r1, #30
 8001db4:	20b4      	movs	r0, #180	; 0xb4
 8001db6:	f001 f9f1 	bl	800319c <_Z14LCD_DrawStringttPKc>
			LCD_DrawString(180, 30, resultsDisplay);
 8001dba:	f107 0308 	add.w	r3, r7, #8
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	211e      	movs	r1, #30
 8001dc2:	20b4      	movs	r0, #180	; 0xb4
 8001dc4:	f001 f9ea 	bl	800319c <_Z14LCD_DrawStringttPKc>
		}

		//Ball Speed Up Rate button listener
		if (((strDisplayCoordinate.y > 80) && (strDisplayCoordinate.y < 130))
 8001dc8:	8afb      	ldrh	r3, [r7, #22]
 8001dca:	2b50      	cmp	r3, #80	; 0x50
 8001dcc:	d925      	bls.n	8001e1a <_ZN4Menu16onClickListienerEv+0x1ba>
 8001dce:	8afb      	ldrh	r3, [r7, #22]
 8001dd0:	2b81      	cmp	r3, #129	; 0x81
 8001dd2:	d822      	bhi.n	8001e1a <_ZN4Menu16onClickListienerEv+0x1ba>
				&& ((strDisplayCoordinate.x > 20)
 8001dd4:	8abb      	ldrh	r3, [r7, #20]
 8001dd6:	2b14      	cmp	r3, #20
 8001dd8:	d91f      	bls.n	8001e1a <_ZN4Menu16onClickListienerEv+0x1ba>
						&& (strDisplayCoordinate.x < 220))) {
 8001dda:	8abb      	ldrh	r3, [r7, #20]
 8001ddc:	2bdb      	cmp	r3, #219	; 0xdb
 8001dde:	d81c      	bhi.n	8001e1a <_ZN4Menu16onClickListienerEv+0x1ba>
			settings.setBallSpeedIncreaseRate();
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3308      	adds	r3, #8
 8001de4:	4618      	mov	r0, r3
 8001de6:	f000 fe20 	bl	8002a2a <_ZN8Settings24setBallSpeedIncreaseRateEv>
			sprintf(resultsDisplay, "%d",
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	3308      	adds	r3, #8
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 fe31 	bl	8002a56 <_ZN8Settings24getBallSpeedIncreaseRateEv>
 8001df4:	4602      	mov	r2, r0
 8001df6:	f107 0308 	add.w	r3, r7, #8
 8001dfa:	492b      	ldr	r1, [pc, #172]	; (8001ea8 <_ZN4Menu16onClickListienerEv+0x248>)
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f005 fc57 	bl	80076b0 <siprintf>
					settings.getBallSpeedIncreaseRate());
			LCD_DrawString(180, 100, "    ");
 8001e02:	4a2b      	ldr	r2, [pc, #172]	; (8001eb0 <_ZN4Menu16onClickListienerEv+0x250>)
 8001e04:	2164      	movs	r1, #100	; 0x64
 8001e06:	20b4      	movs	r0, #180	; 0xb4
 8001e08:	f001 f9c8 	bl	800319c <_Z14LCD_DrawStringttPKc>
			LCD_DrawString(180, 100, resultsDisplay);
 8001e0c:	f107 0308 	add.w	r3, r7, #8
 8001e10:	461a      	mov	r2, r3
 8001e12:	2164      	movs	r1, #100	; 0x64
 8001e14:	20b4      	movs	r0, #180	; 0xb4
 8001e16:	f001 f9c1 	bl	800319c <_Z14LCD_DrawStringttPKc>
		}

		// Knockback button listener
		if (((strDisplayCoordinate.y > 160) && (strDisplayCoordinate.y < 210))
 8001e1a:	8afb      	ldrh	r3, [r7, #22]
 8001e1c:	2ba0      	cmp	r3, #160	; 0xa0
 8001e1e:	d925      	bls.n	8001e6c <_ZN4Menu16onClickListienerEv+0x20c>
 8001e20:	8afb      	ldrh	r3, [r7, #22]
 8001e22:	2bd1      	cmp	r3, #209	; 0xd1
 8001e24:	d822      	bhi.n	8001e6c <_ZN4Menu16onClickListienerEv+0x20c>
				&& ((strDisplayCoordinate.x > 20)
 8001e26:	8abb      	ldrh	r3, [r7, #20]
 8001e28:	2b14      	cmp	r3, #20
 8001e2a:	d91f      	bls.n	8001e6c <_ZN4Menu16onClickListienerEv+0x20c>
						&& (strDisplayCoordinate.x < 220))) {
 8001e2c:	8abb      	ldrh	r3, [r7, #20]
 8001e2e:	2bdb      	cmp	r3, #219	; 0xdb
 8001e30:	d81c      	bhi.n	8001e6c <_ZN4Menu16onClickListienerEv+0x20c>
			settings.setKnockback();
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3308      	adds	r3, #8
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 fe18 	bl	8002a6c <_ZN8Settings12setKnockbackEv>
			LCD_DrawString(180, 180, "   ");
 8001e3c:	4a1b      	ldr	r2, [pc, #108]	; (8001eac <_ZN4Menu16onClickListienerEv+0x24c>)
 8001e3e:	21b4      	movs	r1, #180	; 0xb4
 8001e40:	20b4      	movs	r0, #180	; 0xb4
 8001e42:	f001 f9ab 	bl	800319c <_Z14LCD_DrawStringttPKc>
			if (settings.getKnockback()) {
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	3308      	adds	r3, #8
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 fe1e 	bl	8002a8c <_ZN8Settings12getKnockbackEv>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d005      	beq.n	8001e62 <_ZN4Menu16onClickListienerEv+0x202>
				LCD_DrawString(180, 180, "ON");
 8001e56:	4a17      	ldr	r2, [pc, #92]	; (8001eb4 <_ZN4Menu16onClickListienerEv+0x254>)
 8001e58:	21b4      	movs	r1, #180	; 0xb4
 8001e5a:	20b4      	movs	r0, #180	; 0xb4
 8001e5c:	f001 f99e 	bl	800319c <_Z14LCD_DrawStringttPKc>
 8001e60:	e004      	b.n	8001e6c <_ZN4Menu16onClickListienerEv+0x20c>
			} else {
				LCD_DrawString(180, 180, "OFF");
 8001e62:	4a15      	ldr	r2, [pc, #84]	; (8001eb8 <_ZN4Menu16onClickListienerEv+0x258>)
 8001e64:	21b4      	movs	r1, #180	; 0xb4
 8001e66:	20b4      	movs	r0, #180	; 0xb4
 8001e68:	f001 f998 	bl	800319c <_Z14LCD_DrawStringttPKc>
			}
		}

		// Back button listener
		if (((strDisplayCoordinate.y > 240) && (strDisplayCoordinate.y < 290))
 8001e6c:	8afb      	ldrh	r3, [r7, #22]
 8001e6e:	2bf0      	cmp	r3, #240	; 0xf0
 8001e70:	d914      	bls.n	8001e9c <_ZN4Menu16onClickListienerEv+0x23c>
 8001e72:	8afb      	ldrh	r3, [r7, #22]
 8001e74:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8001e78:	d210      	bcs.n	8001e9c <_ZN4Menu16onClickListienerEv+0x23c>
				&& ((strDisplayCoordinate.x > 20)
 8001e7a:	8abb      	ldrh	r3, [r7, #20]
 8001e7c:	2b14      	cmp	r3, #20
 8001e7e:	d90d      	bls.n	8001e9c <_ZN4Menu16onClickListienerEv+0x23c>
						&& (strDisplayCoordinate.x < 220))) {
 8001e80:	8abb      	ldrh	r3, [r7, #20]
 8001e82:	2bdb      	cmp	r3, #219	; 0xdb
 8001e84:	d80a      	bhi.n	8001e9c <_ZN4Menu16onClickListienerEv+0x23c>
			setCurrentMenu(homeScreen);
 8001e86:	2100      	movs	r1, #0
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff fed9 	bl	8001c40 <_ZN4Menu14setCurrentMenuEi>
		}
		break;
 8001e8e:	e005      	b.n	8001e9c <_ZN4Menu16onClickListienerEv+0x23c>
		return;
 8001e90:	bf00      	nop
 8001e92:	e004      	b.n	8001e9e <_ZN4Menu16onClickListienerEv+0x23e>
		break;
 8001e94:	bf00      	nop
 8001e96:	e002      	b.n	8001e9e <_ZN4Menu16onClickListienerEv+0x23e>
		break;
 8001e98:	bf00      	nop
 8001e9a:	e000      	b.n	8001e9e <_ZN4Menu16onClickListienerEv+0x23e>
		break;
 8001e9c:	bf00      	nop
	default:
		;
	}
}
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20000008 	.word	0x20000008
 8001ea8:	08007e64 	.word	0x08007e64
 8001eac:	08007e90 	.word	0x08007e90
 8001eb0:	08007e94 	.word	0x08007e94
 8001eb4:	08007e88 	.word	0x08007e88
 8001eb8:	08007e8c 	.word	0x08007e8c

08001ebc <_ZN4MenuD1Ev>:
Menu::~Menu() {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	4a06      	ldr	r2, [pc, #24]	; (8001ee0 <_ZN4MenuD1Ev+0x24>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	3308      	adds	r3, #8
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f000 fde8 	bl	8002aa4 <_ZN8SettingsD1Ev>
}
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	08007ec4 	.word	0x08007ec4

08001ee4 <_ZN4MenuD0Ev>:
Menu::~Menu() {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
}
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f7ff ffe5 	bl	8001ebc <_ZN4MenuD1Ev>
 8001ef2:	2118      	movs	r1, #24
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f005 fab1 	bl	800745c <_ZdlPvj>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <_ZN6PlayerC1Ei>:
#include <Player.h>
#include "lcd.h"
#include "main.h"

Player::Player(int playerNumber) :
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
		score(playerNumber) {
 8001f0e:	4a0f      	ldr	r2, [pc, #60]	; (8001f4c <_ZN6PlayerC1Ei+0x48>)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3314      	adds	r3, #20
 8001f18:	6839      	ldr	r1, [r7, #0]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 f8f6 	bl	800210c <_ZN5ScoreC1Ei>
	this->playerNumber = playerNumber;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	605a      	str	r2, [r3, #4]
	resetX();
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f812 	bl	8001f50 <_ZN6Player6resetXEv>
	if (playerNumber == Player::player1) {
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d104      	bne.n	8001f3c <_ZN6PlayerC1Ei+0x38>
		y = player1YAxis;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	e002      	b.n	8001f42 <_ZN6PlayerC1Ei+0x3e>
	} else {
		y = player2YAxis - playerHeight; // - height to get top left pixel
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	220f      	movs	r2, #15
 8001f40:	60da      	str	r2, [r3, #12]
	}
}
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4618      	mov	r0, r3
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	08007ed4 	.word	0x08007ed4

08001f50 <_ZN6Player6resetXEv>:
void Player::resetX() {
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
	x = (LCD_DispWindow_COLUMN / 2) - (playerWidith / 2); // center position
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2262      	movs	r2, #98	; 0x62
 8001f5c:	609a      	str	r2, [r3, #8]
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <_ZN6Player4setXEi>:
int Player::getPlayerNumber() {
	return playerNumber;
}
void Player::setX(int x) {
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
	this->x = x;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	609a      	str	r2, [r3, #8]
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bc80      	pop	{r7}
 8001f80:	4770      	bx	lr

08001f82 <_ZN6Player4getXEv>:
int Player::getX() {
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
	return x;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc80      	pop	{r7}
 8001f96:	4770      	bx	lr

08001f98 <_ZN6Player4getYEv>:
void Player::setY(int y) {
	this->y = y;
}
int Player::getY() {
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
	return y;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68db      	ldr	r3, [r3, #12]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr

08001fae <_ZN6Player20setADC_HandleTypeDefEP19__ADC_HandleTypeDef>:
void Player::setADC_HandleTypeDef(ADC_HandleTypeDef *hadc) {
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
 8001fb6:	6039      	str	r1, [r7, #0]
	this->hadc = hadc;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	683a      	ldr	r2, [r7, #0]
 8001fbc:	611a      	str	r2, [r3, #16]
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr

08001fc8 <_ZN6Player11playerTouchEv>:
bool Player::playerTouch() {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	int inputPin;
	if (playerNumber == player1) { // check if player is touching the rheostat
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d107      	bne.n	8001fe8 <_ZN6Player11playerTouchEv+0x20>
		inputPin = HAL_GPIO_ReadPin(player1Touch_GPIO_Port, player1Touch_Pin);
 8001fd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fdc:	480d      	ldr	r0, [pc, #52]	; (8002014 <_ZN6Player11playerTouchEv+0x4c>)
 8001fde:	f003 fc9f 	bl	8005920 <HAL_GPIO_ReadPin>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	e006      	b.n	8001ff6 <_ZN6Player11playerTouchEv+0x2e>
	} else {
		inputPin = HAL_GPIO_ReadPin(player2Touch_GPIO_Port, player2Touch_Pin);
 8001fe8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fec:	4809      	ldr	r0, [pc, #36]	; (8002014 <_ZN6Player11playerTouchEv+0x4c>)
 8001fee:	f003 fc97 	bl	8005920 <HAL_GPIO_ReadPin>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	60fb      	str	r3, [r7, #12]
	}
	if (inputPin == 0) {
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d105      	bne.n	8002008 <_ZN6Player11playerTouchEv+0x40>
		this->x = playerNotTouching;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002002:	609a      	str	r2, [r3, #8]
		return false;
 8002004:	2300      	movs	r3, #0
 8002006:	e000      	b.n	800200a <_ZN6Player11playerTouchEv+0x42>
	}
	return true;
 8002008:	2301      	movs	r3, #1
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40010800 	.word	0x40010800

08002018 <_ZN6Player11findAndSetXEv>:
void Player::findAndSetX() {
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
	int ADCValueInt, inputPin, x;
	if (playerNumber == player1) { // check if player is touching the rheostat
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d107      	bne.n	8002038 <_ZN6Player11findAndSetXEv+0x20>
		inputPin = HAL_GPIO_ReadPin(player1Touch_GPIO_Port, player1Touch_Pin);
 8002028:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800202c:	4823      	ldr	r0, [pc, #140]	; (80020bc <_ZN6Player11findAndSetXEv+0xa4>)
 800202e:	f003 fc77 	bl	8005920 <HAL_GPIO_ReadPin>
 8002032:	4603      	mov	r3, r0
 8002034:	617b      	str	r3, [r7, #20]
 8002036:	e006      	b.n	8002046 <_ZN6Player11findAndSetXEv+0x2e>
	} else {
		inputPin = HAL_GPIO_ReadPin(player2Touch_GPIO_Port, player2Touch_Pin);
 8002038:	f44f 7180 	mov.w	r1, #256	; 0x100
 800203c:	481f      	ldr	r0, [pc, #124]	; (80020bc <_ZN6Player11findAndSetXEv+0xa4>)
 800203e:	f003 fc6f 	bl	8005920 <HAL_GPIO_ReadPin>
 8002042:	4603      	mov	r3, r0
 8002044:	617b      	str	r3, [r7, #20]
	}
	if (inputPin == 0) {
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d104      	bne.n	8002056 <_ZN6Player11findAndSetXEv+0x3e>
		this->x = playerNotTouching;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002052:	609a      	str	r2, [r3, #8]
		return;
 8002054:	e02f      	b.n	80020b6 <_ZN6Player11findAndSetXEv+0x9e>
	}

	// ask ADC to get value
	HAL_ADC_Start(hadc);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	4618      	mov	r0, r3
 800205c:	f002 fdbc 	bl	8004bd8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 1000);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002068:	4618      	mov	r0, r3
 800206a:	f002 fe63 	bl	8004d34 <HAL_ADC_PollForConversion>
	ADCValueInt = HAL_ADC_GetValue(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	4618      	mov	r0, r3
 8002074:	f002 ff64 	bl	8004f40 <HAL_ADC_GetValue>
 8002078:	4603      	mov	r3, r0
 800207a:	613b      	str	r3, [r7, #16]

	x = (ADCValueInt * (LCD_DispWindow_COLUMN - wallWidith - playerWidith))
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	4613      	mov	r3, r2
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4413      	add	r3, r2
 8002084:	019b      	lsls	r3, r3, #6
 8002086:	4a0e      	ldr	r2, [pc, #56]	; (80020c0 <_ZN6Player11findAndSetXEv+0xa8>)
 8002088:	fb82 1203 	smull	r1, r2, r2, r3
 800208c:	1192      	asrs	r2, r2, #6
 800208e:	17db      	asrs	r3, r3, #31
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	60fb      	str	r3, [r7, #12]
			/ rheostatMaximumValue; // translate ADC value to x position

	// make sure x is within broad and set its value
	if (x <= wallWidith) {
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2b03      	cmp	r3, #3
 8002098:	dc03      	bgt.n	80020a2 <_ZN6Player11findAndSetXEv+0x8a>
		this->x = wallWidith + 1;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2204      	movs	r2, #4
 800209e:	609a      	str	r2, [r3, #8]
		return;
 80020a0:	e009      	b.n	80020b6 <_ZN6Player11findAndSetXEv+0x9e>
	}
	if (x + playerWidith >= LCD_DispWindow_COLUMN - wallWidith) {
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2bbf      	cmp	r3, #191	; 0xbf
 80020a6:	dd03      	ble.n	80020b0 <_ZN6Player11findAndSetXEv+0x98>
		this->x = LCD_DispWindow_COLUMN - wallWidith - playerWidith - 1;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	22bf      	movs	r2, #191	; 0xbf
 80020ac:	609a      	str	r2, [r3, #8]
		return;
 80020ae:	e002      	b.n	80020b6 <_ZN6Player11findAndSetXEv+0x9e>
	}
	this->x = x;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68fa      	ldr	r2, [r7, #12]
 80020b4:	609a      	str	r2, [r3, #8]
}
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40010800 	.word	0x40010800
 80020c0:	057619f1 	.word	0x057619f1

080020c4 <_ZN6PlayerD1Ev>:
Player::~Player() {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	4a06      	ldr	r2, [pc, #24]	; (80020e8 <_ZN6PlayerD1Ev+0x24>)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3314      	adds	r3, #20
 80020d6:	4618      	mov	r0, r3
 80020d8:	f000 fc4e 	bl	8002978 <_ZN5ScoreD1Ev>
}
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	08007ed4 	.word	0x08007ed4

080020ec <_ZN6PlayerD0Ev>:
Player::~Player() {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
}
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff ffe5 	bl	80020c4 <_ZN6PlayerD1Ev>
 80020fa:	2120      	movs	r1, #32
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f005 f9ad 	bl	800745c <_ZdlPvj>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4618      	mov	r0, r3
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <_ZN5ScoreC1Ei>:
#include <Score.h>
#include "main.h"
#include <Player.h>
Score::Score(int playerNumber) {
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
 8002116:	4a07      	ldr	r2, [pc, #28]	; (8002134 <_ZN5ScoreC1Ei+0x28>)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	601a      	str	r2, [r3, #0]
	this->playerNumber = playerNumber;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	683a      	ldr	r2, [r7, #0]
 8002120:	609a      	str	r2, [r3, #8]
	point = 0;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	605a      	str	r2, [r3, #4]
}
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4618      	mov	r0, r3
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr
 8002134:	08007ee4 	.word	0x08007ee4

08002138 <_ZN5Score8getPointEv>:
int Score::getPoint() {
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
	return point;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr
	...

08002150 <_ZN5Score12displayPointEv>:
void Score::displayPoint() {
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
	if (playerNumber == Player::player1) {
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b00      	cmp	r3, #0
 800215e:	f040 81af 	bne.w	80024c0 <_ZN5Score12displayPointEv+0x370>
		switch (point) {
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b09      	cmp	r3, #9
 8002168:	f200 8180 	bhi.w	800246c <_ZN5Score12displayPointEv+0x31c>
 800216c:	a201      	add	r2, pc, #4	; (adr r2, 8002174 <_ZN5Score12displayPointEv+0x24>)
 800216e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002172:	bf00      	nop
 8002174:	0800219d 	.word	0x0800219d
 8002178:	080021e5 	.word	0x080021e5
 800217c:	0800222d 	.word	0x0800222d
 8002180:	08002275 	.word	0x08002275
 8002184:	080022bd 	.word	0x080022bd
 8002188:	08002305 	.word	0x08002305
 800218c:	0800234d 	.word	0x0800234d
 8002190:	08002395 	.word	0x08002395
 8002194:	080023dd 	.word	0x080023dd
 8002198:	08002425 	.word	0x08002425
		case 0:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800219c:	2200      	movs	r2, #0
 800219e:	2120      	movs	r1, #32
 80021a0:	48c4      	ldr	r0, [pc, #784]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80021a2:	f003 fbd4 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80021a6:	2200      	movs	r2, #0
 80021a8:	2110      	movs	r1, #16
 80021aa:	48c3      	ldr	r0, [pc, #780]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 80021ac:	f003 fbcf 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80021b0:	2200      	movs	r2, #0
 80021b2:	2110      	movs	r1, #16
 80021b4:	48c1      	ldr	r0, [pc, #772]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80021b6:	f003 fbca 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2120      	movs	r1, #32
 80021be:	48bf      	ldr	r0, [pc, #764]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80021c0:	f003 fbc5 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 80021c4:	2200      	movs	r2, #0
 80021c6:	2180      	movs	r1, #128	; 0x80
 80021c8:	48bc      	ldr	r0, [pc, #752]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80021ca:	f003 fbc0 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	2140      	movs	r1, #64	; 0x40
 80021d2:	48b8      	ldr	r0, [pc, #736]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80021d4:	f003 fbbb 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 80021d8:	2201      	movs	r2, #1
 80021da:	2140      	movs	r1, #64	; 0x40
 80021dc:	48b7      	ldr	r0, [pc, #732]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80021de:	f003 fbb6 	bl	800594e <HAL_GPIO_WritePin>
			break;
 80021e2:	e350      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 1:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 80021e4:	2201      	movs	r2, #1
 80021e6:	2120      	movs	r1, #32
 80021e8:	48b2      	ldr	r0, [pc, #712]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80021ea:	f003 fbb0 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80021ee:	2200      	movs	r2, #0
 80021f0:	2110      	movs	r1, #16
 80021f2:	48b1      	ldr	r0, [pc, #708]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 80021f4:	f003 fbab 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80021f8:	2200      	movs	r2, #0
 80021fa:	2110      	movs	r1, #16
 80021fc:	48af      	ldr	r0, [pc, #700]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80021fe:	f003 fba6 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8002202:	2201      	movs	r2, #1
 8002204:	2120      	movs	r1, #32
 8002206:	48ad      	ldr	r0, [pc, #692]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002208:	f003 fba1 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800220c:	2201      	movs	r2, #1
 800220e:	2180      	movs	r1, #128	; 0x80
 8002210:	48aa      	ldr	r0, [pc, #680]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002212:	f003 fb9c 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8002216:	2201      	movs	r2, #1
 8002218:	2140      	movs	r1, #64	; 0x40
 800221a:	48a6      	ldr	r0, [pc, #664]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 800221c:	f003 fb97 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8002220:	2201      	movs	r2, #1
 8002222:	2140      	movs	r1, #64	; 0x40
 8002224:	48a5      	ldr	r0, [pc, #660]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002226:	f003 fb92 	bl	800594e <HAL_GPIO_WritePin>
			break;
 800222a:	e32c      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 2:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800222c:	2200      	movs	r2, #0
 800222e:	2120      	movs	r1, #32
 8002230:	48a0      	ldr	r0, [pc, #640]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 8002232:	f003 fb8c 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8002236:	2200      	movs	r2, #0
 8002238:	2110      	movs	r1, #16
 800223a:	489f      	ldr	r0, [pc, #636]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 800223c:	f003 fb87 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 8002240:	2201      	movs	r2, #1
 8002242:	2110      	movs	r1, #16
 8002244:	489d      	ldr	r0, [pc, #628]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002246:	f003 fb82 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 800224a:	2200      	movs	r2, #0
 800224c:	2120      	movs	r1, #32
 800224e:	489b      	ldr	r0, [pc, #620]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002250:	f003 fb7d 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8002254:	2200      	movs	r2, #0
 8002256:	2180      	movs	r1, #128	; 0x80
 8002258:	4898      	ldr	r0, [pc, #608]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800225a:	f003 fb78 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 800225e:	2201      	movs	r2, #1
 8002260:	2140      	movs	r1, #64	; 0x40
 8002262:	4894      	ldr	r0, [pc, #592]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 8002264:	f003 fb73 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8002268:	2200      	movs	r2, #0
 800226a:	2140      	movs	r1, #64	; 0x40
 800226c:	4893      	ldr	r0, [pc, #588]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800226e:	f003 fb6e 	bl	800594e <HAL_GPIO_WritePin>
			break;
 8002272:	e308      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 3:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8002274:	2200      	movs	r2, #0
 8002276:	2120      	movs	r1, #32
 8002278:	488e      	ldr	r0, [pc, #568]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 800227a:	f003 fb68 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800227e:	2200      	movs	r2, #0
 8002280:	2110      	movs	r1, #16
 8002282:	488d      	ldr	r0, [pc, #564]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 8002284:	f003 fb63 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8002288:	2200      	movs	r2, #0
 800228a:	2110      	movs	r1, #16
 800228c:	488b      	ldr	r0, [pc, #556]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800228e:	f003 fb5e 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8002292:	2200      	movs	r2, #0
 8002294:	2120      	movs	r1, #32
 8002296:	4889      	ldr	r0, [pc, #548]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002298:	f003 fb59 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800229c:	2201      	movs	r2, #1
 800229e:	2180      	movs	r1, #128	; 0x80
 80022a0:	4886      	ldr	r0, [pc, #536]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80022a2:	f003 fb54 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80022a6:	2201      	movs	r2, #1
 80022a8:	2140      	movs	r1, #64	; 0x40
 80022aa:	4882      	ldr	r0, [pc, #520]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80022ac:	f003 fb4f 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80022b0:	2200      	movs	r2, #0
 80022b2:	2140      	movs	r1, #64	; 0x40
 80022b4:	4881      	ldr	r0, [pc, #516]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80022b6:	f003 fb4a 	bl	800594e <HAL_GPIO_WritePin>
			break;
 80022ba:	e2e4      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 4:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 80022bc:	2201      	movs	r2, #1
 80022be:	2120      	movs	r1, #32
 80022c0:	487c      	ldr	r0, [pc, #496]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80022c2:	f003 fb44 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2110      	movs	r1, #16
 80022ca:	487b      	ldr	r0, [pc, #492]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 80022cc:	f003 fb3f 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80022d0:	2200      	movs	r2, #0
 80022d2:	2110      	movs	r1, #16
 80022d4:	4879      	ldr	r0, [pc, #484]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80022d6:	f003 fb3a 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 80022da:	2201      	movs	r2, #1
 80022dc:	2120      	movs	r1, #32
 80022de:	4877      	ldr	r0, [pc, #476]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80022e0:	f003 fb35 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80022e4:	2201      	movs	r2, #1
 80022e6:	2180      	movs	r1, #128	; 0x80
 80022e8:	4874      	ldr	r0, [pc, #464]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80022ea:	f003 fb30 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80022ee:	2200      	movs	r2, #0
 80022f0:	2140      	movs	r1, #64	; 0x40
 80022f2:	4870      	ldr	r0, [pc, #448]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80022f4:	f003 fb2b 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80022f8:	2200      	movs	r2, #0
 80022fa:	2140      	movs	r1, #64	; 0x40
 80022fc:	486f      	ldr	r0, [pc, #444]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80022fe:	f003 fb26 	bl	800594e <HAL_GPIO_WritePin>
			break;
 8002302:	e2c0      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 5:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8002304:	2200      	movs	r2, #0
 8002306:	2120      	movs	r1, #32
 8002308:	486a      	ldr	r0, [pc, #424]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 800230a:	f003 fb20 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 800230e:	2201      	movs	r2, #1
 8002310:	2110      	movs	r1, #16
 8002312:	4869      	ldr	r0, [pc, #420]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 8002314:	f003 fb1b 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8002318:	2200      	movs	r2, #0
 800231a:	2110      	movs	r1, #16
 800231c:	4867      	ldr	r0, [pc, #412]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800231e:	f003 fb16 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8002322:	2200      	movs	r2, #0
 8002324:	2120      	movs	r1, #32
 8002326:	4865      	ldr	r0, [pc, #404]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002328:	f003 fb11 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800232c:	2201      	movs	r2, #1
 800232e:	2180      	movs	r1, #128	; 0x80
 8002330:	4862      	ldr	r0, [pc, #392]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002332:	f003 fb0c 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8002336:	2200      	movs	r2, #0
 8002338:	2140      	movs	r1, #64	; 0x40
 800233a:	485e      	ldr	r0, [pc, #376]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 800233c:	f003 fb07 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8002340:	2200      	movs	r2, #0
 8002342:	2140      	movs	r1, #64	; 0x40
 8002344:	485d      	ldr	r0, [pc, #372]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002346:	f003 fb02 	bl	800594e <HAL_GPIO_WritePin>
			break;
 800234a:	e29c      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 6:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800234c:	2200      	movs	r2, #0
 800234e:	2120      	movs	r1, #32
 8002350:	4858      	ldr	r0, [pc, #352]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 8002352:	f003 fafc 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8002356:	2201      	movs	r2, #1
 8002358:	2110      	movs	r1, #16
 800235a:	4857      	ldr	r0, [pc, #348]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 800235c:	f003 faf7 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8002360:	2200      	movs	r2, #0
 8002362:	2110      	movs	r1, #16
 8002364:	4855      	ldr	r0, [pc, #340]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002366:	f003 faf2 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 800236a:	2200      	movs	r2, #0
 800236c:	2120      	movs	r1, #32
 800236e:	4853      	ldr	r0, [pc, #332]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002370:	f003 faed 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8002374:	2200      	movs	r2, #0
 8002376:	2180      	movs	r1, #128	; 0x80
 8002378:	4850      	ldr	r0, [pc, #320]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800237a:	f003 fae8 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 800237e:	2200      	movs	r2, #0
 8002380:	2140      	movs	r1, #64	; 0x40
 8002382:	484c      	ldr	r0, [pc, #304]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 8002384:	f003 fae3 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8002388:	2200      	movs	r2, #0
 800238a:	2140      	movs	r1, #64	; 0x40
 800238c:	484b      	ldr	r0, [pc, #300]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800238e:	f003 fade 	bl	800594e <HAL_GPIO_WritePin>
			break;
 8002392:	e278      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 7:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8002394:	2200      	movs	r2, #0
 8002396:	2120      	movs	r1, #32
 8002398:	4846      	ldr	r0, [pc, #280]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 800239a:	f003 fad8 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800239e:	2200      	movs	r2, #0
 80023a0:	2110      	movs	r1, #16
 80023a2:	4845      	ldr	r0, [pc, #276]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 80023a4:	f003 fad3 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2110      	movs	r1, #16
 80023ac:	4843      	ldr	r0, [pc, #268]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80023ae:	f003 face 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 80023b2:	2201      	movs	r2, #1
 80023b4:	2120      	movs	r1, #32
 80023b6:	4841      	ldr	r0, [pc, #260]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80023b8:	f003 fac9 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80023bc:	2201      	movs	r2, #1
 80023be:	2180      	movs	r1, #128	; 0x80
 80023c0:	483e      	ldr	r0, [pc, #248]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80023c2:	f003 fac4 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80023c6:	2201      	movs	r2, #1
 80023c8:	2140      	movs	r1, #64	; 0x40
 80023ca:	483a      	ldr	r0, [pc, #232]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80023cc:	f003 fabf 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 80023d0:	2201      	movs	r2, #1
 80023d2:	2140      	movs	r1, #64	; 0x40
 80023d4:	4839      	ldr	r0, [pc, #228]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80023d6:	f003 faba 	bl	800594e <HAL_GPIO_WritePin>
			break;
 80023da:	e254      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 8:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80023dc:	2200      	movs	r2, #0
 80023de:	2120      	movs	r1, #32
 80023e0:	4834      	ldr	r0, [pc, #208]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80023e2:	f003 fab4 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80023e6:	2200      	movs	r2, #0
 80023e8:	2110      	movs	r1, #16
 80023ea:	4833      	ldr	r0, [pc, #204]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 80023ec:	f003 faaf 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2110      	movs	r1, #16
 80023f4:	4831      	ldr	r0, [pc, #196]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80023f6:	f003 faaa 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80023fa:	2200      	movs	r2, #0
 80023fc:	2120      	movs	r1, #32
 80023fe:	482f      	ldr	r0, [pc, #188]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002400:	f003 faa5 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8002404:	2200      	movs	r2, #0
 8002406:	2180      	movs	r1, #128	; 0x80
 8002408:	482c      	ldr	r0, [pc, #176]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800240a:	f003 faa0 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 800240e:	2200      	movs	r2, #0
 8002410:	2140      	movs	r1, #64	; 0x40
 8002412:	4828      	ldr	r0, [pc, #160]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 8002414:	f003 fa9b 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8002418:	2200      	movs	r2, #0
 800241a:	2140      	movs	r1, #64	; 0x40
 800241c:	4827      	ldr	r0, [pc, #156]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800241e:	f003 fa96 	bl	800594e <HAL_GPIO_WritePin>
			break;
 8002422:	e230      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		case 9:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8002424:	2200      	movs	r2, #0
 8002426:	2120      	movs	r1, #32
 8002428:	4822      	ldr	r0, [pc, #136]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 800242a:	f003 fa90 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800242e:	2200      	movs	r2, #0
 8002430:	2110      	movs	r1, #16
 8002432:	4821      	ldr	r0, [pc, #132]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 8002434:	f003 fa8b 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8002438:	2200      	movs	r2, #0
 800243a:	2110      	movs	r1, #16
 800243c:	481f      	ldr	r0, [pc, #124]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800243e:	f003 fa86 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8002442:	2200      	movs	r2, #0
 8002444:	2120      	movs	r1, #32
 8002446:	481d      	ldr	r0, [pc, #116]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002448:	f003 fa81 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800244c:	2201      	movs	r2, #1
 800244e:	2180      	movs	r1, #128	; 0x80
 8002450:	481a      	ldr	r0, [pc, #104]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002452:	f003 fa7c 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8002456:	2200      	movs	r2, #0
 8002458:	2140      	movs	r1, #64	; 0x40
 800245a:	4816      	ldr	r0, [pc, #88]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 800245c:	f003 fa77 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8002460:	2200      	movs	r2, #0
 8002462:	2140      	movs	r1, #64	; 0x40
 8002464:	4815      	ldr	r0, [pc, #84]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002466:	f003 fa72 	bl	800594e <HAL_GPIO_WritePin>
			break;
 800246a:	e20c      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
		default:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 800246c:	2201      	movs	r2, #1
 800246e:	2120      	movs	r1, #32
 8002470:	4810      	ldr	r0, [pc, #64]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 8002472:	f003 fa6c 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8002476:	2201      	movs	r2, #1
 8002478:	2110      	movs	r1, #16
 800247a:	480f      	ldr	r0, [pc, #60]	; (80024b8 <_ZN5Score12displayPointEv+0x368>)
 800247c:	f003 fa67 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 8002480:	2201      	movs	r2, #1
 8002482:	2110      	movs	r1, #16
 8002484:	480d      	ldr	r0, [pc, #52]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002486:	f003 fa62 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 800248a:	2201      	movs	r2, #1
 800248c:	2120      	movs	r1, #32
 800248e:	480b      	ldr	r0, [pc, #44]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 8002490:	f003 fa5d 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8002494:	2201      	movs	r2, #1
 8002496:	2180      	movs	r1, #128	; 0x80
 8002498:	4808      	ldr	r0, [pc, #32]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 800249a:	f003 fa58 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 800249e:	2201      	movs	r2, #1
 80024a0:	2140      	movs	r1, #64	; 0x40
 80024a2:	4804      	ldr	r0, [pc, #16]	; (80024b4 <_ZN5Score12displayPointEv+0x364>)
 80024a4:	f003 fa53 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 80024a8:	2201      	movs	r2, #1
 80024aa:	2140      	movs	r1, #64	; 0x40
 80024ac:	4803      	ldr	r0, [pc, #12]	; (80024bc <_ZN5Score12displayPointEv+0x36c>)
 80024ae:	f003 fa4e 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
		}
	}
}
 80024b2:	e1e8      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
 80024b4:	40011800 	.word	0x40011800
 80024b8:	40011000 	.word	0x40011000
 80024bc:	40010800 	.word	0x40010800
		switch (point) {
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	2b09      	cmp	r3, #9
 80024c6:	f200 81b5 	bhi.w	8002834 <_ZN5Score12displayPointEv+0x6e4>
 80024ca:	a201      	add	r2, pc, #4	; (adr r2, 80024d0 <_ZN5Score12displayPointEv+0x380>)
 80024cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d0:	080024f9 	.word	0x080024f9
 80024d4:	0800254b 	.word	0x0800254b
 80024d8:	0800259d 	.word	0x0800259d
 80024dc:	080025ef 	.word	0x080025ef
 80024e0:	08002641 	.word	0x08002641
 80024e4:	08002693 	.word	0x08002693
 80024e8:	080026e5 	.word	0x080026e5
 80024ec:	08002737 	.word	0x08002737
 80024f0:	08002789 	.word	0x08002789
 80024f4:	080027db 	.word	0x080027db
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80024f8:	2200      	movs	r2, #0
 80024fa:	2140      	movs	r1, #64	; 0x40
 80024fc:	48cb      	ldr	r0, [pc, #812]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 80024fe:	f003 fa26 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8002502:	2200      	movs	r2, #0
 8002504:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002508:	48c9      	ldr	r0, [pc, #804]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800250a:	f003 fa20 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800250e:	2200      	movs	r2, #0
 8002510:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002514:	48c6      	ldr	r0, [pc, #792]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002516:	f003 fa1a 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 800251a:	2200      	movs	r2, #0
 800251c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002520:	48c3      	ldr	r0, [pc, #780]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002522:	f003 fa14 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8002526:	2200      	movs	r2, #0
 8002528:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800252c:	48c0      	ldr	r0, [pc, #768]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800252e:	f003 fa0e 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8002532:	2200      	movs	r2, #0
 8002534:	2180      	movs	r1, #128	; 0x80
 8002536:	48bd      	ldr	r0, [pc, #756]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 8002538:	f003 fa09 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 800253c:	2201      	movs	r2, #1
 800253e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002542:	48bb      	ldr	r0, [pc, #748]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002544:	f003 fa03 	bl	800594e <HAL_GPIO_WritePin>
			break;
 8002548:	e19d      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 800254a:	2201      	movs	r2, #1
 800254c:	2140      	movs	r1, #64	; 0x40
 800254e:	48b7      	ldr	r0, [pc, #732]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 8002550:	f003 f9fd 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8002554:	2200      	movs	r2, #0
 8002556:	f44f 7180 	mov.w	r1, #256	; 0x100
 800255a:	48b5      	ldr	r0, [pc, #724]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800255c:	f003 f9f7 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8002560:	2200      	movs	r2, #0
 8002562:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002566:	48b2      	ldr	r0, [pc, #712]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002568:	f003 f9f1 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 800256c:	2201      	movs	r2, #1
 800256e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002572:	48af      	ldr	r0, [pc, #700]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002574:	f003 f9eb 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8002578:	2201      	movs	r2, #1
 800257a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800257e:	48ac      	ldr	r0, [pc, #688]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002580:	f003 f9e5 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8002584:	2201      	movs	r2, #1
 8002586:	2180      	movs	r1, #128	; 0x80
 8002588:	48a8      	ldr	r0, [pc, #672]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 800258a:	f003 f9e0 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 800258e:	2201      	movs	r2, #1
 8002590:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002594:	48a6      	ldr	r0, [pc, #664]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002596:	f003 f9da 	bl	800594e <HAL_GPIO_WritePin>
			break;
 800259a:	e174      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800259c:	2200      	movs	r2, #0
 800259e:	2140      	movs	r1, #64	; 0x40
 80025a0:	48a2      	ldr	r0, [pc, #648]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 80025a2:	f003 f9d4 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80025a6:	2200      	movs	r2, #0
 80025a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025ac:	48a0      	ldr	r0, [pc, #640]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80025ae:	f003 f9ce 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 80025b2:	2201      	movs	r2, #1
 80025b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025b8:	489d      	ldr	r0, [pc, #628]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80025ba:	f003 f9c8 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80025be:	2200      	movs	r2, #0
 80025c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025c4:	489a      	ldr	r0, [pc, #616]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80025c6:	f003 f9c2 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 80025ca:	2200      	movs	r2, #0
 80025cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025d0:	4897      	ldr	r0, [pc, #604]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80025d2:	f003 f9bc 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 80025d6:	2201      	movs	r2, #1
 80025d8:	2180      	movs	r1, #128	; 0x80
 80025da:	4894      	ldr	r0, [pc, #592]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 80025dc:	f003 f9b7 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80025e0:	2200      	movs	r2, #0
 80025e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025e6:	4892      	ldr	r0, [pc, #584]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80025e8:	f003 f9b1 	bl	800594e <HAL_GPIO_WritePin>
			break;
 80025ec:	e14b      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80025ee:	2200      	movs	r2, #0
 80025f0:	2140      	movs	r1, #64	; 0x40
 80025f2:	488e      	ldr	r0, [pc, #568]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 80025f4:	f003 f9ab 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80025f8:	2200      	movs	r2, #0
 80025fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025fe:	488c      	ldr	r0, [pc, #560]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002600:	f003 f9a5 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8002604:	2200      	movs	r2, #0
 8002606:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800260a:	4889      	ldr	r0, [pc, #548]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800260c:	f003 f99f 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8002610:	2200      	movs	r2, #0
 8002612:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002616:	4886      	ldr	r0, [pc, #536]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002618:	f003 f999 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 800261c:	2201      	movs	r2, #1
 800261e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002622:	4883      	ldr	r0, [pc, #524]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002624:	f003 f993 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8002628:	2201      	movs	r2, #1
 800262a:	2180      	movs	r1, #128	; 0x80
 800262c:	487f      	ldr	r0, [pc, #508]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 800262e:	f003 f98e 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8002632:	2200      	movs	r2, #0
 8002634:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002638:	487d      	ldr	r0, [pc, #500]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800263a:	f003 f988 	bl	800594e <HAL_GPIO_WritePin>
			break;
 800263e:	e122      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 8002640:	2201      	movs	r2, #1
 8002642:	2140      	movs	r1, #64	; 0x40
 8002644:	4879      	ldr	r0, [pc, #484]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 8002646:	f003 f982 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800264a:	2200      	movs	r2, #0
 800264c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002650:	4877      	ldr	r0, [pc, #476]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002652:	f003 f97c 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8002656:	2200      	movs	r2, #0
 8002658:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800265c:	4874      	ldr	r0, [pc, #464]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800265e:	f003 f976 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8002662:	2201      	movs	r2, #1
 8002664:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002668:	4871      	ldr	r0, [pc, #452]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800266a:	f003 f970 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 800266e:	2201      	movs	r2, #1
 8002670:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002674:	486e      	ldr	r0, [pc, #440]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002676:	f003 f96a 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800267a:	2200      	movs	r2, #0
 800267c:	2180      	movs	r1, #128	; 0x80
 800267e:	486b      	ldr	r0, [pc, #428]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 8002680:	f003 f965 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8002684:	2200      	movs	r2, #0
 8002686:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800268a:	4869      	ldr	r0, [pc, #420]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800268c:	f003 f95f 	bl	800594e <HAL_GPIO_WritePin>
			break;
 8002690:	e0f9      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8002692:	2200      	movs	r2, #0
 8002694:	2140      	movs	r1, #64	; 0x40
 8002696:	4865      	ldr	r0, [pc, #404]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 8002698:	f003 f959 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 800269c:	2201      	movs	r2, #1
 800269e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026a2:	4863      	ldr	r0, [pc, #396]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80026a4:	f003 f953 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80026a8:	2200      	movs	r2, #0
 80026aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026ae:	4860      	ldr	r0, [pc, #384]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80026b0:	f003 f94d 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80026b4:	2200      	movs	r2, #0
 80026b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026ba:	485d      	ldr	r0, [pc, #372]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80026bc:	f003 f947 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80026c0:	2201      	movs	r2, #1
 80026c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026c6:	485a      	ldr	r0, [pc, #360]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80026c8:	f003 f941 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80026cc:	2200      	movs	r2, #0
 80026ce:	2180      	movs	r1, #128	; 0x80
 80026d0:	4856      	ldr	r0, [pc, #344]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 80026d2:	f003 f93c 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80026d6:	2200      	movs	r2, #0
 80026d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026dc:	4854      	ldr	r0, [pc, #336]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80026de:	f003 f936 	bl	800594e <HAL_GPIO_WritePin>
			break;
 80026e2:	e0d0      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80026e4:	2200      	movs	r2, #0
 80026e6:	2140      	movs	r1, #64	; 0x40
 80026e8:	4850      	ldr	r0, [pc, #320]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 80026ea:	f003 f930 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 80026ee:	2201      	movs	r2, #1
 80026f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026f4:	484e      	ldr	r0, [pc, #312]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80026f6:	f003 f92a 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80026fa:	2200      	movs	r2, #0
 80026fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002700:	484b      	ldr	r0, [pc, #300]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002702:	f003 f924 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8002706:	2200      	movs	r2, #0
 8002708:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800270c:	4848      	ldr	r0, [pc, #288]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800270e:	f003 f91e 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8002712:	2200      	movs	r2, #0
 8002714:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002718:	4845      	ldr	r0, [pc, #276]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800271a:	f003 f918 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800271e:	2200      	movs	r2, #0
 8002720:	2180      	movs	r1, #128	; 0x80
 8002722:	4842      	ldr	r0, [pc, #264]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 8002724:	f003 f913 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8002728:	2200      	movs	r2, #0
 800272a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800272e:	4840      	ldr	r0, [pc, #256]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002730:	f003 f90d 	bl	800594e <HAL_GPIO_WritePin>
			break;
 8002734:	e0a7      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8002736:	2200      	movs	r2, #0
 8002738:	2140      	movs	r1, #64	; 0x40
 800273a:	483c      	ldr	r0, [pc, #240]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 800273c:	f003 f907 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8002740:	2200      	movs	r2, #0
 8002742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002746:	483a      	ldr	r0, [pc, #232]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002748:	f003 f901 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800274c:	2200      	movs	r2, #0
 800274e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002752:	4837      	ldr	r0, [pc, #220]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002754:	f003 f8fb 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8002758:	2201      	movs	r2, #1
 800275a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800275e:	4834      	ldr	r0, [pc, #208]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002760:	f003 f8f5 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8002764:	2201      	movs	r2, #1
 8002766:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800276a:	4831      	ldr	r0, [pc, #196]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800276c:	f003 f8ef 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8002770:	2201      	movs	r2, #1
 8002772:	2180      	movs	r1, #128	; 0x80
 8002774:	482d      	ldr	r0, [pc, #180]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 8002776:	f003 f8ea 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 800277a:	2201      	movs	r2, #1
 800277c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002780:	482b      	ldr	r0, [pc, #172]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002782:	f003 f8e4 	bl	800594e <HAL_GPIO_WritePin>
			break;
 8002786:	e07e      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8002788:	2200      	movs	r2, #0
 800278a:	2140      	movs	r1, #64	; 0x40
 800278c:	4827      	ldr	r0, [pc, #156]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 800278e:	f003 f8de 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8002792:	2200      	movs	r2, #0
 8002794:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002798:	4825      	ldr	r0, [pc, #148]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 800279a:	f003 f8d8 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800279e:	2200      	movs	r2, #0
 80027a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027a4:	4822      	ldr	r0, [pc, #136]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80027a6:	f003 f8d2 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80027aa:	2200      	movs	r2, #0
 80027ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027b0:	481f      	ldr	r0, [pc, #124]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80027b2:	f003 f8cc 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 80027b6:	2200      	movs	r2, #0
 80027b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027bc:	481c      	ldr	r0, [pc, #112]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80027be:	f003 f8c6 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80027c2:	2200      	movs	r2, #0
 80027c4:	2180      	movs	r1, #128	; 0x80
 80027c6:	4819      	ldr	r0, [pc, #100]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 80027c8:	f003 f8c1 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80027cc:	2200      	movs	r2, #0
 80027ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027d2:	4817      	ldr	r0, [pc, #92]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80027d4:	f003 f8bb 	bl	800594e <HAL_GPIO_WritePin>
			break;
 80027d8:	e055      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80027da:	2200      	movs	r2, #0
 80027dc:	2140      	movs	r1, #64	; 0x40
 80027de:	4813      	ldr	r0, [pc, #76]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 80027e0:	f003 f8b5 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80027e4:	2200      	movs	r2, #0
 80027e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027ea:	4811      	ldr	r0, [pc, #68]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80027ec:	f003 f8af 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80027f0:	2200      	movs	r2, #0
 80027f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027f6:	480e      	ldr	r0, [pc, #56]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 80027f8:	f003 f8a9 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80027fc:	2200      	movs	r2, #0
 80027fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002802:	480b      	ldr	r0, [pc, #44]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002804:	f003 f8a3 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8002808:	2201      	movs	r2, #1
 800280a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800280e:	4808      	ldr	r0, [pc, #32]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002810:	f003 f89d 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8002814:	2200      	movs	r2, #0
 8002816:	2180      	movs	r1, #128	; 0x80
 8002818:	4804      	ldr	r0, [pc, #16]	; (800282c <_ZN5Score12displayPointEv+0x6dc>)
 800281a:	f003 f898 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 800281e:	2200      	movs	r2, #0
 8002820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002824:	4802      	ldr	r0, [pc, #8]	; (8002830 <_ZN5Score12displayPointEv+0x6e0>)
 8002826:	f003 f892 	bl	800594e <HAL_GPIO_WritePin>
			break;
 800282a:	e02c      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
 800282c:	40011000 	.word	0x40011000
 8002830:	40010c00 	.word	0x40010c00
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 8002834:	2201      	movs	r2, #1
 8002836:	2140      	movs	r1, #64	; 0x40
 8002838:	4815      	ldr	r0, [pc, #84]	; (8002890 <_ZN5Score12displayPointEv+0x740>)
 800283a:	f003 f888 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 800283e:	2201      	movs	r2, #1
 8002840:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002844:	4813      	ldr	r0, [pc, #76]	; (8002894 <_ZN5Score12displayPointEv+0x744>)
 8002846:	f003 f882 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 800284a:	2201      	movs	r2, #1
 800284c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002850:	4810      	ldr	r0, [pc, #64]	; (8002894 <_ZN5Score12displayPointEv+0x744>)
 8002852:	f003 f87c 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8002856:	2201      	movs	r2, #1
 8002858:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800285c:	480d      	ldr	r0, [pc, #52]	; (8002894 <_ZN5Score12displayPointEv+0x744>)
 800285e:	f003 f876 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8002862:	2201      	movs	r2, #1
 8002864:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002868:	480a      	ldr	r0, [pc, #40]	; (8002894 <_ZN5Score12displayPointEv+0x744>)
 800286a:	f003 f870 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 800286e:	2201      	movs	r2, #1
 8002870:	2180      	movs	r1, #128	; 0x80
 8002872:	4807      	ldr	r0, [pc, #28]	; (8002890 <_ZN5Score12displayPointEv+0x740>)
 8002874:	f003 f86b 	bl	800594e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 8002878:	2201      	movs	r2, #1
 800287a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800287e:	4805      	ldr	r0, [pc, #20]	; (8002894 <_ZN5Score12displayPointEv+0x744>)
 8002880:	f003 f865 	bl	800594e <HAL_GPIO_WritePin>
}
 8002884:	e7ff      	b.n	8002886 <_ZN5Score12displayPointEv+0x736>
 8002886:	bf00      	nop
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	40011000 	.word	0x40011000
 8002894:	40010c00 	.word	0x40010c00

08002898 <_ZN5Score8setPointEi>:
void Score::setPoint(int point) {
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
	this->point = point;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	605a      	str	r2, [r3, #4]
	displayPoint();
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7ff fc51 	bl	8002150 <_ZN5Score12displayPointEv>
}
 80028ae:	bf00      	nop
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
	...

080028b8 <_ZN5Score14turnOffDisplayEv>:

void Score::turnOffDisplay() {
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	if (playerNumber == Player::player1) {
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d123      	bne.n	8002910 <_ZN5Score14turnOffDisplayEv+0x58>
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 80028c8:	2201      	movs	r2, #1
 80028ca:	2120      	movs	r1, #32
 80028cc:	4826      	ldr	r0, [pc, #152]	; (8002968 <_ZN5Score14turnOffDisplayEv+0xb0>)
 80028ce:	f003 f83e 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 80028d2:	2201      	movs	r2, #1
 80028d4:	2110      	movs	r1, #16
 80028d6:	4825      	ldr	r0, [pc, #148]	; (800296c <_ZN5Score14turnOffDisplayEv+0xb4>)
 80028d8:	f003 f839 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 80028dc:	2201      	movs	r2, #1
 80028de:	2110      	movs	r1, #16
 80028e0:	4823      	ldr	r0, [pc, #140]	; (8002970 <_ZN5Score14turnOffDisplayEv+0xb8>)
 80028e2:	f003 f834 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 80028e6:	2201      	movs	r2, #1
 80028e8:	2120      	movs	r1, #32
 80028ea:	4821      	ldr	r0, [pc, #132]	; (8002970 <_ZN5Score14turnOffDisplayEv+0xb8>)
 80028ec:	f003 f82f 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80028f0:	2201      	movs	r2, #1
 80028f2:	2180      	movs	r1, #128	; 0x80
 80028f4:	481e      	ldr	r0, [pc, #120]	; (8002970 <_ZN5Score14turnOffDisplayEv+0xb8>)
 80028f6:	f003 f82a 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80028fa:	2201      	movs	r2, #1
 80028fc:	2140      	movs	r1, #64	; 0x40
 80028fe:	481a      	ldr	r0, [pc, #104]	; (8002968 <_ZN5Score14turnOffDisplayEv+0xb0>)
 8002900:	f003 f825 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8002904:	2201      	movs	r2, #1
 8002906:	2140      	movs	r1, #64	; 0x40
 8002908:	4819      	ldr	r0, [pc, #100]	; (8002970 <_ZN5Score14turnOffDisplayEv+0xb8>)
 800290a:	f003 f820 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
	}
}
 800290e:	e027      	b.n	8002960 <_ZN5Score14turnOffDisplayEv+0xa8>
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 8002910:	2201      	movs	r2, #1
 8002912:	2140      	movs	r1, #64	; 0x40
 8002914:	4815      	ldr	r0, [pc, #84]	; (800296c <_ZN5Score14turnOffDisplayEv+0xb4>)
 8002916:	f003 f81a 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 800291a:	2201      	movs	r2, #1
 800291c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002920:	4814      	ldr	r0, [pc, #80]	; (8002974 <_ZN5Score14turnOffDisplayEv+0xbc>)
 8002922:	f003 f814 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 8002926:	2201      	movs	r2, #1
 8002928:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800292c:	4811      	ldr	r0, [pc, #68]	; (8002974 <_ZN5Score14turnOffDisplayEv+0xbc>)
 800292e:	f003 f80e 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8002932:	2201      	movs	r2, #1
 8002934:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002938:	480e      	ldr	r0, [pc, #56]	; (8002974 <_ZN5Score14turnOffDisplayEv+0xbc>)
 800293a:	f003 f808 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 800293e:	2201      	movs	r2, #1
 8002940:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002944:	480b      	ldr	r0, [pc, #44]	; (8002974 <_ZN5Score14turnOffDisplayEv+0xbc>)
 8002946:	f003 f802 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 800294a:	2201      	movs	r2, #1
 800294c:	2180      	movs	r1, #128	; 0x80
 800294e:	4807      	ldr	r0, [pc, #28]	; (800296c <_ZN5Score14turnOffDisplayEv+0xb4>)
 8002950:	f002 fffd 	bl	800594e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 8002954:	2201      	movs	r2, #1
 8002956:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800295a:	4806      	ldr	r0, [pc, #24]	; (8002974 <_ZN5Score14turnOffDisplayEv+0xbc>)
 800295c:	f002 fff7 	bl	800594e <HAL_GPIO_WritePin>
}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40011800 	.word	0x40011800
 800296c:	40011000 	.word	0x40011000
 8002970:	40010800 	.word	0x40010800
 8002974:	40010c00 	.word	0x40010c00

08002978 <_ZN5ScoreD1Ev>:
Score::~Score() {
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	4a04      	ldr	r2, [pc, #16]	; (8002994 <_ZN5ScoreD1Ev+0x1c>)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	601a      	str	r2, [r3, #0]
}
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4618      	mov	r0, r3
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	bc80      	pop	{r7}
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	08007ee4 	.word	0x08007ee4

08002998 <_ZN5ScoreD0Ev>:
Score::~Score() {
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
}
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff ffe9 	bl	8002978 <_ZN5ScoreD1Ev>
 80029a6:	210c      	movs	r1, #12
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f004 fd57 	bl	800745c <_ZdlPvj>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <_ZN8SettingsC1Ev>:
#include <Settings.h>

Settings::Settings() {
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	4a08      	ldr	r2, [pc, #32]	; (80029e4 <_ZN8SettingsC1Ev+0x2c>)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	601a      	str	r2, [r3, #0]
	pointsNeeded = 2;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2202      	movs	r2, #2
 80029ca:	605a      	str	r2, [r3, #4]
	ballSpeedIncreaseRate = 1;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	609a      	str	r2, [r3, #8]
	knockback = true;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	731a      	strb	r2, [r3, #12]
}
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	4618      	mov	r0, r3
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr
 80029e4:	08007ef4 	.word	0x08007ef4

080029e8 <_ZN8Settings15setPointsNeededEv>:

void Settings::setPointsNeeded(){
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	if(pointsNeeded<9){
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	2b08      	cmp	r3, #8
 80029f6:	dc05      	bgt.n	8002a04 <_ZN8Settings15setPointsNeededEv+0x1c>
		pointsNeeded++;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	1c5a      	adds	r2, r3, #1
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	605a      	str	r2, [r3, #4]
	}else{
		pointsNeeded = 2;
	}
}
 8002a02:	e002      	b.n	8002a0a <_ZN8Settings15setPointsNeededEv+0x22>
		pointsNeeded = 2;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2202      	movs	r2, #2
 8002a08:	605a      	str	r2, [r3, #4]
}
 8002a0a:	bf00      	nop
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr

08002a14 <_ZN8Settings15getPointsNeededEv>:
int Settings::getPointsNeeded(){
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
	return pointsNeeded;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr

08002a2a <_ZN8Settings24setBallSpeedIncreaseRateEv>:
void Settings::setBallSpeedIncreaseRate(){
 8002a2a:	b480      	push	{r7}
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
	if(ballSpeedIncreaseRate < 10){
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	2b09      	cmp	r3, #9
 8002a38:	dc05      	bgt.n	8002a46 <_ZN8Settings24setBallSpeedIncreaseRateEv+0x1c>
		ballSpeedIncreaseRate++;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	609a      	str	r2, [r3, #8]
	}else{
		ballSpeedIncreaseRate =1;
	}
}
 8002a44:	e002      	b.n	8002a4c <_ZN8Settings24setBallSpeedIncreaseRateEv+0x22>
		ballSpeedIncreaseRate =1;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	609a      	str	r2, [r3, #8]
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr

08002a56 <_ZN8Settings24getBallSpeedIncreaseRateEv>:
int Settings::getBallSpeedIncreaseRate(){
 8002a56:	b480      	push	{r7}
 8002a58:	b083      	sub	sp, #12
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
	return ballSpeedIncreaseRate;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr

08002a6c <_ZN8Settings12setKnockbackEv>:
void Settings::setKnockback(){
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
	knockback = !knockback;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	7b1b      	ldrb	r3, [r3, #12]
 8002a78:	f083 0301 	eor.w	r3, r3, #1
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	731a      	strb	r2, [r3, #12]
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr

08002a8c <_ZN8Settings12getKnockbackEv>:
bool Settings::getKnockback(){
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
	return knockback;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	7b1b      	ldrb	r3, [r3, #12]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr
	...

08002aa4 <_ZN8SettingsD1Ev>:
Settings::~Settings() {}
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <_ZN8SettingsD1Ev+0x1c>)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bc80      	pop	{r7}
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	08007ef4 	.word	0x08007ef4

08002ac4 <_ZN8SettingsD0Ev>:
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f7ff ffe9 	bl	8002aa4 <_ZN8SettingsD1Ev>
 8002ad2:	2110      	movs	r1, #16
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f004 fcc1 	bl	800745c <_ZdlPvj>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4618      	mov	r0, r3
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <_Z5Delaym>:

void LCD_REG_Config(void);
void LCD_FillColor(uint32_t ulAmout_Point, uint16_t usColor);
uint16_t LCD_Read_PixelData(void);

void Delay( __IO uint32_t nCount) {
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
	for (; nCount != 0; nCount--)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	bf14      	ite	ne
 8002af2:	2301      	movne	r3, #1
 8002af4:	2300      	moveq	r3, #0
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <_Z5Delaym+0x20>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3b01      	subs	r3, #1
 8002b00:	607b      	str	r3, [r7, #4]
 8002b02:	e7f3      	b.n	8002aec <_Z5Delaym+0x8>
		;
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr

08002b0e <_Z8LCD_INITv>:

void LCD_INIT(void) {
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);
 8002b14:	2001      	movs	r0, #1
 8002b16:	f000 f829 	bl	8002b6c <_Z19LCD_BackLed_Control15FunctionalState>
	LCD_Rst();
 8002b1a:	f000 f80f 	bl	8002b3c <_Z7LCD_Rstv>
	LCD_REG_Config();
 8002b1e:	f000 f85f 	bl	8002be0 <_Z14LCD_REG_Configv>
	LCD_Clear(0, 0, 240, 320, BACKGROUND);
 8002b22:	2300      	movs	r3, #0
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002b2a:	22f0      	movs	r2, #240	; 0xf0
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	2000      	movs	r0, #0
 8002b30:	f000 f9e6 	bl	8002f00 <_Z9LCD_Clearttttt>
}
 8002b34:	bf00      	nop
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
	...

08002b3c <_Z7LCD_Rstv>:

void LCD_Rst(void) {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8002b40:	2200      	movs	r2, #0
 8002b42:	2102      	movs	r1, #2
 8002b44:	4807      	ldr	r0, [pc, #28]	; (8002b64 <_Z7LCD_Rstv+0x28>)
 8002b46:	f002 ff02 	bl	800594e <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8002b4a:	4807      	ldr	r0, [pc, #28]	; (8002b68 <_Z7LCD_Rstv+0x2c>)
 8002b4c:	f7ff ffca 	bl	8002ae4 <_Z5Delaym>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8002b50:	2201      	movs	r2, #1
 8002b52:	2102      	movs	r1, #2
 8002b54:	4803      	ldr	r0, [pc, #12]	; (8002b64 <_Z7LCD_Rstv+0x28>)
 8002b56:	f002 fefa 	bl	800594e <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8002b5a:	4803      	ldr	r0, [pc, #12]	; (8002b68 <_Z7LCD_Rstv+0x2c>)
 8002b5c:	f7ff ffc2 	bl	8002ae4 <_Z5Delaym>
}
 8002b60:	bf00      	nop
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40011800 	.word	0x40011800
 8002b68:	0002bffc 	.word	0x0002bffc

08002b6c <_Z19LCD_BackLed_Control15FunctionalState>:

void LCD_BackLed_Control(FunctionalState enumState) {
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
	if (enumState)
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d006      	beq.n	8002b8a <_Z19LCD_BackLed_Control15FunctionalState+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_RESET);
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b82:	4807      	ldr	r0, [pc, #28]	; (8002ba0 <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 8002b84:	f002 fee3 	bl	800594e <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
}
 8002b88:	e005      	b.n	8002b96 <_Z19LCD_BackLed_Control15FunctionalState+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b90:	4803      	ldr	r0, [pc, #12]	; (8002ba0 <_Z19LCD_BackLed_Control15FunctionalState+0x34>)
 8002b92:	f002 fedc 	bl	800594e <HAL_GPIO_WritePin>
}
 8002b96:	bf00      	nop
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40011400 	.word	0x40011400

08002ba4 <_Z13LCD_Write_Cmdt>:

void LCD_Write_Cmd(uint16_t usCmd) {
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	80fb      	strh	r3, [r7, #6]
	*( __IO uint16_t*) ( FSMC_Addr_LCD_CMD) = usCmd;
 8002bae:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002bb2:	88fb      	ldrh	r3, [r7, #6]
 8002bb4:	8013      	strh	r3, [r2, #0]
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr

08002bc0 <_Z14LCD_Write_Datat>:

void LCD_Write_Data(uint16_t usData) {
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	80fb      	strh	r3, [r7, #6]
	*( __IO uint16_t*) ( FSMC_Addr_LCD_DATA) = usData;
 8002bca:	4a04      	ldr	r2, [pc, #16]	; (8002bdc <_Z14LCD_Write_Datat+0x1c>)
 8002bcc:	88fb      	ldrh	r3, [r7, #6]
 8002bce:	8013      	strh	r3, [r2, #0]
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bc80      	pop	{r7}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	60020000 	.word	0x60020000

08002be0 <_Z14LCD_REG_Configv>:

uint16_t LCD_Read_Data(void) {
	return (*( __IO uint16_t*) ( FSMC_Addr_LCD_DATA));
}

void LCD_REG_Config(void) {
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xCF);
 8002be4:	20cf      	movs	r0, #207	; 0xcf
 8002be6:	f7ff ffdd 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002bea:	2000      	movs	r0, #0
 8002bec:	f7ff ffe8 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x81);
 8002bf0:	2081      	movs	r0, #129	; 0x81
 8002bf2:	f7ff ffe5 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x30);
 8002bf6:	2030      	movs	r0, #48	; 0x30
 8002bf8:	f7ff ffe2 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xED);
 8002bfc:	20ed      	movs	r0, #237	; 0xed
 8002bfe:	f7ff ffd1 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x64);
 8002c02:	2064      	movs	r0, #100	; 0x64
 8002c04:	f7ff ffdc 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x03);
 8002c08:	2003      	movs	r0, #3
 8002c0a:	f7ff ffd9 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x12);
 8002c0e:	2012      	movs	r0, #18
 8002c10:	f7ff ffd6 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x81);
 8002c14:	2081      	movs	r0, #129	; 0x81
 8002c16:	f7ff ffd3 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xE8);
 8002c1a:	20e8      	movs	r0, #232	; 0xe8
 8002c1c:	f7ff ffc2 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x85);
 8002c20:	2085      	movs	r0, #133	; 0x85
 8002c22:	f7ff ffcd 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x10);
 8002c26:	2010      	movs	r0, #16
 8002c28:	f7ff ffca 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x78);
 8002c2c:	2078      	movs	r0, #120	; 0x78
 8002c2e:	f7ff ffc7 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xCB);
 8002c32:	20cb      	movs	r0, #203	; 0xcb
 8002c34:	f7ff ffb6 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x39);
 8002c38:	2039      	movs	r0, #57	; 0x39
 8002c3a:	f7ff ffc1 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x2C);
 8002c3e:	202c      	movs	r0, #44	; 0x2c
 8002c40:	f7ff ffbe 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 8002c44:	2000      	movs	r0, #0
 8002c46:	f7ff ffbb 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x34);
 8002c4a:	2034      	movs	r0, #52	; 0x34
 8002c4c:	f7ff ffb8 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x02);
 8002c50:	2002      	movs	r0, #2
 8002c52:	f7ff ffb5 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xF7);
 8002c56:	20f7      	movs	r0, #247	; 0xf7
 8002c58:	f7ff ffa4 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x20);
 8002c5c:	2020      	movs	r0, #32
 8002c5e:	f7ff ffaf 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xEA);
 8002c62:	20ea      	movs	r0, #234	; 0xea
 8002c64:	f7ff ff9e 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002c68:	2000      	movs	r0, #0
 8002c6a:	f7ff ffa9 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 8002c6e:	2000      	movs	r0, #0
 8002c70:	f7ff ffa6 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xB1);
 8002c74:	20b1      	movs	r0, #177	; 0xb1
 8002c76:	f7ff ff95 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002c7a:	2000      	movs	r0, #0
 8002c7c:	f7ff ffa0 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x1B);
 8002c80:	201b      	movs	r0, #27
 8002c82:	f7ff ff9d 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xB6);
 8002c86:	20b6      	movs	r0, #182	; 0xb6
 8002c88:	f7ff ff8c 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x0A);
 8002c8c:	200a      	movs	r0, #10
 8002c8e:	f7ff ff97 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0xA2);
 8002c92:	20a2      	movs	r0, #162	; 0xa2
 8002c94:	f7ff ff94 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xC0);
 8002c98:	20c0      	movs	r0, #192	; 0xc0
 8002c9a:	f7ff ff83 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x35);
 8002c9e:	2035      	movs	r0, #53	; 0x35
 8002ca0:	f7ff ff8e 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0xC1);
 8002ca4:	20c1      	movs	r0, #193	; 0xc1
 8002ca6:	f7ff ff7d 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x11);
 8002caa:	2011      	movs	r0, #17
 8002cac:	f7ff ff88 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd(0xC5);
 8002cb0:	20c5      	movs	r0, #197	; 0xc5
 8002cb2:	f7ff ff77 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x45);
 8002cb6:	2045      	movs	r0, #69	; 0x45
 8002cb8:	f7ff ff82 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x45);
 8002cbc:	2045      	movs	r0, #69	; 0x45
 8002cbe:	f7ff ff7f 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd(0xC7);
 8002cc2:	20c7      	movs	r0, #199	; 0xc7
 8002cc4:	f7ff ff6e 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0xA2);
 8002cc8:	20a2      	movs	r0, #162	; 0xa2
 8002cca:	f7ff ff79 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Enable 3G (F2h) */
	LCD_Write_Cmd(0xF2);
 8002cce:	20f2      	movs	r0, #242	; 0xf2
 8002cd0:	f7ff ff68 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f7ff ff73 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Gamma Set (26h) */
	LCD_Write_Cmd(0x26);
 8002cda:	2026      	movs	r0, #38	; 0x26
 8002cdc:	f7ff ff62 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x01);
 8002ce0:	2001      	movs	r0, #1
 8002ce2:	f7ff ff6d 	bl	8002bc0 <_Z14LCD_Write_Datat>
	DEBUG_DELAY ();

	/* Positive Gamma Correction */
	LCD_Write_Cmd(0xE0); //Set Gamma
 8002ce6:	20e0      	movs	r0, #224	; 0xe0
 8002ce8:	f7ff ff5c 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x0F);
 8002cec:	200f      	movs	r0, #15
 8002cee:	f7ff ff67 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x26);
 8002cf2:	2026      	movs	r0, #38	; 0x26
 8002cf4:	f7ff ff64 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x24);
 8002cf8:	2024      	movs	r0, #36	; 0x24
 8002cfa:	f7ff ff61 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0B);
 8002cfe:	200b      	movs	r0, #11
 8002d00:	f7ff ff5e 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0E);
 8002d04:	200e      	movs	r0, #14
 8002d06:	f7ff ff5b 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x09);
 8002d0a:	2009      	movs	r0, #9
 8002d0c:	f7ff ff58 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x54);
 8002d10:	2054      	movs	r0, #84	; 0x54
 8002d12:	f7ff ff55 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0xA8);
 8002d16:	20a8      	movs	r0, #168	; 0xa8
 8002d18:	f7ff ff52 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x46);
 8002d1c:	2046      	movs	r0, #70	; 0x46
 8002d1e:	f7ff ff4f 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0C);
 8002d22:	200c      	movs	r0, #12
 8002d24:	f7ff ff4c 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x17);
 8002d28:	2017      	movs	r0, #23
 8002d2a:	f7ff ff49 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x09);
 8002d2e:	2009      	movs	r0, #9
 8002d30:	f7ff ff46 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0F);
 8002d34:	200f      	movs	r0, #15
 8002d36:	f7ff ff43 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x07);
 8002d3a:	2007      	movs	r0, #7
 8002d3c:	f7ff ff40 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 8002d40:	2000      	movs	r0, #0
 8002d42:	f7ff ff3d 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd(0XE1); //Set Gamma
 8002d46:	20e1      	movs	r0, #225	; 0xe1
 8002d48:	f7ff ff2c 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002d4c:	2000      	movs	r0, #0
 8002d4e:	f7ff ff37 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x19);
 8002d52:	2019      	movs	r0, #25
 8002d54:	f7ff ff34 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x1B);
 8002d58:	201b      	movs	r0, #27
 8002d5a:	f7ff ff31 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x04);
 8002d5e:	2004      	movs	r0, #4
 8002d60:	f7ff ff2e 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x10);
 8002d64:	2010      	movs	r0, #16
 8002d66:	f7ff ff2b 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x07);
 8002d6a:	2007      	movs	r0, #7
 8002d6c:	f7ff ff28 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x2A);
 8002d70:	202a      	movs	r0, #42	; 0x2a
 8002d72:	f7ff ff25 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x47);
 8002d76:	2047      	movs	r0, #71	; 0x47
 8002d78:	f7ff ff22 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x39);
 8002d7c:	2039      	movs	r0, #57	; 0x39
 8002d7e:	f7ff ff1f 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x03);
 8002d82:	2003      	movs	r0, #3
 8002d84:	f7ff ff1c 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x06);
 8002d88:	2006      	movs	r0, #6
 8002d8a:	f7ff ff19 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x06);
 8002d8e:	2006      	movs	r0, #6
 8002d90:	f7ff ff16 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x30);
 8002d94:	2030      	movs	r0, #48	; 0x30
 8002d96:	f7ff ff13 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x38);
 8002d9a:	2038      	movs	r0, #56	; 0x38
 8002d9c:	f7ff ff10 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x0F);
 8002da0:	200f      	movs	r0, #15
 8002da2:	f7ff ff0d 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0x36);
 8002da6:	2036      	movs	r0, #54	; 0x36
 8002da8:	f7ff fefc 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0xC8);  // Version 1
 8002dac:	20c8      	movs	r0, #200	; 0xc8
 8002dae:	f7ff ff07 	bl	8002bc0 <_Z14LCD_Write_Datat>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();

	/* column address control set */
	LCD_Write_Cmd( CMD_Set_COLUMN);
 8002db2:	202a      	movs	r0, #42	; 0x2a
 8002db4:	f7ff fef6 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002db8:	2000      	movs	r0, #0
 8002dba:	f7ff ff01 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	f7ff fefe 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	f7ff fefb 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0xEF);
 8002dca:	20ef      	movs	r0, #239	; 0xef
 8002dcc:	f7ff fef8 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd( CMD_Set_PAGE);
 8002dd0:	202b      	movs	r0, #43	; 0x2b
 8002dd2:	f7ff fee7 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x00);
 8002dd6:	2000      	movs	r0, #0
 8002dd8:	f7ff fef2 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x00);
 8002ddc:	2000      	movs	r0, #0
 8002dde:	f7ff feef 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x01);
 8002de2:	2001      	movs	r0, #1
 8002de4:	f7ff feec 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(0x3F);
 8002de8:	203f      	movs	r0, #63	; 0x3f
 8002dea:	f7ff fee9 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd(0x3a);
 8002dee:	203a      	movs	r0, #58	; 0x3a
 8002df0:	f7ff fed8 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(0x55);
 8002df4:	2055      	movs	r0, #85	; 0x55
 8002df6:	f7ff fee3 	bl	8002bc0 <_Z14LCD_Write_Datat>

	/* Sleep Out (11h)  */
	LCD_Write_Cmd(0x11);
 8002dfa:	2011      	movs	r0, #17
 8002dfc:	f7ff fed2 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	Delay(0xAFFf << 2);
 8002e00:	4803      	ldr	r0, [pc, #12]	; (8002e10 <_Z14LCD_REG_Configv+0x230>)
 8002e02:	f7ff fe6f 	bl	8002ae4 <_Z5Delaym>
	DEBUG_DELAY ();

	/* Display ON (29h) */
	LCD_Write_Cmd(0x29);
 8002e06:	2029      	movs	r0, #41	; 0x29
 8002e08:	f7ff fecc 	bl	8002ba4 <_Z13LCD_Write_Cmdt>

}
 8002e0c:	bf00      	nop
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	0002bffc 	.word	0x0002bffc

08002e14 <_Z14LCD_OpenWindowtttt>:

void LCD_OpenWindow(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth,
		uint16_t usHeight) {
 8002e14:	b590      	push	{r4, r7, lr}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	4604      	mov	r4, r0
 8002e1c:	4608      	mov	r0, r1
 8002e1e:	4611      	mov	r1, r2
 8002e20:	461a      	mov	r2, r3
 8002e22:	4623      	mov	r3, r4
 8002e24:	80fb      	strh	r3, [r7, #6]
 8002e26:	4603      	mov	r3, r0
 8002e28:	80bb      	strh	r3, [r7, #4]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	807b      	strh	r3, [r7, #2]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd( CMD_Set_COLUMN);
 8002e32:	202a      	movs	r0, #42	; 0x2a
 8002e34:	f7ff feb6 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(usCOLUMN >> 8);
 8002e38:	88fb      	ldrh	r3, [r7, #6]
 8002e3a:	0a1b      	lsrs	r3, r3, #8
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff febe 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(usCOLUMN & 0xff);
 8002e44:	88fb      	ldrh	r3, [r7, #6]
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff feb8 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data((usCOLUMN + usWidth - 1) >> 8);
 8002e50:	88fa      	ldrh	r2, [r7, #6]
 8002e52:	887b      	ldrh	r3, [r7, #2]
 8002e54:	4413      	add	r3, r2
 8002e56:	3b01      	subs	r3, #1
 8002e58:	121b      	asrs	r3, r3, #8
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff feaf 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data((usCOLUMN + usWidth - 1) & 0xff);
 8002e62:	88fa      	ldrh	r2, [r7, #6]
 8002e64:	887b      	ldrh	r3, [r7, #2]
 8002e66:	4413      	add	r3, r2
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff fea4 	bl	8002bc0 <_Z14LCD_Write_Datat>

	LCD_Write_Cmd( CMD_Set_PAGE);
 8002e78:	202b      	movs	r0, #43	; 0x2b
 8002e7a:	f7ff fe93 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(usPAGE >> 8);
 8002e7e:	88bb      	ldrh	r3, [r7, #4]
 8002e80:	0a1b      	lsrs	r3, r3, #8
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff fe9b 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data(usPAGE & 0xff);
 8002e8a:	88bb      	ldrh	r3, [r7, #4]
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff fe95 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data((usPAGE + usHeight - 1) >> 8);
 8002e96:	88ba      	ldrh	r2, [r7, #4]
 8002e98:	883b      	ldrh	r3, [r7, #0]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	121b      	asrs	r3, r3, #8
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff fe8c 	bl	8002bc0 <_Z14LCD_Write_Datat>
	LCD_Write_Data((usPAGE + usHeight - 1) & 0xff);
 8002ea8:	88ba      	ldrh	r2, [r7, #4]
 8002eaa:	883b      	ldrh	r3, [r7, #0]
 8002eac:	4413      	add	r3, r2
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fe81 	bl	8002bc0 <_Z14LCD_Write_Datat>

}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd90      	pop	{r4, r7, pc}

08002ec6 <_Z13LCD_FillColormt>:

void LCD_FillColor(uint32_t usPoint, uint16_t usColor) {
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
 8002ece:	460b      	mov	r3, r1
 8002ed0:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]

	/* memory write */
	LCD_Write_Cmd( CMD_SetPixel);
 8002ed6:	202c      	movs	r0, #44	; 0x2c
 8002ed8:	f7ff fe64 	bl	8002ba4 <_Z13LCD_Write_Cmdt>

	for (i = 0; i < usPoint; i++)
 8002edc:	2300      	movs	r3, #0
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d207      	bcs.n	8002ef8 <_Z13LCD_FillColormt+0x32>
		LCD_Write_Data(usColor);
 8002ee8:	887b      	ldrh	r3, [r7, #2]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff fe68 	bl	8002bc0 <_Z14LCD_Write_Datat>
	for (i = 0; i < usPoint; i++)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	60fb      	str	r3, [r7, #12]
 8002ef6:	e7f3      	b.n	8002ee0 <_Z13LCD_FillColormt+0x1a>

}
 8002ef8:	bf00      	nop
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <_Z9LCD_Clearttttt>:

void LCD_Clear(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth,
		uint16_t usHeight, uint16_t usColor) {
 8002f00:	b590      	push	{r4, r7, lr}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4604      	mov	r4, r0
 8002f08:	4608      	mov	r0, r1
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	4623      	mov	r3, r4
 8002f10:	80fb      	strh	r3, [r7, #6]
 8002f12:	4603      	mov	r3, r0
 8002f14:	80bb      	strh	r3, [r7, #4]
 8002f16:	460b      	mov	r3, r1
 8002f18:	807b      	strh	r3, [r7, #2]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow(usCOLUMN, usPAGE, usWidth, usHeight);
 8002f1e:	883b      	ldrh	r3, [r7, #0]
 8002f20:	887a      	ldrh	r2, [r7, #2]
 8002f22:	88b9      	ldrh	r1, [r7, #4]
 8002f24:	88f8      	ldrh	r0, [r7, #6]
 8002f26:	f7ff ff75 	bl	8002e14 <_Z14LCD_OpenWindowtttt>
	LCD_FillColor(usWidth * usHeight, usColor);
 8002f2a:	887b      	ldrh	r3, [r7, #2]
 8002f2c:	883a      	ldrh	r2, [r7, #0]
 8002f2e:	fb02 f303 	mul.w	r3, r2, r3
 8002f32:	461a      	mov	r2, r3
 8002f34:	8b3b      	ldrh	r3, [r7, #24]
 8002f36:	4619      	mov	r1, r3
 8002f38:	4610      	mov	r0, r2
 8002f3a:	f7ff ffc4 	bl	8002ec6 <_Z13LCD_FillColormt>

}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd90      	pop	{r4, r7, pc}

08002f46 <_Z12LCD_DrawLinettttt>:
	return usPixelData;

}

void LCD_DrawLine(uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2,
		uint16_t usColor) {
 8002f46:	b590      	push	{r4, r7, lr}
 8002f48:	b08d      	sub	sp, #52	; 0x34
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	4604      	mov	r4, r0
 8002f4e:	4608      	mov	r0, r1
 8002f50:	4611      	mov	r1, r2
 8002f52:	461a      	mov	r2, r3
 8002f54:	4623      	mov	r3, r4
 8002f56:	80fb      	strh	r3, [r7, #6]
 8002f58:	4603      	mov	r3, r0
 8002f5a:	80bb      	strh	r3, [r7, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	807b      	strh	r3, [r7, #2]
 8002f60:	4613      	mov	r3, r2
 8002f62:	803b      	strh	r3, [r7, #0]
	uint16_t us;
	uint16_t usC_Current, usP_Current;

	int32_t lError_C = 0, lError_P = 0, lDelta_C, lDelta_P, lDistance;
 8002f64:	2300      	movs	r3, #0
 8002f66:	627b      	str	r3, [r7, #36]	; 0x24
 8002f68:	2300      	movs	r3, #0
 8002f6a:	623b      	str	r3, [r7, #32]
	int32_t lIncrease_C, lIncrease_P;

	lDelta_C = usC2 - usC1;
 8002f6c:	887a      	ldrh	r2, [r7, #2]
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	61fb      	str	r3, [r7, #28]
	lDelta_P = usP2 - usP1;
 8002f74:	883a      	ldrh	r2, [r7, #0]
 8002f76:	88bb      	ldrh	r3, [r7, #4]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	61bb      	str	r3, [r7, #24]

	usC_Current = usC1;
 8002f7c:	88fb      	ldrh	r3, [r7, #6]
 8002f7e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	usP_Current = usP1;
 8002f80:	88bb      	ldrh	r3, [r7, #4]
 8002f82:	857b      	strh	r3, [r7, #42]	; 0x2a

	if (lDelta_C > 0)
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	dd02      	ble.n	8002f90 <_Z12LCD_DrawLinettttt+0x4a>
		lIncrease_C = 1;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	e00b      	b.n	8002fa8 <_Z12LCD_DrawLinettttt+0x62>

	else if (lDelta_C == 0)
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d102      	bne.n	8002f9c <_Z12LCD_DrawLinettttt+0x56>
		lIncrease_C = 0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	613b      	str	r3, [r7, #16]
 8002f9a:	e005      	b.n	8002fa8 <_Z12LCD_DrawLinettttt+0x62>

	else {
		lIncrease_C = -1;
 8002f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa0:	613b      	str	r3, [r7, #16]
		lDelta_C = -lDelta_C;
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	425b      	negs	r3, r3
 8002fa6:	61fb      	str	r3, [r7, #28]
	}

	if (lDelta_P > 0)
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	dd02      	ble.n	8002fb4 <_Z12LCD_DrawLinettttt+0x6e>
		lIncrease_P = 1;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	e00b      	b.n	8002fcc <_Z12LCD_DrawLinettttt+0x86>

	else if (lDelta_P == 0)
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d102      	bne.n	8002fc0 <_Z12LCD_DrawLinettttt+0x7a>
		lIncrease_P = 0;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60fb      	str	r3, [r7, #12]
 8002fbe:	e005      	b.n	8002fcc <_Z12LCD_DrawLinettttt+0x86>
	else {
		lIncrease_P = -1;
 8002fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc4:	60fb      	str	r3, [r7, #12]
		lDelta_P = -lDelta_P;
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	425b      	negs	r3, r3
 8002fca:	61bb      	str	r3, [r7, #24]
	}

	if (lDelta_C > lDelta_P)
 8002fcc:	69fa      	ldr	r2, [r7, #28]
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	dd02      	ble.n	8002fda <_Z12LCD_DrawLinettttt+0x94>
		lDistance = lDelta_C;
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	617b      	str	r3, [r7, #20]
 8002fd8:	e001      	b.n	8002fde <_Z12LCD_DrawLinettttt+0x98>

	else
		lDistance = lDelta_P;
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	617b      	str	r3, [r7, #20]

	for (us = 0; us <= lDistance + 1; us++) {
 8002fde:	2300      	movs	r3, #0
 8002fe0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002fe2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	dc2c      	bgt.n	8003046 <_Z12LCD_DrawLinettttt+0x100>
		LCD_DrawDot(usC_Current, usP_Current, usColor);
 8002fec:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8002ff0:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8002ff2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f000 f8ff 	bl	80031f8 <_Z11LCD_DrawDotttt>

		lError_C += lDelta_C;
 8002ffa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	4413      	add	r3, r2
 8003000:	627b      	str	r3, [r7, #36]	; 0x24
		lError_P += lDelta_P;
 8003002:	6a3a      	ldr	r2, [r7, #32]
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	4413      	add	r3, r2
 8003008:	623b      	str	r3, [r7, #32]

		if (lError_C > lDistance) {
 800300a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	429a      	cmp	r2, r3
 8003010:	dd08      	ble.n	8003024 <_Z12LCD_DrawLinettttt+0xde>
			lError_C -= lDistance;
 8003012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
			usC_Current += lIncrease_C;
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	b29a      	uxth	r2, r3
 800301e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003020:	4413      	add	r3, r2
 8003022:	85bb      	strh	r3, [r7, #44]	; 0x2c
		}

		if (lError_P > lDistance) {
 8003024:	6a3a      	ldr	r2, [r7, #32]
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	429a      	cmp	r2, r3
 800302a:	dd08      	ble.n	800303e <_Z12LCD_DrawLinettttt+0xf8>
			lError_P -= lDistance;
 800302c:	6a3a      	ldr	r2, [r7, #32]
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	623b      	str	r3, [r7, #32]
			usP_Current += lIncrease_P;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	b29a      	uxth	r2, r3
 8003038:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800303a:	4413      	add	r3, r2
 800303c:	857b      	strh	r3, [r7, #42]	; 0x2a
	for (us = 0; us <= lDistance + 1; us++) {
 800303e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003040:	3301      	adds	r3, #1
 8003042:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8003044:	e7cd      	b.n	8002fe2 <_Z12LCD_DrawLinettttt+0x9c>
		}

	}

}
 8003046:	bf00      	nop
 8003048:	3734      	adds	r7, #52	; 0x34
 800304a:	46bd      	mov	sp, r7
 800304c:	bd90      	pop	{r4, r7, pc}

0800304e <_Z22LCD_DrawEmptyRectanglettttt>:
void LCD_DrawEmptyRectangle(uint16_t usC1, uint16_t usP1, uint16_t usC2,
		uint16_t usP2, uint16_t usColor) {
 800304e:	b590      	push	{r4, r7, lr}
 8003050:	b087      	sub	sp, #28
 8003052:	af02      	add	r7, sp, #8
 8003054:	4604      	mov	r4, r0
 8003056:	4608      	mov	r0, r1
 8003058:	4611      	mov	r1, r2
 800305a:	461a      	mov	r2, r3
 800305c:	4623      	mov	r3, r4
 800305e:	80fb      	strh	r3, [r7, #6]
 8003060:	4603      	mov	r3, r0
 8003062:	80bb      	strh	r3, [r7, #4]
 8003064:	460b      	mov	r3, r1
 8003066:	807b      	strh	r3, [r7, #2]
 8003068:	4613      	mov	r3, r2
 800306a:	803b      	strh	r3, [r7, #0]
	for (int i = 0; i <= 3; i++) {
 800306c:	2300      	movs	r3, #0
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2b03      	cmp	r3, #3
 8003074:	dc47      	bgt.n	8003106 <_Z22LCD_DrawEmptyRectanglettttt+0xb8>
		LCD_DrawLine(usC1, usP1 + i, usC2, usP1 + i, usColor);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	b29a      	uxth	r2, r3
 800307a:	88bb      	ldrh	r3, [r7, #4]
 800307c:	4413      	add	r3, r2
 800307e:	b299      	uxth	r1, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	b29a      	uxth	r2, r3
 8003084:	88bb      	ldrh	r3, [r7, #4]
 8003086:	4413      	add	r3, r2
 8003088:	b29c      	uxth	r4, r3
 800308a:	887a      	ldrh	r2, [r7, #2]
 800308c:	88f8      	ldrh	r0, [r7, #6]
 800308e:	8c3b      	ldrh	r3, [r7, #32]
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	4623      	mov	r3, r4
 8003094:	f7ff ff57 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		LCD_DrawLine(usC1, usP2 + i, usC2, usP2 + i, usColor);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	b29a      	uxth	r2, r3
 800309c:	883b      	ldrh	r3, [r7, #0]
 800309e:	4413      	add	r3, r2
 80030a0:	b299      	uxth	r1, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	883b      	ldrh	r3, [r7, #0]
 80030a8:	4413      	add	r3, r2
 80030aa:	b29c      	uxth	r4, r3
 80030ac:	887a      	ldrh	r2, [r7, #2]
 80030ae:	88f8      	ldrh	r0, [r7, #6]
 80030b0:	8c3b      	ldrh	r3, [r7, #32]
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	4623      	mov	r3, r4
 80030b6:	f7ff ff46 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		LCD_DrawLine(usC1 + i, usP1, usC1 + i, usP2, usColor);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	b29a      	uxth	r2, r3
 80030be:	88fb      	ldrh	r3, [r7, #6]
 80030c0:	4413      	add	r3, r2
 80030c2:	b298      	uxth	r0, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	88fb      	ldrh	r3, [r7, #6]
 80030ca:	4413      	add	r3, r2
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	883c      	ldrh	r4, [r7, #0]
 80030d0:	88b9      	ldrh	r1, [r7, #4]
 80030d2:	8c3b      	ldrh	r3, [r7, #32]
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	4623      	mov	r3, r4
 80030d8:	f7ff ff35 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		LCD_DrawLine(usC2 - i, usP1, usC2 - i, usP2, usColor);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	b29b      	uxth	r3, r3
 80030e0:	887a      	ldrh	r2, [r7, #2]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	b298      	uxth	r0, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	887a      	ldrh	r2, [r7, #2]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	883c      	ldrh	r4, [r7, #0]
 80030f2:	88b9      	ldrh	r1, [r7, #4]
 80030f4:	8c3b      	ldrh	r3, [r7, #32]
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	4623      	mov	r3, r4
 80030fa:	f7ff ff24 	bl	8002f46 <_Z12LCD_DrawLinettttt>
	for (int i = 0; i <= 3; i++) {
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	3301      	adds	r3, #1
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	e7b4      	b.n	8003070 <_Z22LCD_DrawEmptyRectanglettttt+0x22>
	}
}
 8003106:	bf00      	nop
 8003108:	3714      	adds	r7, #20
 800310a:	46bd      	mov	sp, r7
 800310c:	bd90      	pop	{r4, r7, pc}
	...

08003110 <_Z12LCD_DrawCharttc>:

void LCD_DrawChar(uint16_t usC, uint16_t usP, const char cChar) {
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	80fb      	strh	r3, [r7, #6]
 800311a:	460b      	mov	r3, r1
 800311c:	80bb      	strh	r3, [r7, #4]
 800311e:	4613      	mov	r3, r2
 8003120:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 8003122:	78fb      	ldrb	r3, [r7, #3]
 8003124:	3b20      	subs	r3, #32
 8003126:	733b      	strb	r3, [r7, #12]

	LCD_OpenWindow(usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR);
 8003128:	88b9      	ldrh	r1, [r7, #4]
 800312a:	88f8      	ldrh	r0, [r7, #6]
 800312c:	2310      	movs	r3, #16
 800312e:	2208      	movs	r2, #8
 8003130:	f7ff fe70 	bl	8002e14 <_Z14LCD_OpenWindowtttt>

	LCD_Write_Cmd( CMD_SetPixel);
 8003134:	202c      	movs	r0, #44	; 0x2c
 8003136:	f7ff fd35 	bl	8002ba4 <_Z13LCD_Write_Cmdt>

	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 800313a:	2300      	movs	r3, #0
 800313c:	73bb      	strb	r3, [r7, #14]
 800313e:	7bbb      	ldrb	r3, [r7, #14]
 8003140:	2b0f      	cmp	r3, #15
 8003142:	d824      	bhi.n	800318e <_Z12LCD_DrawCharttc+0x7e>
		ucTemp = ucAscii_1608[ucRelativePositon][ucPage];
 8003144:	7b3a      	ldrb	r2, [r7, #12]
 8003146:	7bbb      	ldrb	r3, [r7, #14]
 8003148:	4913      	ldr	r1, [pc, #76]	; (8003198 <_Z12LCD_DrawCharttc+0x88>)
 800314a:	0112      	lsls	r2, r2, #4
 800314c:	440a      	add	r2, r1
 800314e:	4413      	add	r3, r2
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	73fb      	strb	r3, [r7, #15]

		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8003154:	2300      	movs	r3, #0
 8003156:	737b      	strb	r3, [r7, #13]
 8003158:	7b7b      	ldrb	r3, [r7, #13]
 800315a:	2b07      	cmp	r3, #7
 800315c:	d813      	bhi.n	8003186 <_Z12LCD_DrawCharttc+0x76>
			if (ucTemp & 0x01)
 800315e:	7bfb      	ldrb	r3, [r7, #15]
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	2b00      	cmp	r3, #0
 8003166:	d004      	beq.n	8003172 <_Z12LCD_DrawCharttc+0x62>
				LCD_Write_Data( WHITE);
 8003168:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800316c:	f7ff fd28 	bl	8002bc0 <_Z14LCD_Write_Datat>
 8003170:	e002      	b.n	8003178 <_Z12LCD_DrawCharttc+0x68>

			else
				LCD_Write_Data( BLACK);
 8003172:	2000      	movs	r0, #0
 8003174:	f7ff fd24 	bl	8002bc0 <_Z14LCD_Write_Datat>

			ucTemp >>= 1;
 8003178:	7bfb      	ldrb	r3, [r7, #15]
 800317a:	085b      	lsrs	r3, r3, #1
 800317c:	73fb      	strb	r3, [r7, #15]
		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 800317e:	7b7b      	ldrb	r3, [r7, #13]
 8003180:	3301      	adds	r3, #1
 8003182:	737b      	strb	r3, [r7, #13]
 8003184:	e7e8      	b.n	8003158 <_Z12LCD_DrawCharttc+0x48>
	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8003186:	7bbb      	ldrb	r3, [r7, #14]
 8003188:	3301      	adds	r3, #1
 800318a:	73bb      	strb	r3, [r7, #14]
 800318c:	e7d7      	b.n	800313e <_Z12LCD_DrawCharttc+0x2e>

		}

	}

}
 800318e:	bf00      	nop
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	08007efc 	.word	0x08007efc

0800319c <_Z14LCD_DrawStringttPKc>:

void LCD_DrawString(uint16_t usC, uint16_t usP, const char *pStr) {
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	4603      	mov	r3, r0
 80031a4:	603a      	str	r2, [r7, #0]
 80031a6:	80fb      	strh	r3, [r7, #6]
 80031a8:	460b      	mov	r3, r1
 80031aa:	80bb      	strh	r3, [r7, #4]
	while (*pStr != '\0') {
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d01d      	beq.n	80031f0 <_Z14LCD_DrawStringttPKc+0x54>
		if ((usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR)
 80031b4:	88fb      	ldrh	r3, [r7, #6]
 80031b6:	2be8      	cmp	r3, #232	; 0xe8
 80031b8:	d904      	bls.n	80031c4 <_Z14LCD_DrawStringttPKc+0x28>
				> LCD_DispWindow_COLUMN) {
			usC = LCD_DispWindow_Start_COLUMN;
 80031ba:	2300      	movs	r3, #0
 80031bc:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80031be:	88bb      	ldrh	r3, [r7, #4]
 80031c0:	3310      	adds	r3, #16
 80031c2:	80bb      	strh	r3, [r7, #4]
		}

		if ((usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR)
 80031c4:	88bb      	ldrh	r3, [r7, #4]
 80031c6:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80031ca:	d903      	bls.n	80031d4 <_Z14LCD_DrawStringttPKc+0x38>
				> LCD_DispWindow_PAGE) {
			usC = LCD_DispWindow_Start_COLUMN;
 80031cc:	2300      	movs	r3, #0
 80031ce:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 80031d0:	2300      	movs	r3, #0
 80031d2:	80bb      	strh	r3, [r7, #4]
		}

		LCD_DrawChar(usC, usP, *pStr);
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	781a      	ldrb	r2, [r3, #0]
 80031d8:	88b9      	ldrh	r1, [r7, #4]
 80031da:	88fb      	ldrh	r3, [r7, #6]
 80031dc:	4618      	mov	r0, r3
 80031de:	f7ff ff97 	bl	8003110 <_Z12LCD_DrawCharttc>

		pStr++;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	3301      	adds	r3, #1
 80031e6:	603b      	str	r3, [r7, #0]

		usC += WIDTH_EN_CHAR;
 80031e8:	88fb      	ldrh	r3, [r7, #6]
 80031ea:	3308      	adds	r3, #8
 80031ec:	80fb      	strh	r3, [r7, #6]
	while (*pStr != '\0') {
 80031ee:	e7dd      	b.n	80031ac <_Z14LCD_DrawStringttPKc+0x10>

	}

}
 80031f0:	bf00      	nop
 80031f2:	3708      	adds	r7, #8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <_Z11LCD_DrawDotttt>:

//Task 2
void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor) {
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	80fb      	strh	r3, [r7, #6]
 8003202:	460b      	mov	r3, r1
 8003204:	80bb      	strh	r3, [r7, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	807b      	strh	r3, [r7, #2]
	/*
	 *  Task 2 : Implement the LCD_DrawDot to turn on a particular dot on the LCD.
	 */
	LCD_OpenWindow(usCOLUMN, usPAGE, 1, 1);
 800320a:	88b9      	ldrh	r1, [r7, #4]
 800320c:	88f8      	ldrh	r0, [r7, #6]
 800320e:	2301      	movs	r3, #1
 8003210:	2201      	movs	r2, #1
 8003212:	f7ff fdff 	bl	8002e14 <_Z14LCD_OpenWindowtttt>
	LCD_Write_Cmd( CMD_SetPixel);
 8003216:	202c      	movs	r0, #44	; 0x2c
 8003218:	f7ff fcc4 	bl	8002ba4 <_Z13LCD_Write_Cmdt>
	LCD_Write_Data(usColor);
 800321c:	887b      	ldrh	r3, [r7, #2]
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff fcce 	bl	8002bc0 <_Z14LCD_Write_Datat>
}
 8003224:	bf00      	nop
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <_Z12LCD_DrawBallttt>:
		LCD_DrawDot(usC + SR * cos(i), usP + LR * sin(i), usColor);
	}
}

// Input location of the top left pixel of the ball
void LCD_DrawBall(uint16_t usC, uint16_t usP, uint16_t usColor) {
 800322c:	b590      	push	{r4, r7, lr}
 800322e:	b087      	sub	sp, #28
 8003230:	af02      	add	r7, sp, #8
 8003232:	4603      	mov	r3, r0
 8003234:	80fb      	strh	r3, [r7, #6]
 8003236:	460b      	mov	r3, r1
 8003238:	80bb      	strh	r3, [r7, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	807b      	strh	r3, [r7, #2]
	for (int i = 0; i <= ballWidith; i++) {
 800323e:	2300      	movs	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2b05      	cmp	r3, #5
 8003246:	dc17      	bgt.n	8003278 <_Z12LCD_DrawBallttt+0x4c>
		LCD_DrawLine(usC, usP + i, usC + ballWidith, usP + i, usColor);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	b29a      	uxth	r2, r3
 800324c:	88bb      	ldrh	r3, [r7, #4]
 800324e:	4413      	add	r3, r2
 8003250:	b299      	uxth	r1, r3
 8003252:	88fb      	ldrh	r3, [r7, #6]
 8003254:	3305      	adds	r3, #5
 8003256:	b29c      	uxth	r4, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	b29a      	uxth	r2, r3
 800325c:	88bb      	ldrh	r3, [r7, #4]
 800325e:	4413      	add	r3, r2
 8003260:	b29a      	uxth	r2, r3
 8003262:	88f8      	ldrh	r0, [r7, #6]
 8003264:	887b      	ldrh	r3, [r7, #2]
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	4613      	mov	r3, r2
 800326a:	4622      	mov	r2, r4
 800326c:	f7ff fe6b 	bl	8002f46 <_Z12LCD_DrawLinettttt>
	for (int i = 0; i <= ballWidith; i++) {
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	3301      	adds	r3, #1
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	e7e4      	b.n	8003242 <_Z12LCD_DrawBallttt+0x16>
	}
}
 8003278:	bf00      	nop
 800327a:	3714      	adds	r7, #20
 800327c:	46bd      	mov	sp, r7
 800327e:	bd90      	pop	{r4, r7, pc}

08003280 <_Z16LCD_TeleportBallttttiii>:
// Move ball without in-between animation
void LCD_TeleportBall(uint16_t usC1, uint16_t usP1, uint16_t usC2,
		uint16_t usP2, int player1x, int player2x, int ballDy) {
 8003280:	b590      	push	{r4, r7, lr}
 8003282:	b08f      	sub	sp, #60	; 0x3c
 8003284:	af02      	add	r7, sp, #8
 8003286:	4604      	mov	r4, r0
 8003288:	4608      	mov	r0, r1
 800328a:	4611      	mov	r1, r2
 800328c:	461a      	mov	r2, r3
 800328e:	4623      	mov	r3, r4
 8003290:	80fb      	strh	r3, [r7, #6]
 8003292:	4603      	mov	r3, r0
 8003294:	80bb      	strh	r3, [r7, #4]
 8003296:	460b      	mov	r3, r1
 8003298:	807b      	strh	r3, [r7, #2]
 800329a:	4613      	mov	r3, r2
 800329c:	803b      	strh	r3, [r7, #0]
//	LCD_DrawBall(usC1,usP1,BLACK);
	int xDisplacement, yDisplacement;
	if (ballDy > 0) { // going to player 1
 800329e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f340 80b9 	ble.w	8003418 <_Z16LCD_TeleportBallttttiii+0x198>
		if (usP1 + ballWidith < player1YAxis
 80032a6:	88bb      	ldrh	r3, [r7, #4]
 80032a8:	f5b3 7f93 	cmp.w	r3, #294	; 0x126
 80032ac:	d903      	bls.n	80032b6 <_Z16LCD_TeleportBallttttiii+0x36>
				|| usP1 > player1YAxis + playerHeight) { // safe to remove whole ball
 80032ae:	88bb      	ldrh	r3, [r7, #4]
 80032b0:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80032b4:	d30d      	bcc.n	80032d2 <_Z16LCD_TeleportBallttttiii+0x52>
			LCD_DrawBall(usC1, usP1, BLACK);
 80032b6:	88b9      	ldrh	r1, [r7, #4]
 80032b8:	88fb      	ldrh	r3, [r7, #6]
 80032ba:	2200      	movs	r2, #0
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff ffb5 	bl	800322c <_Z12LCD_DrawBallttt>
			LCD_DrawBall(usC2, usP2, WHITE);
 80032c2:	8839      	ldrh	r1, [r7, #0]
 80032c4:	887b      	ldrh	r3, [r7, #2]
 80032c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7ff ffae 	bl	800322c <_Z12LCD_DrawBallttt>
			return;
 80032d0:	e16c      	b.n	80035ac <_Z16LCD_TeleportBallttttiii+0x32c>
		}

		yDisplacement = player1YAxis - usP1; // negative means ball is below and positive means ball is above
 80032d2:	88bb      	ldrh	r3, [r7, #4]
 80032d4:	f5c3 7396 	rsb	r3, r3, #300	; 0x12c
 80032d8:	613b      	str	r3, [r7, #16]
		for (int y = 0; y < abs(yDisplacement); y++) { // middle
 80032da:	2300      	movs	r3, #0
 80032dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bfb8      	it	lt
 80032e4:	425b      	neglt	r3, r3
 80032e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032e8:	429a      	cmp	r2, r3
 80032ea:	da2d      	bge.n	8003348 <_Z16LCD_TeleportBallttttiii+0xc8>
			if (yDisplacement > 0) { // above
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	dd14      	ble.n	800331c <_Z16LCD_TeleportBallttttiii+0x9c>
				LCD_DrawLine(usC1, player1YAxis - 1 - y, usC1 + ballWidith,
 80032f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	f5c3 7395 	rsb	r3, r3, #298	; 0x12a
 80032fa:	3301      	adds	r3, #1
 80032fc:	b299      	uxth	r1, r3
 80032fe:	88fb      	ldrh	r3, [r7, #6]
 8003300:	3305      	adds	r3, #5
 8003302:	b29a      	uxth	r2, r3
 8003304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003306:	b29b      	uxth	r3, r3
 8003308:	f5c3 7395 	rsb	r3, r3, #298	; 0x12a
 800330c:	3301      	adds	r3, #1
 800330e:	b29b      	uxth	r3, r3
 8003310:	88f8      	ldrh	r0, [r7, #6]
 8003312:	2400      	movs	r4, #0
 8003314:	9400      	str	r4, [sp, #0]
 8003316:	f7ff fe16 	bl	8002f46 <_Z12LCD_DrawLinettttt>
 800331a:	e011      	b.n	8003340 <_Z16LCD_TeleportBallttttiii+0xc0>
				player1YAxis - 1 - y, BLACK);
			} else { // below
				LCD_DrawLine(usC1, player1YAxis + playerHeight + 1 + y,
 800331c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331e:	b29b      	uxth	r3, r3
 8003320:	f503 7399 	add.w	r3, r3, #306	; 0x132
 8003324:	b299      	uxth	r1, r3
 8003326:	88fb      	ldrh	r3, [r7, #6]
 8003328:	3305      	adds	r3, #5
 800332a:	b29a      	uxth	r2, r3
 800332c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800332e:	b29b      	uxth	r3, r3
 8003330:	f503 7399 	add.w	r3, r3, #306	; 0x132
 8003334:	b29b      	uxth	r3, r3
 8003336:	88f8      	ldrh	r0, [r7, #6]
 8003338:	2400      	movs	r4, #0
 800333a:	9400      	str	r4, [sp, #0]
 800333c:	f7ff fe03 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		for (int y = 0; y < abs(yDisplacement); y++) { // middle
 8003340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003342:	3301      	adds	r3, #1
 8003344:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003346:	e7ca      	b.n	80032de <_Z16LCD_TeleportBallttttiii+0x5e>
						usC1 + ballWidith, player1YAxis + playerHeight + 1 + y,
						BLACK);
			}
		}
		xDisplacement = player1x - usC1; // negative means ball is right and positive means ball is left
 8003348:	88fb      	ldrh	r3, [r7, #6]
 800334a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	60fb      	str	r3, [r7, #12]
		if (xDisplacement < 0) {
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2b00      	cmp	r3, #0
 8003354:	da3a      	bge.n	80033cc <_Z16LCD_TeleportBallttttiii+0x14c>
			if (player1x + playerWidith > usC1 + ballWidith) { // middle
 8003356:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003358:	f103 0227 	add.w	r2, r3, #39	; 0x27
 800335c:	88fb      	ldrh	r3, [r7, #6]
 800335e:	429a      	cmp	r2, r3
 8003360:	db07      	blt.n	8003372 <_Z16LCD_TeleportBallttttiii+0xf2>
				LCD_DrawBall(usC2, usP2, WHITE);
 8003362:	8839      	ldrh	r1, [r7, #0]
 8003364:	887b      	ldrh	r3, [r7, #2]
 8003366:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff ff5e 	bl	800322c <_Z12LCD_DrawBallttt>
				return;
 8003370:	e11c      	b.n	80035ac <_Z16LCD_TeleportBallttttiii+0x32c>
			}
			xDisplacement = player1x + playerWidith - usC1 - ballWidith;
 8003372:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003374:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 8003378:	88fb      	ldrh	r3, [r7, #6]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	3b05      	subs	r3, #5
 800337e:	60fb      	str	r3, [r7, #12]
			for (int x = 0; x < abs(xDisplacement); x++) { // left
 8003380:	2300      	movs	r3, #0
 8003382:	62bb      	str	r3, [r7, #40]	; 0x28
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2b00      	cmp	r3, #0
 8003388:	bfb8      	it	lt
 800338a:	425b      	neglt	r3, r3
 800338c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800338e:	429a      	cmp	r2, r3
 8003390:	f280 8105 	bge.w	800359e <_Z16LCD_TeleportBallttttiii+0x31e>
				LCD_DrawLine(player1x + 1 + x, usP1, player1x + 1 + x,
 8003394:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003396:	b29a      	uxth	r2, r3
 8003398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800339a:	b29b      	uxth	r3, r3
 800339c:	4413      	add	r3, r2
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3301      	adds	r3, #1
 80033a2:	b298      	uxth	r0, r3
 80033a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	4413      	add	r3, r2
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	3301      	adds	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	88bb      	ldrh	r3, [r7, #4]
 80033b6:	3305      	adds	r3, #5
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	88b9      	ldrh	r1, [r7, #4]
 80033bc:	2400      	movs	r4, #0
 80033be:	9400      	str	r4, [sp, #0]
 80033c0:	f7ff fdc1 	bl	8002f46 <_Z12LCD_DrawLinettttt>
			for (int x = 0; x < abs(xDisplacement); x++) { // left
 80033c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c6:	3301      	adds	r3, #1
 80033c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80033ca:	e7db      	b.n	8003384 <_Z16LCD_TeleportBallttttiii+0x104>
						usP1 + ballWidith, BLACK);
			}
		} else {
			for (int x = 0; x < abs(xDisplacement); x++) { // left
 80033cc:	2300      	movs	r3, #0
 80033ce:	627b      	str	r3, [r7, #36]	; 0x24
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	bfb8      	it	lt
 80033d6:	425b      	neglt	r3, r3
 80033d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033da:	429a      	cmp	r2, r3
 80033dc:	f280 80df 	bge.w	800359e <_Z16LCD_TeleportBallttttiii+0x31e>
				LCD_DrawLine(player1x - 1 - x, usP1, player1x - 1 - x,
 80033e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	3b01      	subs	r3, #1
 80033ee:	b298      	uxth	r0, r3
 80033f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	3b01      	subs	r3, #1
 80033fe:	b29a      	uxth	r2, r3
 8003400:	88bb      	ldrh	r3, [r7, #4]
 8003402:	3305      	adds	r3, #5
 8003404:	b29b      	uxth	r3, r3
 8003406:	88b9      	ldrh	r1, [r7, #4]
 8003408:	2400      	movs	r4, #0
 800340a:	9400      	str	r4, [sp, #0]
 800340c:	f7ff fd9b 	bl	8002f46 <_Z12LCD_DrawLinettttt>
			for (int x = 0; x < abs(xDisplacement); x++) { // left
 8003410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003412:	3301      	adds	r3, #1
 8003414:	627b      	str	r3, [r7, #36]	; 0x24
 8003416:	e7db      	b.n	80033d0 <_Z16LCD_TeleportBallttttiii+0x150>
						usP1 + ballWidith, BLACK);
			}
		}

	} else { // going to player 2
		if (usP1 > player2YAxis || usP1 < player2YAxis - playerHeight) { // safe to remove whole ball
 8003418:	88bb      	ldrh	r3, [r7, #4]
 800341a:	2b14      	cmp	r3, #20
 800341c:	d802      	bhi.n	8003424 <_Z16LCD_TeleportBallttttiii+0x1a4>
 800341e:	88bb      	ldrh	r3, [r7, #4]
 8003420:	2b0e      	cmp	r3, #14
 8003422:	d80d      	bhi.n	8003440 <_Z16LCD_TeleportBallttttiii+0x1c0>
			LCD_DrawBall(usC1, usP1, BLACK);
 8003424:	88b9      	ldrh	r1, [r7, #4]
 8003426:	88fb      	ldrh	r3, [r7, #6]
 8003428:	2200      	movs	r2, #0
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff fefe 	bl	800322c <_Z12LCD_DrawBallttt>
			LCD_DrawBall(usC2, usP2, WHITE);
 8003430:	8839      	ldrh	r1, [r7, #0]
 8003432:	887b      	ldrh	r3, [r7, #2]
 8003434:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003438:	4618      	mov	r0, r3
 800343a:	f7ff fef7 	bl	800322c <_Z12LCD_DrawBallttt>
			return;
 800343e:	e0b5      	b.n	80035ac <_Z16LCD_TeleportBallttttiii+0x32c>
		}
		int player2TopLeftYAxis = player2YAxis - playerHeight;
 8003440:	230f      	movs	r3, #15
 8003442:	617b      	str	r3, [r7, #20]
		yDisplacement = player2TopLeftYAxis - usP1; // negative means ball is below and positive means ball is above
 8003444:	88bb      	ldrh	r3, [r7, #4]
 8003446:	697a      	ldr	r2, [r7, #20]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	613b      	str	r3, [r7, #16]
		for (int y = 0; y < abs(yDisplacement); y++) { // middle
 800344c:	2300      	movs	r3, #0
 800344e:	623b      	str	r3, [r7, #32]
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	2b00      	cmp	r3, #0
 8003454:	bfb8      	it	lt
 8003456:	425b      	neglt	r3, r3
 8003458:	6a3a      	ldr	r2, [r7, #32]
 800345a:	429a      	cmp	r2, r3
 800345c:	da39      	bge.n	80034d2 <_Z16LCD_TeleportBallttttiii+0x252>
			if (yDisplacement > 0) { // above
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	2b00      	cmp	r3, #0
 8003462:	dd19      	ble.n	8003498 <_Z16LCD_TeleportBallttttiii+0x218>
				LCD_DrawLine(usC1, player2TopLeftYAxis - 1 - y,
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	b29a      	uxth	r2, r3
 8003468:	6a3b      	ldr	r3, [r7, #32]
 800346a:	b29b      	uxth	r3, r3
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	b29b      	uxth	r3, r3
 8003470:	3b01      	subs	r3, #1
 8003472:	b299      	uxth	r1, r3
 8003474:	88fb      	ldrh	r3, [r7, #6]
 8003476:	3305      	adds	r3, #5
 8003478:	b29c      	uxth	r4, r3
						usC1 + ballWidith, player2TopLeftYAxis - 1 - y, BLACK);
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	b29a      	uxth	r2, r3
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	b29b      	uxth	r3, r3
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	b29b      	uxth	r3, r3
				LCD_DrawLine(usC1, player2TopLeftYAxis - 1 - y,
 8003486:	3b01      	subs	r3, #1
 8003488:	b29b      	uxth	r3, r3
 800348a:	88f8      	ldrh	r0, [r7, #6]
 800348c:	2200      	movs	r2, #0
 800348e:	9200      	str	r2, [sp, #0]
 8003490:	4622      	mov	r2, r4
 8003492:	f7ff fd58 	bl	8002f46 <_Z12LCD_DrawLinettttt>
 8003496:	e018      	b.n	80034ca <_Z16LCD_TeleportBallttttiii+0x24a>
			} else { // below
				LCD_DrawLine(usC1, player2TopLeftYAxis + playerHeight + 1 + y,
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	b29a      	uxth	r2, r3
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	b29b      	uxth	r3, r3
 80034a0:	4413      	add	r3, r2
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3306      	adds	r3, #6
 80034a6:	b299      	uxth	r1, r3
 80034a8:	88fb      	ldrh	r3, [r7, #6]
 80034aa:	3305      	adds	r3, #5
 80034ac:	b29c      	uxth	r4, r3
						usC1 + ballWidith,
						player2TopLeftYAxis + playerHeight + 1 + y,
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	6a3b      	ldr	r3, [r7, #32]
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	4413      	add	r3, r2
 80034b8:	b29b      	uxth	r3, r3
				LCD_DrawLine(usC1, player2TopLeftYAxis + playerHeight + 1 + y,
 80034ba:	3306      	adds	r3, #6
 80034bc:	b29b      	uxth	r3, r3
 80034be:	88f8      	ldrh	r0, [r7, #6]
 80034c0:	2200      	movs	r2, #0
 80034c2:	9200      	str	r2, [sp, #0]
 80034c4:	4622      	mov	r2, r4
 80034c6:	f7ff fd3e 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		for (int y = 0; y < abs(yDisplacement); y++) { // middle
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	3301      	adds	r3, #1
 80034ce:	623b      	str	r3, [r7, #32]
 80034d0:	e7be      	b.n	8003450 <_Z16LCD_TeleportBallttttiii+0x1d0>
						BLACK);
			}
		}
		xDisplacement = player2x - usC1; // negative means ball is right and positive means ball is left
 80034d2:	88fb      	ldrh	r3, [r7, #6]
 80034d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	60fb      	str	r3, [r7, #12]
		if (xDisplacement < 0) {
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	da39      	bge.n	8003554 <_Z16LCD_TeleportBallttttiii+0x2d4>
			if (player2x + playerWidith > usC1 + ballWidith) { // middle
 80034e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034e2:	f103 0227 	add.w	r2, r3, #39	; 0x27
 80034e6:	88fb      	ldrh	r3, [r7, #6]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	db07      	blt.n	80034fc <_Z16LCD_TeleportBallttttiii+0x27c>
				LCD_DrawBall(usC2, usP2, WHITE);
 80034ec:	8839      	ldrh	r1, [r7, #0]
 80034ee:	887b      	ldrh	r3, [r7, #2]
 80034f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff fe99 	bl	800322c <_Z12LCD_DrawBallttt>
				return;
 80034fa:	e057      	b.n	80035ac <_Z16LCD_TeleportBallttttiii+0x32c>
			}
			xDisplacement = player2x + playerWidith - usC1 - ballWidith;
 80034fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034fe:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 8003502:	88fb      	ldrh	r3, [r7, #6]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	3b05      	subs	r3, #5
 8003508:	60fb      	str	r3, [r7, #12]
			for (int x = 0; x < abs(xDisplacement); x++) { // left
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	bfb8      	it	lt
 8003514:	425b      	neglt	r3, r3
 8003516:	69fa      	ldr	r2, [r7, #28]
 8003518:	429a      	cmp	r2, r3
 800351a:	da40      	bge.n	800359e <_Z16LCD_TeleportBallttttiii+0x31e>
				LCD_DrawLine(player2x + 1 + x, usP1, player2x + 1 + x,
 800351c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800351e:	b29a      	uxth	r2, r3
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	b29b      	uxth	r3, r3
 8003524:	4413      	add	r3, r2
 8003526:	b29b      	uxth	r3, r3
 8003528:	3301      	adds	r3, #1
 800352a:	b298      	uxth	r0, r3
 800352c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800352e:	b29a      	uxth	r2, r3
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	b29b      	uxth	r3, r3
 8003534:	4413      	add	r3, r2
 8003536:	b29b      	uxth	r3, r3
 8003538:	3301      	adds	r3, #1
 800353a:	b29a      	uxth	r2, r3
 800353c:	88bb      	ldrh	r3, [r7, #4]
 800353e:	3305      	adds	r3, #5
 8003540:	b29b      	uxth	r3, r3
 8003542:	88b9      	ldrh	r1, [r7, #4]
 8003544:	2400      	movs	r4, #0
 8003546:	9400      	str	r4, [sp, #0]
 8003548:	f7ff fcfd 	bl	8002f46 <_Z12LCD_DrawLinettttt>
			for (int x = 0; x < abs(xDisplacement); x++) { // left
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	3301      	adds	r3, #1
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	e7dc      	b.n	800350e <_Z16LCD_TeleportBallttttiii+0x28e>
						usP1 + ballWidith, BLACK);
			}
		} else {
			for (int x = 0; x < abs(xDisplacement); x++) { // left
 8003554:	2300      	movs	r3, #0
 8003556:	61bb      	str	r3, [r7, #24]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2b00      	cmp	r3, #0
 800355c:	bfb8      	it	lt
 800355e:	425b      	neglt	r3, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	429a      	cmp	r2, r3
 8003564:	da1b      	bge.n	800359e <_Z16LCD_TeleportBallttttiii+0x31e>
				LCD_DrawLine(player2x - 1 - x, usP1, player2x - 1 - x,
 8003566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003568:	b29a      	uxth	r2, r3
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	b29b      	uxth	r3, r3
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	b29b      	uxth	r3, r3
 8003572:	3b01      	subs	r3, #1
 8003574:	b298      	uxth	r0, r3
 8003576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003578:	b29a      	uxth	r2, r3
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	b29b      	uxth	r3, r3
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29a      	uxth	r2, r3
 8003586:	88bb      	ldrh	r3, [r7, #4]
 8003588:	3305      	adds	r3, #5
 800358a:	b29b      	uxth	r3, r3
 800358c:	88b9      	ldrh	r1, [r7, #4]
 800358e:	2400      	movs	r4, #0
 8003590:	9400      	str	r4, [sp, #0]
 8003592:	f7ff fcd8 	bl	8002f46 <_Z12LCD_DrawLinettttt>
			for (int x = 0; x < abs(xDisplacement); x++) { // left
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	3301      	adds	r3, #1
 800359a:	61bb      	str	r3, [r7, #24]
 800359c:	e7dc      	b.n	8003558 <_Z16LCD_TeleportBallttttiii+0x2d8>
						usP1 + ballWidith, BLACK);
			}
		}
	}
	LCD_DrawBall(usC2, usP2, WHITE);
 800359e:	8839      	ldrh	r1, [r7, #0]
 80035a0:	887b      	ldrh	r3, [r7, #2]
 80035a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff fe40 	bl	800322c <_Z12LCD_DrawBallttt>
}
 80035ac:	3734      	adds	r7, #52	; 0x34
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd90      	pop	{r4, r7, pc}

080035b2 <_Z12LCD_MoveBalltttt>:

// Current location first then new location
void LCD_MoveBall(uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2) {
 80035b2:	b590      	push	{r4, r7, lr}
 80035b4:	b087      	sub	sp, #28
 80035b6:	af02      	add	r7, sp, #8
 80035b8:	4604      	mov	r4, r0
 80035ba:	4608      	mov	r0, r1
 80035bc:	4611      	mov	r1, r2
 80035be:	461a      	mov	r2, r3
 80035c0:	4623      	mov	r3, r4
 80035c2:	80fb      	strh	r3, [r7, #6]
 80035c4:	4603      	mov	r3, r0
 80035c6:	80bb      	strh	r3, [r7, #4]
 80035c8:	460b      	mov	r3, r1
 80035ca:	807b      	strh	r3, [r7, #2]
 80035cc:	4613      	mov	r3, r2
 80035ce:	803b      	strh	r3, [r7, #0]
	int xDisplacement = usC1 - usC2;
 80035d0:	88fa      	ldrh	r2, [r7, #6]
 80035d2:	887b      	ldrh	r3, [r7, #2]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	60fb      	str	r3, [r7, #12]
	int yDisplacement = usP1 - usP2;
 80035d8:	88ba      	ldrh	r2, [r7, #4]
 80035da:	883b      	ldrh	r3, [r7, #0]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	60bb      	str	r3, [r7, #8]
	if (xDisplacement == 0 && yDisplacement == 0) {
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d103      	bne.n	80035ee <_Z12LCD_MoveBalltttt+0x3c>
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f000 8085 	beq.w	80036f8 <_Z12LCD_MoveBalltttt+0x146>
		return;
	}
	if (xDisplacement < 0) { // ball moved right
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	da1c      	bge.n	800362e <_Z12LCD_MoveBalltttt+0x7c>
		LCD_DrawLine(usC1, usP1, usC1, usP1 + ballWidith, BLACK);
 80035f4:	88bb      	ldrh	r3, [r7, #4]
 80035f6:	3305      	adds	r3, #5
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	88fa      	ldrh	r2, [r7, #6]
 80035fc:	88b9      	ldrh	r1, [r7, #4]
 80035fe:	88f8      	ldrh	r0, [r7, #6]
 8003600:	2400      	movs	r4, #0
 8003602:	9400      	str	r4, [sp, #0]
 8003604:	f7ff fc9f 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		usC1++;
 8003608:	88fb      	ldrh	r3, [r7, #6]
 800360a:	3301      	adds	r3, #1
 800360c:	80fb      	strh	r3, [r7, #6]
		LCD_DrawLine(usC1 + ballWidith, usP1, usC1 + ballWidith,
 800360e:	88fb      	ldrh	r3, [r7, #6]
 8003610:	3305      	adds	r3, #5
 8003612:	b298      	uxth	r0, r3
 8003614:	88fb      	ldrh	r3, [r7, #6]
 8003616:	3305      	adds	r3, #5
 8003618:	b29a      	uxth	r2, r3
 800361a:	88bb      	ldrh	r3, [r7, #4]
 800361c:	3305      	adds	r3, #5
 800361e:	b29b      	uxth	r3, r3
 8003620:	88b9      	ldrh	r1, [r7, #4]
 8003622:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8003626:	9400      	str	r4, [sp, #0]
 8003628:	f7ff fc8d 	bl	8002f46 <_Z12LCD_DrawLinettttt>
 800362c:	e01e      	b.n	800366c <_Z12LCD_MoveBalltttt+0xba>
				usP1 + ballWidith, WHITE);
	} else if (xDisplacement > 0) { // ball moved left
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2b00      	cmp	r3, #0
 8003632:	dd1b      	ble.n	800366c <_Z12LCD_MoveBalltttt+0xba>
		LCD_DrawLine(usC1 + ballWidith, usP1, usC1 + ballWidith,
 8003634:	88fb      	ldrh	r3, [r7, #6]
 8003636:	3305      	adds	r3, #5
 8003638:	b298      	uxth	r0, r3
 800363a:	88fb      	ldrh	r3, [r7, #6]
 800363c:	3305      	adds	r3, #5
 800363e:	b29a      	uxth	r2, r3
 8003640:	88bb      	ldrh	r3, [r7, #4]
 8003642:	3305      	adds	r3, #5
 8003644:	b29b      	uxth	r3, r3
 8003646:	88b9      	ldrh	r1, [r7, #4]
 8003648:	2400      	movs	r4, #0
 800364a:	9400      	str	r4, [sp, #0]
 800364c:	f7ff fc7b 	bl	8002f46 <_Z12LCD_DrawLinettttt>
				usP1 + ballWidith, BLACK);
		usC1--;
 8003650:	88fb      	ldrh	r3, [r7, #6]
 8003652:	3b01      	subs	r3, #1
 8003654:	80fb      	strh	r3, [r7, #6]
		LCD_DrawLine(usC1, usP1, usC1, usP1 + ballWidith, WHITE);
 8003656:	88bb      	ldrh	r3, [r7, #4]
 8003658:	3305      	adds	r3, #5
 800365a:	b29b      	uxth	r3, r3
 800365c:	88fa      	ldrh	r2, [r7, #6]
 800365e:	88b9      	ldrh	r1, [r7, #4]
 8003660:	88f8      	ldrh	r0, [r7, #6]
 8003662:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8003666:	9400      	str	r4, [sp, #0]
 8003668:	f7ff fc6d 	bl	8002f46 <_Z12LCD_DrawLinettttt>
	}
	if (yDisplacement < 0) { // ball moved down
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	2b00      	cmp	r3, #0
 8003670:	da1c      	bge.n	80036ac <_Z12LCD_MoveBalltttt+0xfa>
		LCD_DrawLine(usC1, usP1, usC1 + ballWidith, usP1, BLACK);
 8003672:	88fb      	ldrh	r3, [r7, #6]
 8003674:	3305      	adds	r3, #5
 8003676:	b29a      	uxth	r2, r3
 8003678:	88bb      	ldrh	r3, [r7, #4]
 800367a:	88b9      	ldrh	r1, [r7, #4]
 800367c:	88f8      	ldrh	r0, [r7, #6]
 800367e:	2400      	movs	r4, #0
 8003680:	9400      	str	r4, [sp, #0]
 8003682:	f7ff fc60 	bl	8002f46 <_Z12LCD_DrawLinettttt>
		usP1++;
 8003686:	88bb      	ldrh	r3, [r7, #4]
 8003688:	3301      	adds	r3, #1
 800368a:	80bb      	strh	r3, [r7, #4]
		LCD_DrawLine(usC1, usP1 + ballWidith, usC1 + ballWidith,
 800368c:	88bb      	ldrh	r3, [r7, #4]
 800368e:	3305      	adds	r3, #5
 8003690:	b299      	uxth	r1, r3
 8003692:	88fb      	ldrh	r3, [r7, #6]
 8003694:	3305      	adds	r3, #5
 8003696:	b29a      	uxth	r2, r3
 8003698:	88bb      	ldrh	r3, [r7, #4]
 800369a:	3305      	adds	r3, #5
 800369c:	b29b      	uxth	r3, r3
 800369e:	88f8      	ldrh	r0, [r7, #6]
 80036a0:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80036a4:	9400      	str	r4, [sp, #0]
 80036a6:	f7ff fc4e 	bl	8002f46 <_Z12LCD_DrawLinettttt>
 80036aa:	e01e      	b.n	80036ea <_Z12LCD_MoveBalltttt+0x138>
				usP1 + ballWidith, WHITE);
	} else if (yDisplacement > 0) { // ball moved up
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	dd1b      	ble.n	80036ea <_Z12LCD_MoveBalltttt+0x138>
		LCD_DrawLine(usC1, usP1 + ballWidith, usC1 + ballWidith,
 80036b2:	88bb      	ldrh	r3, [r7, #4]
 80036b4:	3305      	adds	r3, #5
 80036b6:	b299      	uxth	r1, r3
 80036b8:	88fb      	ldrh	r3, [r7, #6]
 80036ba:	3305      	adds	r3, #5
 80036bc:	b29a      	uxth	r2, r3
 80036be:	88bb      	ldrh	r3, [r7, #4]
 80036c0:	3305      	adds	r3, #5
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	88f8      	ldrh	r0, [r7, #6]
 80036c6:	2400      	movs	r4, #0
 80036c8:	9400      	str	r4, [sp, #0]
 80036ca:	f7ff fc3c 	bl	8002f46 <_Z12LCD_DrawLinettttt>
				usP1 + ballWidith, BLACK);
		usP1--;
 80036ce:	88bb      	ldrh	r3, [r7, #4]
 80036d0:	3b01      	subs	r3, #1
 80036d2:	80bb      	strh	r3, [r7, #4]
		LCD_DrawLine(usC1, usP1, usC1 + ballWidith, usP1, WHITE);
 80036d4:	88fb      	ldrh	r3, [r7, #6]
 80036d6:	3305      	adds	r3, #5
 80036d8:	b29a      	uxth	r2, r3
 80036da:	88bb      	ldrh	r3, [r7, #4]
 80036dc:	88b9      	ldrh	r1, [r7, #4]
 80036de:	88f8      	ldrh	r0, [r7, #6]
 80036e0:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80036e4:	9400      	str	r4, [sp, #0]
 80036e6:	f7ff fc2e 	bl	8002f46 <_Z12LCD_DrawLinettttt>
	}
	LCD_MoveBall(usC1, usP1, usC2, usP2);
 80036ea:	883b      	ldrh	r3, [r7, #0]
 80036ec:	887a      	ldrh	r2, [r7, #2]
 80036ee:	88b9      	ldrh	r1, [r7, #4]
 80036f0:	88f8      	ldrh	r0, [r7, #6]
 80036f2:	f7ff ff5e 	bl	80035b2 <_Z12LCD_MoveBalltttt>
 80036f6:	e000      	b.n	80036fa <_Z12LCD_MoveBalltttt+0x148>
		return;
 80036f8:	bf00      	nop
}
 80036fa:	3714      	adds	r7, #20
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd90      	pop	{r4, r7, pc}

08003700 <_Z14LCD_DrawPlayerttt>:

void LCD_DrawPlayer(uint16_t usC, uint16_t usP, uint16_t usColor) {
 8003700:	b590      	push	{r4, r7, lr}
 8003702:	b087      	sub	sp, #28
 8003704:	af02      	add	r7, sp, #8
 8003706:	4603      	mov	r3, r0
 8003708:	80fb      	strh	r3, [r7, #6]
 800370a:	460b      	mov	r3, r1
 800370c:	80bb      	strh	r3, [r7, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	807b      	strh	r3, [r7, #2]
	for (int i = 0; i <= playerHeight; i++) {
 8003712:	2300      	movs	r3, #0
 8003714:	60fb      	str	r3, [r7, #12]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2b05      	cmp	r3, #5
 800371a:	dc17      	bgt.n	800374c <_Z14LCD_DrawPlayerttt+0x4c>
		LCD_DrawLine(usC, usP + i, usC + playerWidith, usP + i, usColor);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	b29a      	uxth	r2, r3
 8003720:	88bb      	ldrh	r3, [r7, #4]
 8003722:	4413      	add	r3, r2
 8003724:	b299      	uxth	r1, r3
 8003726:	88fb      	ldrh	r3, [r7, #6]
 8003728:	332d      	adds	r3, #45	; 0x2d
 800372a:	b29c      	uxth	r4, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	b29a      	uxth	r2, r3
 8003730:	88bb      	ldrh	r3, [r7, #4]
 8003732:	4413      	add	r3, r2
 8003734:	b29a      	uxth	r2, r3
 8003736:	88f8      	ldrh	r0, [r7, #6]
 8003738:	887b      	ldrh	r3, [r7, #2]
 800373a:	9300      	str	r3, [sp, #0]
 800373c:	4613      	mov	r3, r2
 800373e:	4622      	mov	r2, r4
 8003740:	f7ff fc01 	bl	8002f46 <_Z12LCD_DrawLinettttt>
	for (int i = 0; i <= playerHeight; i++) {
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	3301      	adds	r3, #1
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	e7e4      	b.n	8003716 <_Z14LCD_DrawPlayerttt+0x16>
	}
}
 800374c:	bf00      	nop
 800374e:	3714      	adds	r7, #20
 8003750:	46bd      	mov	sp, r7
 8003752:	bd90      	pop	{r4, r7, pc}

08003754 <_Z10checkTouchtttt>:

// return true if previous and current are touching, otherwise false
bool checkTouch(uint16_t usC1, uint16_t usP1, uint16_t usC2, uint16_t usP2) {
 8003754:	b590      	push	{r4, r7, lr}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	4604      	mov	r4, r0
 800375c:	4608      	mov	r0, r1
 800375e:	4611      	mov	r1, r2
 8003760:	461a      	mov	r2, r3
 8003762:	4623      	mov	r3, r4
 8003764:	80fb      	strh	r3, [r7, #6]
 8003766:	4603      	mov	r3, r0
 8003768:	80bb      	strh	r3, [r7, #4]
 800376a:	460b      	mov	r3, r1
 800376c:	807b      	strh	r3, [r7, #2]
 800376e:	4613      	mov	r3, r2
 8003770:	803b      	strh	r3, [r7, #0]
	if (usC1 == playerNotTouching && usC2 == playerNotTouching) {
 8003772:	88fb      	ldrh	r3, [r7, #6]
 8003774:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8003778:	d105      	bne.n	8003786 <_Z10checkTouchtttt+0x32>
 800377a:	887b      	ldrh	r3, [r7, #2]
 800377c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8003780:	d101      	bne.n	8003786 <_Z10checkTouchtttt+0x32>
		return false;
 8003782:	2300      	movs	r3, #0
 8003784:	e019      	b.n	80037ba <_Z10checkTouchtttt+0x66>
	} else if (usC2 == playerNotTouching) {
 8003786:	887b      	ldrh	r3, [r7, #2]
 8003788:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800378c:	d107      	bne.n	800379e <_Z10checkTouchtttt+0x4a>
		LCD_DrawPlayer(usC1, usP1, BLACK);
 800378e:	88b9      	ldrh	r1, [r7, #4]
 8003790:	88fb      	ldrh	r3, [r7, #6]
 8003792:	2200      	movs	r2, #0
 8003794:	4618      	mov	r0, r3
 8003796:	f7ff ffb3 	bl	8003700 <_Z14LCD_DrawPlayerttt>
		return false;
 800379a:	2300      	movs	r3, #0
 800379c:	e00d      	b.n	80037ba <_Z10checkTouchtttt+0x66>
	} else if (usC1 == playerNotTouching) {
 800379e:	88fb      	ldrh	r3, [r7, #6]
 80037a0:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80037a4:	d108      	bne.n	80037b8 <_Z10checkTouchtttt+0x64>
		LCD_DrawPlayer(usC2, usP2, WHITE);
 80037a6:	8839      	ldrh	r1, [r7, #0]
 80037a8:	887b      	ldrh	r3, [r7, #2]
 80037aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff ffa6 	bl	8003700 <_Z14LCD_DrawPlayerttt>
		return false;
 80037b4:	2300      	movs	r3, #0
 80037b6:	e000      	b.n	80037ba <_Z10checkTouchtttt+0x66>
	}
	return true;
 80037b8:	2301      	movs	r3, #1
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd90      	pop	{r4, r7, pc}

080037c2 <_Z14LCD_MovePlayertttt>:

void LCD_MovePlayer(uint16_t usC1, uint16_t usP1, uint16_t usC2,
		uint16_t usP2) {
 80037c2:	b590      	push	{r4, r7, lr}
 80037c4:	b089      	sub	sp, #36	; 0x24
 80037c6:	af02      	add	r7, sp, #8
 80037c8:	4604      	mov	r4, r0
 80037ca:	4608      	mov	r0, r1
 80037cc:	4611      	mov	r1, r2
 80037ce:	461a      	mov	r2, r3
 80037d0:	4623      	mov	r3, r4
 80037d2:	80fb      	strh	r3, [r7, #6]
 80037d4:	4603      	mov	r3, r0
 80037d6:	80bb      	strh	r3, [r7, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	807b      	strh	r3, [r7, #2]
 80037dc:	4613      	mov	r3, r2
 80037de:	803b      	strh	r3, [r7, #0]
	if (!checkTouch(usC1, usP1, usC2, usP2)) {
 80037e0:	883b      	ldrh	r3, [r7, #0]
 80037e2:	887a      	ldrh	r2, [r7, #2]
 80037e4:	88b9      	ldrh	r1, [r7, #4]
 80037e6:	88f8      	ldrh	r0, [r7, #6]
 80037e8:	f7ff ffb4 	bl	8003754 <_Z10checkTouchtttt>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f083 0301 	eor.w	r3, r3, #1
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d17d      	bne.n	80038f4 <_Z14LCD_MovePlayertttt+0x132>
		return;
	}
	int displacement = usC1 - usC2;
 80037f8:	88fa      	ldrh	r2, [r7, #6]
 80037fa:	887b      	ldrh	r3, [r7, #2]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	613b      	str	r3, [r7, #16]
	int absDisplacement = abs(displacement);
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	2b00      	cmp	r3, #0
 8003804:	bfb8      	it	lt
 8003806:	425b      	neglt	r3, r3
 8003808:	60fb      	str	r3, [r7, #12]
	if (absDisplacement >= playerWidith) { // whole player display needs to be updated
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2b2c      	cmp	r3, #44	; 0x2c
 800380e:	dd0d      	ble.n	800382c <_Z14LCD_MovePlayertttt+0x6a>
		LCD_DrawPlayer(usC1, usP1, BLACK);
 8003810:	88b9      	ldrh	r1, [r7, #4]
 8003812:	88fb      	ldrh	r3, [r7, #6]
 8003814:	2200      	movs	r2, #0
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff ff72 	bl	8003700 <_Z14LCD_DrawPlayerttt>
		LCD_DrawPlayer(usC2, usP2, WHITE);
 800381c:	8839      	ldrh	r1, [r7, #0]
 800381e:	887b      	ldrh	r3, [r7, #2]
 8003820:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff ff6b 	bl	8003700 <_Z14LCD_DrawPlayerttt>
		return;
 800382a:	e064      	b.n	80038f6 <_Z14LCD_MovePlayertttt+0x134>
	}
	for (int i = 0; i < absDisplacement; i++) {
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	429a      	cmp	r2, r3
 8003836:	da5e      	bge.n	80038f6 <_Z14LCD_MovePlayertttt+0x134>
		if (displacement < 0) { // player moved right
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	2b00      	cmp	r3, #0
 800383c:	da29      	bge.n	8003892 <_Z14LCD_MovePlayertttt+0xd0>
			LCD_DrawLine(usC1 + i, usP1, usC1 + i, usP1 + playerHeight, BLACK);
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	b29a      	uxth	r2, r3
 8003842:	88fb      	ldrh	r3, [r7, #6]
 8003844:	4413      	add	r3, r2
 8003846:	b298      	uxth	r0, r3
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	b29a      	uxth	r2, r3
 800384c:	88fb      	ldrh	r3, [r7, #6]
 800384e:	4413      	add	r3, r2
 8003850:	b29a      	uxth	r2, r3
 8003852:	88bb      	ldrh	r3, [r7, #4]
 8003854:	3305      	adds	r3, #5
 8003856:	b29b      	uxth	r3, r3
 8003858:	88b9      	ldrh	r1, [r7, #4]
 800385a:	2400      	movs	r4, #0
 800385c:	9400      	str	r4, [sp, #0]
 800385e:	f7ff fb72 	bl	8002f46 <_Z12LCD_DrawLinettttt>
			LCD_DrawLine(usC1 + playerWidith + i + 1, usP2,
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	b29a      	uxth	r2, r3
 8003866:	88fb      	ldrh	r3, [r7, #6]
 8003868:	4413      	add	r3, r2
 800386a:	b29b      	uxth	r3, r3
 800386c:	332e      	adds	r3, #46	; 0x2e
 800386e:	b298      	uxth	r0, r3
					usC1 + playerWidith + i + 1, usP2 + playerHeight, WHITE);
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	b29a      	uxth	r2, r3
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	4413      	add	r3, r2
 8003878:	b29b      	uxth	r3, r3
			LCD_DrawLine(usC1 + playerWidith + i + 1, usP2,
 800387a:	332e      	adds	r3, #46	; 0x2e
 800387c:	b29a      	uxth	r2, r3
 800387e:	883b      	ldrh	r3, [r7, #0]
 8003880:	3305      	adds	r3, #5
 8003882:	b29b      	uxth	r3, r3
 8003884:	8839      	ldrh	r1, [r7, #0]
 8003886:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800388a:	9400      	str	r4, [sp, #0]
 800388c:	f7ff fb5b 	bl	8002f46 <_Z12LCD_DrawLinettttt>
 8003890:	e02c      	b.n	80038ec <_Z14LCD_MovePlayertttt+0x12a>
		} else { // player moved left
			LCD_DrawLine(usC1 + playerWidith - i, usP2, usC1 + playerWidith - i,
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	b29b      	uxth	r3, r3
 8003896:	88fa      	ldrh	r2, [r7, #6]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	b29b      	uxth	r3, r3
 800389c:	332d      	adds	r3, #45	; 0x2d
 800389e:	b298      	uxth	r0, r3
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	88fa      	ldrh	r2, [r7, #6]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	332d      	adds	r3, #45	; 0x2d
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	883b      	ldrh	r3, [r7, #0]
 80038b0:	3305      	adds	r3, #5
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	8839      	ldrh	r1, [r7, #0]
 80038b6:	2400      	movs	r4, #0
 80038b8:	9400      	str	r4, [sp, #0]
 80038ba:	f7ff fb44 	bl	8002f46 <_Z12LCD_DrawLinettttt>
					usP2 + playerHeight, BLACK);
			LCD_DrawLine(usC1 - i - 1, usP1, usC1 - i - 1, usP1 + playerHeight,
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	88fa      	ldrh	r2, [r7, #6]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b298      	uxth	r0, r3
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	88fa      	ldrh	r2, [r7, #6]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	3b01      	subs	r3, #1
 80038d8:	b29a      	uxth	r2, r3
 80038da:	88bb      	ldrh	r3, [r7, #4]
 80038dc:	3305      	adds	r3, #5
 80038de:	b29b      	uxth	r3, r3
 80038e0:	88b9      	ldrh	r1, [r7, #4]
 80038e2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80038e6:	9400      	str	r4, [sp, #0]
 80038e8:	f7ff fb2d 	bl	8002f46 <_Z12LCD_DrawLinettttt>
	for (int i = 0; i < absDisplacement; i++) {
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	3301      	adds	r3, #1
 80038f0:	617b      	str	r3, [r7, #20]
 80038f2:	e79d      	b.n	8003830 <_Z14LCD_MovePlayertttt+0x6e>
		return;
 80038f4:	bf00      	nop
			WHITE);
		}
	}
}
 80038f6:	371c      	adds	r7, #28
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd90      	pop	{r4, r7, pc}

080038fc <_Z11LCD_DrawNetv>:

void LCD_DrawNet() {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
	for (int i = 0; i < LCD_DispWindow_COLUMN; i += 5) {
 8003902:	2300      	movs	r3, #0
 8003904:	607b      	str	r3, [r7, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2bef      	cmp	r3, #239	; 0xef
 800390a:	dc0b      	bgt.n	8003924 <_Z11LCD_DrawNetv+0x28>
		LCD_DrawDot(i, LCD_DispWindow_PAGE / 2, WHITE);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	b29b      	uxth	r3, r3
 8003910:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003914:	21a0      	movs	r1, #160	; 0xa0
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff fc6e 	bl	80031f8 <_Z11LCD_DrawDotttt>
	for (int i = 0; i < LCD_DispWindow_COLUMN; i += 5) {
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3305      	adds	r3, #5
 8003920:	607b      	str	r3, [r7, #4]
 8003922:	e7f0      	b.n	8003906 <_Z11LCD_DrawNetv+0xa>
	}
}
 8003924:	bf00      	nop
 8003926:	3708      	adds	r7, #8
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b0a0      	sub	sp, #128	; 0x80
 8003930:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003932:	f000 ffe1 	bl	80048f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003936:	f000 f897 	bl	8003a68 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800393a:	f000 f991 	bl	8003c60 <_ZL12MX_GPIO_Initv>
  MX_FSMC_Init();
 800393e:	f000 faa5 	bl	8003e8c <_ZL12MX_FSMC_Initv>
  MX_ADC1_Init();
 8003942:	f000 f8fd 	bl	8003b40 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 8003946:	f000 f943 	bl	8003bd0 <_ZL12MX_ADC2_Initv>
//  MX_TIM4_Init();
//  MX_TIM2_Init();
  /* USER CODE BEGIN 2 */
	macXPT2046_CS_DISABLE();
 800394a:	2200      	movs	r2, #0
 800394c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003950:	483f      	ldr	r0, [pc, #252]	; (8003a50 <main+0x124>)
 8003952:	f001 fffc 	bl	800594e <HAL_GPIO_WritePin>
	LCD_INIT();
 8003956:	f7ff f8da 	bl	8002b0e <_Z8LCD_INITv>
	HAL_ADCEx_Calibration_Start(&hadc1);
 800395a:	483e      	ldr	r0, [pc, #248]	; (8003a54 <main+0x128>)
 800395c:	f001 fc90 	bl	8005280 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2);
 8003960:	483d      	ldr	r0, [pc, #244]	; (8003a58 <main+0x12c>)
 8003962:	f001 fc8d 	bl	8005280 <HAL_ADCEx_Calibration_Start>
	int k1Release = 0, k2Release =0;
 8003966:	2300      	movs	r3, #0
 8003968:	67fb      	str	r3, [r7, #124]	; 0x7c
 800396a:	2300      	movs	r3, #0
 800396c:	67bb      	str	r3, [r7, #120]	; 0x78
	Game game;
 800396e:	1d3b      	adds	r3, r7, #4
 8003970:	4618      	mov	r0, r3
 8003972:	f7fd f82d 	bl	80009d0 <_ZN4GameC1Ev>
	game.player[Player::player1].setADC_HandleTypeDef(&hadc1);
 8003976:	1d3b      	adds	r3, r7, #4
 8003978:	3308      	adds	r3, #8
 800397a:	4936      	ldr	r1, [pc, #216]	; (8003a54 <main+0x128>)
 800397c:	4618      	mov	r0, r3
 800397e:	f7fe fb16 	bl	8001fae <_ZN6Player20setADC_HandleTypeDefEP19__ADC_HandleTypeDef>
	game.player[Player::player2].setADC_HandleTypeDef(&hadc2);
 8003982:	1d3b      	adds	r3, r7, #4
 8003984:	3328      	adds	r3, #40	; 0x28
 8003986:	4934      	ldr	r1, [pc, #208]	; (8003a58 <main+0x12c>)
 8003988:	4618      	mov	r0, r3
 800398a:	f7fe fb10 	bl	8001fae <_ZN6Player20setADC_HandleTypeDefEP19__ADC_HandleTypeDef>
//game.menu.setCurrentMenu(Menu::vsBotGame);
	game.menu.displayCurrentMenu();
 800398e:	1d3b      	adds	r3, r7, #4
 8003990:	3348      	adds	r3, #72	; 0x48
 8003992:	4618      	mov	r0, r3
 8003994:	f7fd ff86 	bl	80018a4 <_ZN4Menu18displayCurrentMenuEv>
  /* USER CODE BEGIN WHILE */
//	int inputPin;
	while (1) {
//		inputPin = HAL_GPIO_ReadPin(GPIOA, player1Touch_Pin);
//		inputPin;
		if (ucXPT2046_TouchFlag == 1) {
 8003998:	4b30      	ldr	r3, [pc, #192]	; (8003a5c <main+0x130>)
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b01      	cmp	r3, #1
 80039a0:	bf0c      	ite	eq
 80039a2:	2301      	moveq	r3, #1
 80039a4:	2300      	movne	r3, #0
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d013      	beq.n	80039d4 <main+0xa8>
			if (game.getStart() == false) { // touch functions allowed only when game has not started
 80039ac:	1d3b      	adds	r3, r7, #4
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fd f844 	bl	8000a3c <_ZN4Game8getStartEv>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	bf0c      	ite	eq
 80039ba:	2301      	moveq	r3, #1
 80039bc:	2300      	movne	r3, #0
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d004      	beq.n	80039ce <main+0xa2>
				game.menu.onClickListiener();
 80039c4:	1d3b      	adds	r3, r7, #4
 80039c6:	3348      	adds	r3, #72	; 0x48
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7fe f949 	bl	8001c60 <_ZN4Menu16onClickListienerEv>
			}
			ucXPT2046_TouchFlag = 0;
 80039ce:	4b23      	ldr	r3, [pc, #140]	; (8003a5c <main+0x130>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	701a      	strb	r2, [r3, #0]
		}
		if (k1Flag == 1) { // check if k1 was press and run only 1 time
 80039d4:	4b22      	ldr	r3, [pc, #136]	; (8003a60 <main+0x134>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b01      	cmp	r3, #1
 80039dc:	bf0c      	ite	eq
 80039de:	2301      	moveq	r3, #1
 80039e0:	2300      	movne	r3, #0
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d005      	beq.n	80039f4 <main+0xc8>
			k1Release = 1;
 80039e8:	2301      	movs	r3, #1
 80039ea:	67fb      	str	r3, [r7, #124]	; 0x7c
			k1Flag = 0;
 80039ec:	4b1c      	ldr	r3, [pc, #112]	; (8003a60 <main+0x134>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	701a      	strb	r2, [r3, #0]
 80039f2:	e00b      	b.n	8003a0c <main+0xe0>
		} else if (k1Release == 1) {
 80039f4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d108      	bne.n	8003a0c <main+0xe0>
			k1Release = 0;
 80039fa:	2300      	movs	r3, #0
 80039fc:	67fb      	str	r3, [r7, #124]	; 0x7c
			k1Flag = 0;
 80039fe:	4b18      	ldr	r3, [pc, #96]	; (8003a60 <main+0x134>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	701a      	strb	r2, [r3, #0]
			game.quit();
 8003a04:	1d3b      	adds	r3, r7, #4
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fd f823 	bl	8000a52 <_ZN4Game4quitEv>
		}
		if (k2Flag == 1) { // check if k2 was press and run only 1 time
 8003a0c:	4b15      	ldr	r3, [pc, #84]	; (8003a64 <main+0x138>)
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	bf0c      	ite	eq
 8003a16:	2301      	moveq	r3, #1
 8003a18:	2300      	movne	r3, #0
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <main+0x100>
			k2Release = 1;
 8003a20:	2301      	movs	r3, #1
 8003a22:	67bb      	str	r3, [r7, #120]	; 0x78
			k2Flag = 0;
 8003a24:	4b0f      	ldr	r3, [pc, #60]	; (8003a64 <main+0x138>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]
 8003a2a:	e00b      	b.n	8003a44 <main+0x118>
		} else if (k2Release == 1) {
 8003a2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d108      	bne.n	8003a44 <main+0x118>
			k2Release = 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	67bb      	str	r3, [r7, #120]	; 0x78
			k2Flag = 0;
 8003a36:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <main+0x138>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	701a      	strb	r2, [r3, #0]
			game.restart();
 8003a3c:	1d3b      	adds	r3, r7, #4
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fd f83d 	bl	8000abe <_ZN4Game7restartEv>
		}
game.gaming();
 8003a44:	1d3b      	adds	r3, r7, #4
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fd fc84 	bl	8001354 <_ZN4Game6gamingEv>
		if (ucXPT2046_TouchFlag == 1) {
 8003a4c:	e7a4      	b.n	8003998 <main+0x6c>
 8003a4e:	bf00      	nop
 8003a50:	40011400 	.word	0x40011400
 8003a54:	20000150 	.word	0x20000150
 8003a58:	20000180 	.word	0x20000180
 8003a5c:	20000200 	.word	0x20000200
 8003a60:	20000201 	.word	0x20000201
 8003a64:	20000202 	.word	0x20000202

08003a68 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b096      	sub	sp, #88	; 0x58
 8003a6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a72:	2228      	movs	r2, #40	; 0x28
 8003a74:	2100      	movs	r1, #0
 8003a76:	4618      	mov	r0, r3
 8003a78:	f003 fd26 	bl	80074c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a7c:	f107 031c 	add.w	r3, r7, #28
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	605a      	str	r2, [r3, #4]
 8003a86:	609a      	str	r2, [r3, #8]
 8003a88:	60da      	str	r2, [r3, #12]
 8003a8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a8c:	1d3b      	adds	r3, r7, #4
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	605a      	str	r2, [r3, #4]
 8003a94:	609a      	str	r2, [r3, #8]
 8003a96:	60da      	str	r2, [r3, #12]
 8003a98:	611a      	str	r2, [r3, #16]
 8003a9a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003aa0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003aa4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003aae:	2302      	movs	r3, #2
 8003ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ab2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ab6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003ab8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003abc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003abe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f001 ff7e 	bl	80059c4 <HAL_RCC_OscConfig>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	bf14      	ite	ne
 8003ace:	2301      	movne	r3, #1
 8003ad0:	2300      	moveq	r3, #0
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8003ad8:	f000 fa42 	bl	8003f60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003adc:	230f      	movs	r3, #15
 8003ade:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003ae8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003aec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003aee:	2300      	movs	r3, #0
 8003af0:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003af2:	f107 031c 	add.w	r3, r7, #28
 8003af6:	2102      	movs	r1, #2
 8003af8:	4618      	mov	r0, r3
 8003afa:	f002 f9e5 	bl	8005ec8 <HAL_RCC_ClockConfig>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	bf14      	ite	ne
 8003b04:	2301      	movne	r3, #1
 8003b06:	2300      	moveq	r3, #0
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 8003b0e:	f000 fa27 	bl	8003f60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003b12:	2302      	movs	r3, #2
 8003b14:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b1a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b1c:	1d3b      	adds	r3, r7, #4
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f002 fb4c 	bl	80061bc <HAL_RCCEx_PeriphCLKConfig>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	bf14      	ite	ne
 8003b2a:	2301      	movne	r3, #1
 8003b2c:	2300      	moveq	r3, #0
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <_Z18SystemClock_Configv+0xd0>
  {
    Error_Handler();
 8003b34:	f000 fa14 	bl	8003f60 <Error_Handler>
  }
}
 8003b38:	bf00      	nop
 8003b3a:	3758      	adds	r7, #88	; 0x58
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003b46:	1d3b      	adds	r3, r7, #4
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	605a      	str	r2, [r3, #4]
 8003b4e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003b50:	4b1d      	ldr	r3, [pc, #116]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003b52:	4a1e      	ldr	r2, [pc, #120]	; (8003bcc <_ZL12MX_ADC1_Initv+0x8c>)
 8003b54:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003b56:	4b1c      	ldr	r3, [pc, #112]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003b5c:	4b1a      	ldr	r3, [pc, #104]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b62:	4b19      	ldr	r3, [pc, #100]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b68:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003b6a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003b6e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b70:	4b15      	ldr	r3, [pc, #84]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003b76:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003b78:	2201      	movs	r2, #1
 8003b7a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003b7c:	4812      	ldr	r0, [pc, #72]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003b7e:	f000 ff41 	bl	8004a04 <HAL_ADC_Init>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	bf14      	ite	ne
 8003b88:	2301      	movne	r3, #1
 8003b8a:	2300      	moveq	r3, #0
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <_ZL12MX_ADC1_Initv+0x56>
  {
    Error_Handler();
 8003b92:	f000 f9e5 	bl	8003f60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003b96:	2302      	movs	r3, #2
 8003b98:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ba2:	1d3b      	adds	r3, r7, #4
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4808      	ldr	r0, [pc, #32]	; (8003bc8 <_ZL12MX_ADC1_Initv+0x88>)
 8003ba8:	f001 f9d6 	bl	8004f58 <HAL_ADC_ConfigChannel>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	bf14      	ite	ne
 8003bb2:	2301      	movne	r3, #1
 8003bb4:	2300      	moveq	r3, #0
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <_ZL12MX_ADC1_Initv+0x80>
  {
    Error_Handler();
 8003bbc:	f000 f9d0 	bl	8003f60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003bc0:	bf00      	nop
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	20000150 	.word	0x20000150
 8003bcc:	40012400 	.word	0x40012400

08003bd0 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003bd6:	1d3b      	adds	r3, r7, #4
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8003be0:	4b1d      	ldr	r3, [pc, #116]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003be2:	4a1e      	ldr	r2, [pc, #120]	; (8003c5c <_ZL12MX_ADC2_Initv+0x8c>)
 8003be4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003be6:	4b1c      	ldr	r3, [pc, #112]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003bec:	4b1a      	ldr	r3, [pc, #104]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003bf2:	4b19      	ldr	r3, [pc, #100]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003bf8:	4b17      	ldr	r3, [pc, #92]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003bfa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003bfe:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c00:	4b15      	ldr	r3, [pc, #84]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8003c06:	4b14      	ldr	r3, [pc, #80]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003c08:	2201      	movs	r2, #1
 8003c0a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003c0c:	4812      	ldr	r0, [pc, #72]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003c0e:	f000 fef9 	bl	8004a04 <HAL_ADC_Init>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	bf14      	ite	ne
 8003c18:	2301      	movne	r3, #1
 8003c1a:	2300      	moveq	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <_ZL12MX_ADC2_Initv+0x56>
  {
    Error_Handler();
 8003c22:	f000 f99d 	bl	8003f60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8003c26:	230d      	movs	r3, #13
 8003c28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003c32:	1d3b      	adds	r3, r7, #4
 8003c34:	4619      	mov	r1, r3
 8003c36:	4808      	ldr	r0, [pc, #32]	; (8003c58 <_ZL12MX_ADC2_Initv+0x88>)
 8003c38:	f001 f98e 	bl	8004f58 <HAL_ADC_ConfigChannel>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	bf14      	ite	ne
 8003c42:	2301      	movne	r3, #1
 8003c44:	2300      	moveq	r3, #0
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <_ZL12MX_ADC2_Initv+0x80>
  {
    Error_Handler();
 8003c4c:	f000 f988 	bl	8003f60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003c50:	bf00      	nop
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	20000180 	.word	0x20000180
 8003c5c:	40012800 	.word	0x40012800

08003c60 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08a      	sub	sp, #40	; 0x28
 8003c64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c66:	f107 0318 	add.w	r3, r7, #24
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	605a      	str	r2, [r3, #4]
 8003c70:	609a      	str	r2, [r3, #8]
 8003c72:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c74:	4b7e      	ldr	r3, [pc, #504]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	4a7d      	ldr	r2, [pc, #500]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c7e:	6193      	str	r3, [r2, #24]
 8003c80:	4b7b      	ldr	r3, [pc, #492]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c88:	617b      	str	r3, [r7, #20]
 8003c8a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c8c:	4b78      	ldr	r3, [pc, #480]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	4a77      	ldr	r2, [pc, #476]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003c92:	f043 0310 	orr.w	r3, r3, #16
 8003c96:	6193      	str	r3, [r2, #24]
 8003c98:	4b75      	ldr	r3, [pc, #468]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	f003 0310 	and.w	r3, r3, #16
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ca4:	4b72      	ldr	r3, [pc, #456]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	4a71      	ldr	r2, [pc, #452]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003caa:	f043 0304 	orr.w	r3, r3, #4
 8003cae:	6193      	str	r3, [r2, #24]
 8003cb0:	4b6f      	ldr	r3, [pc, #444]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	f003 0304 	and.w	r3, r3, #4
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cbc:	4b6c      	ldr	r3, [pc, #432]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	4a6b      	ldr	r2, [pc, #428]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003cc2:	f043 0308 	orr.w	r3, r3, #8
 8003cc6:	6193      	str	r3, [r2, #24]
 8003cc8:	4b69      	ldr	r3, [pc, #420]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	f003 0308 	and.w	r3, r3, #8
 8003cd0:	60bb      	str	r3, [r7, #8]
 8003cd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cd4:	4b66      	ldr	r3, [pc, #408]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	4a65      	ldr	r2, [pc, #404]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003cda:	f043 0320 	orr.w	r3, r3, #32
 8003cde:	6193      	str	r3, [r2, #24]
 8003ce0:	4b63      	ldr	r3, [pc, #396]	; (8003e70 <_ZL12MX_GPIO_Initv+0x210>)
 8003ce2:	699b      	ldr	r3, [r3, #24]
 8003ce4:	f003 0320 	and.w	r3, r3, #32
 8003ce8:	607b      	str	r3, [r7, #4]
 8003cea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8003cec:	2200      	movs	r2, #0
 8003cee:	2107      	movs	r1, #7
 8003cf0:	4860      	ldr	r0, [pc, #384]	; (8003e74 <_ZL12MX_GPIO_Initv+0x214>)
 8003cf2:	f001 fe2c 	bl	800594e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, a1_Pin|f1_Pin, GPIO_PIN_SET);
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	2160      	movs	r1, #96	; 0x60
 8003cfa:	485e      	ldr	r0, [pc, #376]	; (8003e74 <_ZL12MX_GPIO_Initv+0x214>)
 8003cfc:	f001 fe27 	bl	800594e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, c1_Pin|d1_Pin|g1_Pin|e1_Pin, GPIO_PIN_SET);
 8003d00:	2201      	movs	r2, #1
 8003d02:	21f0      	movs	r1, #240	; 0xf0
 8003d04:	485c      	ldr	r0, [pc, #368]	; (8003e78 <_ZL12MX_GPIO_Initv+0x218>)
 8003d06:	f001 fe22 	bl	800594e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, b1_Pin|a2_Pin|f2_Pin, GPIO_PIN_SET);
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	21d0      	movs	r1, #208	; 0xd0
 8003d0e:	485b      	ldr	r0, [pc, #364]	; (8003e7c <_ZL12MX_GPIO_Initv+0x21c>)
 8003d10:	f001 fe1d 	bl	800594e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, c2_Pin|d2_Pin|g2_Pin|e2_Pin
 8003d14:	2201      	movs	r2, #1
 8003d16:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 8003d1a:	4859      	ldr	r0, [pc, #356]	; (8003e80 <_ZL12MX_GPIO_Initv+0x220>)
 8003d1c:	f001 fe17 	bl	800594e <HAL_GPIO_WritePin>
                          |b2_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8003d20:	2200      	movs	r2, #0
 8003d22:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003d26:	4857      	ldr	r0, [pc, #348]	; (8003e84 <_ZL12MX_GPIO_Initv+0x224>)
 8003d28:	f001 fe11 	bl	800594e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 a1_Pin f1_Pin PE0
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|a1_Pin|f1_Pin|GPIO_PIN_0
 8003d2c:	2367      	movs	r3, #103	; 0x67
 8003d2e:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d30:	2301      	movs	r3, #1
 8003d32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d3c:	f107 0318 	add.w	r3, r7, #24
 8003d40:	4619      	mov	r1, r3
 8003d42:	484c      	ldr	r0, [pc, #304]	; (8003e74 <_ZL12MX_GPIO_Initv+0x214>)
 8003d44:	f001 fc58 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003d48:	2308      	movs	r3, #8
 8003d4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d50:	2301      	movs	r3, #1
 8003d52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d54:	f107 0318 	add.w	r3, r7, #24
 8003d58:	4619      	mov	r1, r3
 8003d5a:	4846      	ldr	r0, [pc, #280]	; (8003e74 <_ZL12MX_GPIO_Initv+0x214>)
 8003d5c:	f001 fc4c 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003d60:	2310      	movs	r3, #16
 8003d62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003d64:	4b48      	ldr	r3, [pc, #288]	; (8003e88 <_ZL12MX_GPIO_Initv+0x228>)
 8003d66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d6c:	f107 0318 	add.w	r3, r7, #24
 8003d70:	4619      	mov	r1, r3
 8003d72:	4840      	ldr	r0, [pc, #256]	; (8003e74 <_ZL12MX_GPIO_Initv+0x214>)
 8003d74:	f001 fc40 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : K2_Pin */
  GPIO_InitStruct.Pin = K2_Pin;
 8003d78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003d7e:	4b42      	ldr	r3, [pc, #264]	; (8003e88 <_ZL12MX_GPIO_Initv+0x228>)
 8003d80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K2_GPIO_Port, &GPIO_InitStruct);
 8003d86:	f107 0318 	add.w	r3, r7, #24
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	483b      	ldr	r0, [pc, #236]	; (8003e7c <_ZL12MX_GPIO_Initv+0x21c>)
 8003d8e:	f001 fc33 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : K1_Pin */
  GPIO_InitStruct.Pin = K1_Pin;
 8003d92:	2301      	movs	r3, #1
 8003d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003d96:	4b3c      	ldr	r3, [pc, #240]	; (8003e88 <_ZL12MX_GPIO_Initv+0x228>)
 8003d98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K1_GPIO_Port, &GPIO_InitStruct);
 8003d9e:	f107 0318 	add.w	r3, r7, #24
 8003da2:	4619      	mov	r1, r3
 8003da4:	4834      	ldr	r0, [pc, #208]	; (8003e78 <_ZL12MX_GPIO_Initv+0x218>)
 8003da6:	f001 fc27 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : c1_Pin d1_Pin g1_Pin e1_Pin */
  GPIO_InitStruct.Pin = c1_Pin|d1_Pin|g1_Pin|e1_Pin;
 8003daa:	23f0      	movs	r3, #240	; 0xf0
 8003dac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dae:	2301      	movs	r3, #1
 8003db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db2:	2300      	movs	r3, #0
 8003db4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003db6:	2303      	movs	r3, #3
 8003db8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dba:	f107 0318 	add.w	r3, r7, #24
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	482d      	ldr	r0, [pc, #180]	; (8003e78 <_ZL12MX_GPIO_Initv+0x218>)
 8003dc2:	f001 fc19 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : b1_Pin a2_Pin f2_Pin */
  GPIO_InitStruct.Pin = b1_Pin|a2_Pin|f2_Pin;
 8003dc6:	23d0      	movs	r3, #208	; 0xd0
 8003dc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dd6:	f107 0318 	add.w	r3, r7, #24
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4827      	ldr	r0, [pc, #156]	; (8003e7c <_ZL12MX_GPIO_Initv+0x21c>)
 8003dde:	f001 fc0b 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : c2_Pin d2_Pin g2_Pin e2_Pin
                           b2_Pin */
  GPIO_InitStruct.Pin = c2_Pin|d2_Pin|g2_Pin|e2_Pin
 8003de2:	f44f 4371 	mov.w	r3, #61696	; 0xf100
 8003de6:	61bb      	str	r3, [r7, #24]
                          |b2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003de8:	2301      	movs	r3, #1
 8003dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dec:	2300      	movs	r3, #0
 8003dee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003df0:	2303      	movs	r3, #3
 8003df2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003df4:	f107 0318 	add.w	r3, r7, #24
 8003df8:	4619      	mov	r1, r3
 8003dfa:	4821      	ldr	r0, [pc, #132]	; (8003e80 <_ZL12MX_GPIO_Initv+0x220>)
 8003dfc:	f001 fbfc 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003e00:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003e04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e06:	2301      	movs	r3, #1
 8003e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e12:	f107 0318 	add.w	r3, r7, #24
 8003e16:	4619      	mov	r1, r3
 8003e18:	481a      	ldr	r0, [pc, #104]	; (8003e84 <_ZL12MX_GPIO_Initv+0x224>)
 8003e1a:	f001 fbed 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : player2Touch_Pin player1Touch_Pin */
  GPIO_InitStruct.Pin = player2Touch_Pin|player1Touch_Pin;
 8003e1e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8003e22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e24:	2300      	movs	r3, #0
 8003e26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003e28:	2302      	movs	r3, #2
 8003e2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2c:	f107 0318 	add.w	r3, r7, #24
 8003e30:	4619      	mov	r1, r3
 8003e32:	4811      	ldr	r0, [pc, #68]	; (8003e78 <_ZL12MX_GPIO_Initv+0x218>)
 8003e34:	f001 fbe0 	bl	80055f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8003e38:	2200      	movs	r2, #0
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	2006      	movs	r0, #6
 8003e3e:	f001 fba4 	bl	800558a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003e42:	2006      	movs	r0, #6
 8003e44:	f001 fbbd 	bl	80055c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8003e48:	2200      	movs	r2, #0
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	200a      	movs	r0, #10
 8003e4e:	f001 fb9c 	bl	800558a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003e52:	200a      	movs	r0, #10
 8003e54:	f001 fbb5 	bl	80055c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	2028      	movs	r0, #40	; 0x28
 8003e5e:	f001 fb94 	bl	800558a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003e62:	2028      	movs	r0, #40	; 0x28
 8003e64:	f001 fbad 	bl	80055c2 <HAL_NVIC_EnableIRQ>

}
 8003e68:	bf00      	nop
 8003e6a:	3728      	adds	r7, #40	; 0x28
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40021000 	.word	0x40021000
 8003e74:	40011800 	.word	0x40011800
 8003e78:	40010800 	.word	0x40010800
 8003e7c:	40011000 	.word	0x40011000
 8003e80:	40010c00 	.word	0x40010c00
 8003e84:	40011400 	.word	0x40011400
 8003e88:	10210000 	.word	0x10210000

08003e8c <_ZL12MX_FSMC_Initv>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b088      	sub	sp, #32
 8003e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003e92:	1d3b      	adds	r3, r7, #4
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	605a      	str	r2, [r3, #4]
 8003e9a:	609a      	str	r2, [r3, #8]
 8003e9c:	60da      	str	r2, [r3, #12]
 8003e9e:	611a      	str	r2, [r3, #16]
 8003ea0:	615a      	str	r2, [r3, #20]
 8003ea2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8003ea4:	4b2b      	ldr	r3, [pc, #172]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ea6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8003eaa:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003eac:	4b29      	ldr	r3, [pc, #164]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003eae:	4a2a      	ldr	r2, [pc, #168]	; (8003f58 <_ZL12MX_FSMC_Initv+0xcc>)
 8003eb0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003eb2:	4b28      	ldr	r3, [pc, #160]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003eb8:	4b26      	ldr	r3, [pc, #152]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8003ebe:	4b25      	ldr	r3, [pc, #148]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003ec4:	4b23      	ldr	r3, [pc, #140]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ec6:	2210      	movs	r2, #16
 8003ec8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8003eca:	4b22      	ldr	r3, [pc, #136]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003ed0:	4b20      	ldr	r3, [pc, #128]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003ed6:	4b1f      	ldr	r3, [pc, #124]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003edc:	4b1d      	ldr	r3, [pc, #116]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003ee2:	4b1c      	ldr	r3, [pc, #112]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ee4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ee8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8003eea:	4b1a      	ldr	r3, [pc, #104]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003ef0:	4b18      	ldr	r3, [pc, #96]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003ef6:	4b17      	ldr	r3, [pc, #92]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003efc:	4b15      	ldr	r3, [pc, #84]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8003f02:	230f      	movs	r3, #15
 8003f04:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003f06:	230f      	movs	r3, #15
 8003f08:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8003f0a:	23ff      	movs	r3, #255	; 0xff
 8003f0c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8003f0e:	230f      	movs	r3, #15
 8003f10:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003f12:	2310      	movs	r3, #16
 8003f14:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003f16:	2311      	movs	r3, #17
 8003f18:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003f1e:	1d3b      	adds	r3, r7, #4
 8003f20:	2200      	movs	r2, #0
 8003f22:	4619      	mov	r1, r3
 8003f24:	480b      	ldr	r0, [pc, #44]	; (8003f54 <_ZL12MX_FSMC_Initv+0xc8>)
 8003f26:	f002 fad7 	bl	80064d8 <HAL_SRAM_Init>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	bf14      	ite	ne
 8003f30:	2301      	movne	r3, #1
 8003f32:	2300      	moveq	r3, #0
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d001      	beq.n	8003f3e <_ZL12MX_FSMC_Initv+0xb2>
  {
    Error_Handler( );
 8003f3a:	f000 f811 	bl	8003f60 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8003f3e:	4b07      	ldr	r3, [pc, #28]	; (8003f5c <_ZL12MX_FSMC_Initv+0xd0>)
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	4a06      	ldr	r2, [pc, #24]	; (8003f5c <_ZL12MX_FSMC_Initv+0xd0>)
 8003f44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f48:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003f4a:	bf00      	nop
 8003f4c:	3720      	adds	r7, #32
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	200001b0 	.word	0x200001b0
 8003f58:	a0000104 	.word	0xa0000104
 8003f5c:	40010000 	.word	0x40010000

08003f60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f64:	b672      	cpsid	i
}
 8003f66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003f68:	e7fe      	b.n	8003f68 <Error_Handler+0x8>
	...

08003f6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003f72:	4b15      	ldr	r3, [pc, #84]	; (8003fc8 <HAL_MspInit+0x5c>)
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	4a14      	ldr	r2, [pc, #80]	; (8003fc8 <HAL_MspInit+0x5c>)
 8003f78:	f043 0301 	orr.w	r3, r3, #1
 8003f7c:	6193      	str	r3, [r2, #24]
 8003f7e:	4b12      	ldr	r3, [pc, #72]	; (8003fc8 <HAL_MspInit+0x5c>)
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	60bb      	str	r3, [r7, #8]
 8003f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f8a:	4b0f      	ldr	r3, [pc, #60]	; (8003fc8 <HAL_MspInit+0x5c>)
 8003f8c:	69db      	ldr	r3, [r3, #28]
 8003f8e:	4a0e      	ldr	r2, [pc, #56]	; (8003fc8 <HAL_MspInit+0x5c>)
 8003f90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f94:	61d3      	str	r3, [r2, #28]
 8003f96:	4b0c      	ldr	r3, [pc, #48]	; (8003fc8 <HAL_MspInit+0x5c>)
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f9e:	607b      	str	r3, [r7, #4]
 8003fa0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003fa2:	4b0a      	ldr	r3, [pc, #40]	; (8003fcc <HAL_MspInit+0x60>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	4a04      	ldr	r2, [pc, #16]	; (8003fcc <HAL_MspInit+0x60>)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fbe:	bf00      	nop
 8003fc0:	3714      	adds	r7, #20
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bc80      	pop	{r7}
 8003fc6:	4770      	bx	lr
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	40010000 	.word	0x40010000

08003fd0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b08c      	sub	sp, #48	; 0x30
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fd8:	f107 0320 	add.w	r3, r7, #32
 8003fdc:	2200      	movs	r2, #0
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	605a      	str	r2, [r3, #4]
 8003fe2:	609a      	str	r2, [r3, #8]
 8003fe4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a33      	ldr	r2, [pc, #204]	; (80040b8 <HAL_ADC_MspInit+0xe8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d138      	bne.n	8004062 <HAL_ADC_MspInit+0x92>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ff0:	4b32      	ldr	r3, [pc, #200]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	4a31      	ldr	r2, [pc, #196]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8003ff6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ffa:	6193      	str	r3, [r2, #24]
 8003ffc:	4b2f      	ldr	r3, [pc, #188]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004004:	61fb      	str	r3, [r7, #28]
 8004006:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004008:	4b2c      	ldr	r3, [pc, #176]	; (80040bc <HAL_ADC_MspInit+0xec>)
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	4a2b      	ldr	r2, [pc, #172]	; (80040bc <HAL_ADC_MspInit+0xec>)
 800400e:	f043 0310 	orr.w	r3, r3, #16
 8004012:	6193      	str	r3, [r2, #24]
 8004014:	4b29      	ldr	r3, [pc, #164]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	f003 0310 	and.w	r3, r3, #16
 800401c:	61bb      	str	r3, [r7, #24]
 800401e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004020:	4b26      	ldr	r3, [pc, #152]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	4a25      	ldr	r2, [pc, #148]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8004026:	f043 0304 	orr.w	r3, r3, #4
 800402a:	6193      	str	r3, [r2, #24]
 800402c:	4b23      	ldr	r3, [pc, #140]	; (80040bc <HAL_ADC_MspInit+0xec>)
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	617b      	str	r3, [r7, #20]
 8004036:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004038:	2308      	movs	r3, #8
 800403a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800403c:	2303      	movs	r3, #3
 800403e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004040:	f107 0320 	add.w	r3, r7, #32
 8004044:	4619      	mov	r1, r3
 8004046:	481e      	ldr	r0, [pc, #120]	; (80040c0 <HAL_ADC_MspInit+0xf0>)
 8004048:	f001 fad6 	bl	80055f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800404c:	2304      	movs	r3, #4
 800404e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004050:	2303      	movs	r3, #3
 8004052:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004054:	f107 0320 	add.w	r3, r7, #32
 8004058:	4619      	mov	r1, r3
 800405a:	481a      	ldr	r0, [pc, #104]	; (80040c4 <HAL_ADC_MspInit+0xf4>)
 800405c:	f001 facc 	bl	80055f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004060:	e026      	b.n	80040b0 <HAL_ADC_MspInit+0xe0>
  else if(hadc->Instance==ADC2)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a18      	ldr	r2, [pc, #96]	; (80040c8 <HAL_ADC_MspInit+0xf8>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d121      	bne.n	80040b0 <HAL_ADC_MspInit+0xe0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800406c:	4b13      	ldr	r3, [pc, #76]	; (80040bc <HAL_ADC_MspInit+0xec>)
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	4a12      	ldr	r2, [pc, #72]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8004072:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004076:	6193      	str	r3, [r2, #24]
 8004078:	4b10      	ldr	r3, [pc, #64]	; (80040bc <HAL_ADC_MspInit+0xec>)
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004080:	613b      	str	r3, [r7, #16]
 8004082:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004084:	4b0d      	ldr	r3, [pc, #52]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	4a0c      	ldr	r2, [pc, #48]	; (80040bc <HAL_ADC_MspInit+0xec>)
 800408a:	f043 0310 	orr.w	r3, r3, #16
 800408e:	6193      	str	r3, [r2, #24]
 8004090:	4b0a      	ldr	r3, [pc, #40]	; (80040bc <HAL_ADC_MspInit+0xec>)
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	f003 0310 	and.w	r3, r3, #16
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800409c:	2308      	movs	r3, #8
 800409e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040a0:	2303      	movs	r3, #3
 80040a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040a4:	f107 0320 	add.w	r3, r7, #32
 80040a8:	4619      	mov	r1, r3
 80040aa:	4805      	ldr	r0, [pc, #20]	; (80040c0 <HAL_ADC_MspInit+0xf0>)
 80040ac:	f001 faa4 	bl	80055f8 <HAL_GPIO_Init>
}
 80040b0:	bf00      	nop
 80040b2:	3730      	adds	r7, #48	; 0x30
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	40012400 	.word	0x40012400
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40011000 	.word	0x40011000
 80040c4:	40010800 	.word	0x40010800
 80040c8:	40012800 	.word	0x40012800

080040cc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040dc:	d10b      	bne.n	80040f6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040de:	4b08      	ldr	r3, [pc, #32]	; (8004100 <HAL_TIM_PWM_MspInit+0x34>)
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	4a07      	ldr	r2, [pc, #28]	; (8004100 <HAL_TIM_PWM_MspInit+0x34>)
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	61d3      	str	r3, [r2, #28]
 80040ea:	4b05      	ldr	r3, [pc, #20]	; (8004100 <HAL_TIM_PWM_MspInit+0x34>)
 80040ec:	69db      	ldr	r3, [r3, #28]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	60fb      	str	r3, [r7, #12]
 80040f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80040f6:	bf00      	nop
 80040f8:	3714      	adds	r7, #20
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bc80      	pop	{r7}
 80040fe:	4770      	bx	lr
 8004100:	40021000 	.word	0x40021000

08004104 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004104:	b480      	push	{r7}
 8004106:	b085      	sub	sp, #20
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a09      	ldr	r2, [pc, #36]	; (8004138 <HAL_TIM_Base_MspInit+0x34>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d10b      	bne.n	800412e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004116:	4b09      	ldr	r3, [pc, #36]	; (800413c <HAL_TIM_Base_MspInit+0x38>)
 8004118:	69db      	ldr	r3, [r3, #28]
 800411a:	4a08      	ldr	r2, [pc, #32]	; (800413c <HAL_TIM_Base_MspInit+0x38>)
 800411c:	f043 0304 	orr.w	r3, r3, #4
 8004120:	61d3      	str	r3, [r2, #28]
 8004122:	4b06      	ldr	r3, [pc, #24]	; (800413c <HAL_TIM_Base_MspInit+0x38>)
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800412e:	bf00      	nop
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	bc80      	pop	{r7}
 8004136:	4770      	bx	lr
 8004138:	40000800 	.word	0x40000800
 800413c:	40021000 	.word	0x40021000

08004140 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004148:	f107 0310 	add.w	r3, r7, #16
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	605a      	str	r2, [r3, #4]
 8004152:	609a      	str	r2, [r3, #8]
 8004154:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800415e:	d118      	bne.n	8004192 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004160:	4b1c      	ldr	r3, [pc, #112]	; (80041d4 <HAL_TIM_MspPostInit+0x94>)
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	4a1b      	ldr	r2, [pc, #108]	; (80041d4 <HAL_TIM_MspPostInit+0x94>)
 8004166:	f043 0304 	orr.w	r3, r3, #4
 800416a:	6193      	str	r3, [r2, #24]
 800416c:	4b19      	ldr	r3, [pc, #100]	; (80041d4 <HAL_TIM_MspPostInit+0x94>)
 800416e:	699b      	ldr	r3, [r3, #24]
 8004170:	f003 0304 	and.w	r3, r3, #4
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004178:	2308      	movs	r3, #8
 800417a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800417c:	2302      	movs	r3, #2
 800417e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004180:	2302      	movs	r3, #2
 8004182:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004184:	f107 0310 	add.w	r3, r7, #16
 8004188:	4619      	mov	r1, r3
 800418a:	4813      	ldr	r0, [pc, #76]	; (80041d8 <HAL_TIM_MspPostInit+0x98>)
 800418c:	f001 fa34 	bl	80055f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004190:	e01c      	b.n	80041cc <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM4)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a11      	ldr	r2, [pc, #68]	; (80041dc <HAL_TIM_MspPostInit+0x9c>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d117      	bne.n	80041cc <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800419c:	4b0d      	ldr	r3, [pc, #52]	; (80041d4 <HAL_TIM_MspPostInit+0x94>)
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	4a0c      	ldr	r2, [pc, #48]	; (80041d4 <HAL_TIM_MspPostInit+0x94>)
 80041a2:	f043 0308 	orr.w	r3, r3, #8
 80041a6:	6193      	str	r3, [r2, #24]
 80041a8:	4b0a      	ldr	r3, [pc, #40]	; (80041d4 <HAL_TIM_MspPostInit+0x94>)
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	f003 0308 	and.w	r3, r3, #8
 80041b0:	60bb      	str	r3, [r7, #8]
 80041b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80041b4:	2340      	movs	r3, #64	; 0x40
 80041b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041b8:	2302      	movs	r3, #2
 80041ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041bc:	2302      	movs	r3, #2
 80041be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041c0:	f107 0310 	add.w	r3, r7, #16
 80041c4:	4619      	mov	r1, r3
 80041c6:	4806      	ldr	r0, [pc, #24]	; (80041e0 <HAL_TIM_MspPostInit+0xa0>)
 80041c8:	f001 fa16 	bl	80055f8 <HAL_GPIO_Init>
}
 80041cc:	bf00      	nop
 80041ce:	3720      	adds	r7, #32
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40021000 	.word	0x40021000
 80041d8:	40010800 	.word	0x40010800
 80041dc:	40000800 	.word	0x40000800
 80041e0:	40010c00 	.word	0x40010c00

080041e4 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80041ea:	f107 0308 	add.w	r3, r7, #8
 80041ee:	2200      	movs	r2, #0
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	605a      	str	r2, [r3, #4]
 80041f4:	609a      	str	r2, [r3, #8]
 80041f6:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80041f8:	4b18      	ldr	r3, [pc, #96]	; (800425c <HAL_FSMC_MspInit+0x78>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d129      	bne.n	8004254 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8004200:	4b16      	ldr	r3, [pc, #88]	; (800425c <HAL_FSMC_MspInit+0x78>)
 8004202:	2201      	movs	r2, #1
 8004204:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8004206:	4b16      	ldr	r3, [pc, #88]	; (8004260 <HAL_FSMC_MspInit+0x7c>)
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	4a15      	ldr	r2, [pc, #84]	; (8004260 <HAL_FSMC_MspInit+0x7c>)
 800420c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004210:	6153      	str	r3, [r2, #20]
 8004212:	4b13      	ldr	r3, [pc, #76]	; (8004260 <HAL_FSMC_MspInit+0x7c>)
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800421a:	607b      	str	r3, [r7, #4]
 800421c:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800421e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8004222:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004224:	2302      	movs	r3, #2
 8004226:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004228:	2303      	movs	r3, #3
 800422a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800422c:	f107 0308 	add.w	r3, r7, #8
 8004230:	4619      	mov	r1, r3
 8004232:	480c      	ldr	r0, [pc, #48]	; (8004264 <HAL_FSMC_MspInit+0x80>)
 8004234:	f001 f9e0 	bl	80055f8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004238:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 800423c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800423e:	2302      	movs	r3, #2
 8004240:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004242:	2303      	movs	r3, #3
 8004244:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004246:	f107 0308 	add.w	r3, r7, #8
 800424a:	4619      	mov	r1, r3
 800424c:	4806      	ldr	r0, [pc, #24]	; (8004268 <HAL_FSMC_MspInit+0x84>)
 800424e:	f001 f9d3 	bl	80055f8 <HAL_GPIO_Init>
 8004252:	e000      	b.n	8004256 <HAL_FSMC_MspInit+0x72>
    return;
 8004254:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	200001f8 	.word	0x200001f8
 8004260:	40021000 	.word	0x40021000
 8004264:	40011800 	.word	0x40011800
 8004268:	40011400 	.word	0x40011400

0800426c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8004274:	f7ff ffb6 	bl	80041e4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8004278:	bf00      	nop
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004284:	e7fe      	b.n	8004284 <NMI_Handler+0x4>

08004286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004286:	b480      	push	{r7}
 8004288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800428a:	e7fe      	b.n	800428a <HardFault_Handler+0x4>

0800428c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004290:	e7fe      	b.n	8004290 <MemManage_Handler+0x4>

08004292 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004292:	b480      	push	{r7}
 8004294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004296:	e7fe      	b.n	8004296 <BusFault_Handler+0x4>

08004298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800429c:	e7fe      	b.n	800429c <UsageFault_Handler+0x4>

0800429e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800429e:	b480      	push	{r7}
 80042a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80042a2:	bf00      	nop
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bc80      	pop	{r7}
 80042a8:	4770      	bx	lr

080042aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042aa:	b480      	push	{r7}
 80042ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042ae:	bf00      	nop
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bc80      	pop	{r7}
 80042b4:	4770      	bx	lr

080042b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042b6:	b480      	push	{r7}
 80042b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042ba:	bf00      	nop
 80042bc:	46bd      	mov	sp, r7
 80042be:	bc80      	pop	{r7}
 80042c0:	4770      	bx	lr

080042c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042c6:	f000 fb5d 	bl	8004984 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042ca:	bf00      	nop
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
//	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0) != RESET){
			k1Flag = 1;
 80042d4:	4b03      	ldr	r3, [pc, #12]	; (80042e4 <EXTI0_IRQHandler+0x14>)
 80042d6:	2201      	movs	r2, #1
 80042d8:	701a      	strb	r2, [r3, #0]
//			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
//			HAL_GPIO_EXTI_Callback(GPIO_PIN_0);
//	}

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(K1_Pin);
 80042da:	2001      	movs	r0, #1
 80042dc:	f001 fb50 	bl	8005980 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80042e0:	bf00      	nop
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	20000201 	.word	0x20000201

080042e8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 80042ec:	4b09      	ldr	r3, [pc, #36]	; (8004314 <EXTI4_IRQHandler+0x2c>)
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	f003 0310 	and.w	r3, r3, #16
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d008      	beq.n	800430a <EXTI4_IRQHandler+0x22>
	  {
			  ucXPT2046_TouchFlag = 1;
 80042f8:	4b07      	ldr	r3, [pc, #28]	; (8004318 <EXTI4_IRQHandler+0x30>)
 80042fa:	2201      	movs	r2, #1
 80042fc:	701a      	strb	r2, [r3, #0]

	    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 80042fe:	4b05      	ldr	r3, [pc, #20]	; (8004314 <EXTI4_IRQHandler+0x2c>)
 8004300:	2210      	movs	r2, #16
 8004302:	615a      	str	r2, [r3, #20]
	    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8004304:	2010      	movs	r0, #16
 8004306:	f001 fb53 	bl	80059b0 <HAL_GPIO_EXTI_Callback>
	  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800430a:	2010      	movs	r0, #16
 800430c:	f001 fb38 	bl	8005980 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004310:	bf00      	nop
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40010400 	.word	0x40010400
 8004318:	20000200 	.word	0x20000200

0800431c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	k2Flag = 1;
 8004320:	4b04      	ldr	r3, [pc, #16]	; (8004334 <EXTI15_10_IRQHandler+0x18>)
 8004322:	2201      	movs	r2, #1
 8004324:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(K2_Pin);
 8004326:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800432a:	f001 fb29 	bl	8005980 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800432e:	bf00      	nop
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	20000202 	.word	0x20000202

08004338 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004340:	4a14      	ldr	r2, [pc, #80]	; (8004394 <_sbrk+0x5c>)
 8004342:	4b15      	ldr	r3, [pc, #84]	; (8004398 <_sbrk+0x60>)
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800434c:	4b13      	ldr	r3, [pc, #76]	; (800439c <_sbrk+0x64>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d102      	bne.n	800435a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004354:	4b11      	ldr	r3, [pc, #68]	; (800439c <_sbrk+0x64>)
 8004356:	4a12      	ldr	r2, [pc, #72]	; (80043a0 <_sbrk+0x68>)
 8004358:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800435a:	4b10      	ldr	r3, [pc, #64]	; (800439c <_sbrk+0x64>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4413      	add	r3, r2
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	429a      	cmp	r2, r3
 8004366:	d207      	bcs.n	8004378 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004368:	f003 f87c 	bl	8007464 <__errno>
 800436c:	4603      	mov	r3, r0
 800436e:	220c      	movs	r2, #12
 8004370:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004372:	f04f 33ff 	mov.w	r3, #4294967295
 8004376:	e009      	b.n	800438c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004378:	4b08      	ldr	r3, [pc, #32]	; (800439c <_sbrk+0x64>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800437e:	4b07      	ldr	r3, [pc, #28]	; (800439c <_sbrk+0x64>)
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4413      	add	r3, r2
 8004386:	4a05      	ldr	r2, [pc, #20]	; (800439c <_sbrk+0x64>)
 8004388:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800438a:	68fb      	ldr	r3, [r7, #12]
}
 800438c:	4618      	mov	r0, r3
 800438e:	3718      	adds	r7, #24
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	20010000 	.word	0x20010000
 8004398:	00000400 	.word	0x00000400
 800439c:	200001fc 	.word	0x200001fc
 80043a0:	20000218 	.word	0x20000218

080043a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80043a4:	b480      	push	{r7}
 80043a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043a8:	bf00      	nop
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bc80      	pop	{r7}
 80043ae:	4770      	bx	lr

080043b0 <_ZL15XPT2046_DelayUSm>:
volatile uint8_t ucXPT2046_TouchFlag = 0;
volatile uint8_t k1Flag = 0;
volatile uint8_t k2Flag = 0;
	
static void XPT2046_DelayUS ( __IO uint32_t ulCount )
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
	uint32_t i;


	for ( i = 0; i < ulCount; i ++ )
 80043b8:	2300      	movs	r3, #0
 80043ba:	60fb      	str	r3, [r7, #12]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	bf34      	ite	cc
 80043c4:	2301      	movcc	r3, #1
 80043c6:	2300      	movcs	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d010      	beq.n	80043f0 <_ZL15XPT2046_DelayUSm+0x40>
	{
		uint8_t uc = 12;     
 80043ce:	230c      	movs	r3, #12
 80043d0:	72fb      	strb	r3, [r7, #11]
	      
		while ( uc -- );     
 80043d2:	7afb      	ldrb	r3, [r7, #11]
 80043d4:	1e5a      	subs	r2, r3, #1
 80043d6:	72fa      	strb	r2, [r7, #11]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf14      	ite	ne
 80043dc:	2301      	movne	r3, #1
 80043de:	2300      	moveq	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d000      	beq.n	80043e8 <_ZL15XPT2046_DelayUSm+0x38>
 80043e6:	e7f4      	b.n	80043d2 <_ZL15XPT2046_DelayUSm+0x22>
	for ( i = 0; i < ulCount; i ++ )
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	3301      	adds	r3, #1
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	e7e5      	b.n	80043bc <_ZL15XPT2046_DelayUSm+0xc>

	}
	
}
 80043f0:	bf00      	nop
 80043f2:	3714      	adds	r7, #20
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr
	...

080043fc <_ZL16XPT2046_WriteCMDh>:


static void XPT2046_WriteCMD ( uint8_t ucCmd ) 
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	4603      	mov	r3, r0
 8004404:	71fb      	strb	r3, [r7, #7]
	uint8_t i;


	macXPT2046_MOSI_0();
 8004406:	2200      	movs	r2, #0
 8004408:	2104      	movs	r1, #4
 800440a:	481d      	ldr	r0, [pc, #116]	; (8004480 <_ZL16XPT2046_WriteCMDh+0x84>)
 800440c:	f001 fa9f 	bl	800594e <HAL_GPIO_WritePin>
	
	macXPT2046_CLK_LOW();
 8004410:	2200      	movs	r2, #0
 8004412:	2101      	movs	r1, #1
 8004414:	481a      	ldr	r0, [pc, #104]	; (8004480 <_ZL16XPT2046_WriteCMDh+0x84>)
 8004416:	f001 fa9a 	bl	800594e <HAL_GPIO_WritePin>

	for ( i = 0; i < 8; i ++ ) 
 800441a:	2300      	movs	r3, #0
 800441c:	73fb      	strb	r3, [r7, #15]
 800441e:	7bfb      	ldrb	r3, [r7, #15]
 8004420:	2b07      	cmp	r3, #7
 8004422:	d828      	bhi.n	8004476 <_ZL16XPT2046_WriteCMDh+0x7a>
	{
		( ( ucCmd >> ( 7 - i ) ) & 0x01 ) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8004424:	79fa      	ldrb	r2, [r7, #7]
 8004426:	7bfb      	ldrb	r3, [r7, #15]
 8004428:	f1c3 0307 	rsb	r3, r3, #7
 800442c:	fa42 f303 	asr.w	r3, r2, r3
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <_ZL16XPT2046_WriteCMDh+0x48>
 8004438:	2201      	movs	r2, #1
 800443a:	2104      	movs	r1, #4
 800443c:	4810      	ldr	r0, [pc, #64]	; (8004480 <_ZL16XPT2046_WriteCMDh+0x84>)
 800443e:	f001 fa86 	bl	800594e <HAL_GPIO_WritePin>
 8004442:	e004      	b.n	800444e <_ZL16XPT2046_WriteCMDh+0x52>
 8004444:	2200      	movs	r2, #0
 8004446:	2104      	movs	r1, #4
 8004448:	480d      	ldr	r0, [pc, #52]	; (8004480 <_ZL16XPT2046_WriteCMDh+0x84>)
 800444a:	f001 fa80 	bl	800594e <HAL_GPIO_WritePin>
		
	  XPT2046_DelayUS ( 5 );
 800444e:	2005      	movs	r0, #5
 8004450:	f7ff ffae 	bl	80043b0 <_ZL15XPT2046_DelayUSm>
		
		macXPT2046_CLK_HIGH();
 8004454:	2201      	movs	r2, #1
 8004456:	2101      	movs	r1, #1
 8004458:	4809      	ldr	r0, [pc, #36]	; (8004480 <_ZL16XPT2046_WriteCMDh+0x84>)
 800445a:	f001 fa78 	bl	800594e <HAL_GPIO_WritePin>

	  XPT2046_DelayUS ( 5 );
 800445e:	2005      	movs	r0, #5
 8004460:	f7ff ffa6 	bl	80043b0 <_ZL15XPT2046_DelayUSm>

		macXPT2046_CLK_LOW();
 8004464:	2200      	movs	r2, #0
 8004466:	2101      	movs	r1, #1
 8004468:	4805      	ldr	r0, [pc, #20]	; (8004480 <_ZL16XPT2046_WriteCMDh+0x84>)
 800446a:	f001 fa70 	bl	800594e <HAL_GPIO_WritePin>
	for ( i = 0; i < 8; i ++ ) 
 800446e:	7bfb      	ldrb	r3, [r7, #15]
 8004470:	3301      	adds	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
 8004474:	e7d3      	b.n	800441e <_ZL16XPT2046_WriteCMDh+0x22>
	}
	
}
 8004476:	bf00      	nop
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	40011800 	.word	0x40011800

08004484 <_ZL15XPT2046_ReadCMDv>:


static uint16_t XPT2046_ReadCMD ( void ) 
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf=0, usTemp;
 800448a:	2300      	movs	r3, #0
 800448c:	80bb      	strh	r3, [r7, #4]
	


	macXPT2046_MOSI_0();
 800448e:	2200      	movs	r2, #0
 8004490:	2104      	movs	r1, #4
 8004492:	4819      	ldr	r0, [pc, #100]	; (80044f8 <_ZL15XPT2046_ReadCMDv+0x74>)
 8004494:	f001 fa5b 	bl	800594e <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8004498:	2201      	movs	r2, #1
 800449a:	2101      	movs	r1, #1
 800449c:	4816      	ldr	r0, [pc, #88]	; (80044f8 <_ZL15XPT2046_ReadCMDv+0x74>)
 800449e:	f001 fa56 	bl	800594e <HAL_GPIO_WritePin>

	for ( i=0;i<12;i++ ) 
 80044a2:	2300      	movs	r3, #0
 80044a4:	71fb      	strb	r3, [r7, #7]
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	2b0b      	cmp	r3, #11
 80044aa:	d81f      	bhi.n	80044ec <_ZL15XPT2046_ReadCMDv+0x68>
	{
		macXPT2046_CLK_LOW();    
 80044ac:	2200      	movs	r2, #0
 80044ae:	2101      	movs	r1, #1
 80044b0:	4811      	ldr	r0, [pc, #68]	; (80044f8 <_ZL15XPT2046_ReadCMDv+0x74>)
 80044b2:	f001 fa4c 	bl	800594e <HAL_GPIO_WritePin>
	
		usTemp = macXPT2046_MISO();
 80044b6:	2108      	movs	r1, #8
 80044b8:	480f      	ldr	r0, [pc, #60]	; (80044f8 <_ZL15XPT2046_ReadCMDv+0x74>)
 80044ba:	f001 fa31 	bl	8005920 <HAL_GPIO_ReadPin>
 80044be:	4603      	mov	r3, r0
 80044c0:	807b      	strh	r3, [r7, #2]
		
		usBuf |= usTemp << ( 11 - i );
 80044c2:	887a      	ldrh	r2, [r7, #2]
 80044c4:	79fb      	ldrb	r3, [r7, #7]
 80044c6:	f1c3 030b 	rsb	r3, r3, #11
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	b21a      	sxth	r2, r3
 80044d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	b21b      	sxth	r3, r3
 80044d8:	80bb      	strh	r3, [r7, #4]
	
		macXPT2046_CLK_HIGH();
 80044da:	2201      	movs	r2, #1
 80044dc:	2101      	movs	r1, #1
 80044de:	4806      	ldr	r0, [pc, #24]	; (80044f8 <_ZL15XPT2046_ReadCMDv+0x74>)
 80044e0:	f001 fa35 	bl	800594e <HAL_GPIO_WritePin>
	for ( i=0;i<12;i++ ) 
 80044e4:	79fb      	ldrb	r3, [r7, #7]
 80044e6:	3301      	adds	r3, #1
 80044e8:	71fb      	strb	r3, [r7, #7]
 80044ea:	e7dc      	b.n	80044a6 <_ZL15XPT2046_ReadCMDv+0x22>
		
	}
	
	return usBuf;
 80044ec:	88bb      	ldrh	r3, [r7, #4]

}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	40011800 	.word	0x40011800

080044fc <_ZL15XPT2046_ReadAdch>:


static uint16_t XPT2046_ReadAdc ( uint8_t ucChannel )
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	4603      	mov	r3, r0
 8004504:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD ( ucChannel );
 8004506:	79fb      	ldrb	r3, [r7, #7]
 8004508:	4618      	mov	r0, r3
 800450a:	f7ff ff77 	bl	80043fc <_ZL16XPT2046_WriteCMDh>

  return 	XPT2046_ReadCMD ();
 800450e:	f7ff ffb9 	bl	8004484 <_ZL15XPT2046_ReadCMDv>
 8004512:	4603      	mov	r3, r0
	
}
 8004514:	4618      	mov	r0, r3
 8004516:	3708      	adds	r7, #8
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <_ZL18XPT2046_ReadAdc_XYPsS_>:


static void XPT2046_ReadAdc_XY ( int16_t * sX_Ad, int16_t * sY_Ad )  
{ 
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp; 

	
	
	sX_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_X );
 8004526:	2090      	movs	r0, #144	; 0x90
 8004528:	f7ff ffe8 	bl	80044fc <_ZL15XPT2046_ReadAdch>
 800452c:	4603      	mov	r3, r0
 800452e:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS ( 1 ); 
 8004530:	2001      	movs	r0, #1
 8004532:	f7ff ff3d 	bl	80043b0 <_ZL15XPT2046_DelayUSm>

	sY_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_Y ); 
 8004536:	20d0      	movs	r0, #208	; 0xd0
 8004538:	f7ff ffe0 	bl	80044fc <_ZL15XPT2046_ReadAdch>
 800453c:	4603      	mov	r3, r0
 800453e:	81bb      	strh	r3, [r7, #12]
	
	
	* sX_Ad = sX_Ad_Temp; 
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	89fa      	ldrh	r2, [r7, #14]
 8004544:	801a      	strh	r2, [r3, #0]
	* sY_Ad = sY_Ad_Temp; 
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	89ba      	ldrh	r2, [r7, #12]
 800454a:	801a      	strh	r2, [r3, #0]
	
	
}
 800454c:	bf00      	nop
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY ( strType_XPT2046_Coordinate * pScreenCoordinate )
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b092      	sub	sp, #72	; 0x48
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 800455c:	2300      	movs	r3, #0
 800455e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	
	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray [ 2 ] [ 10 ] = { { 0 },{ 0 } };  
 8004562:	f107 0308 	add.w	r3, r7, #8
 8004566:	2228      	movs	r2, #40	; 0x28
 8004568:	2100      	movs	r1, #0
 800456a:	4618      	mov	r0, r3
 800456c:	f002 ffac 	bl	80074c8 <memset>
	int32_t lX_Min, lX_Max, lY_Min, lY_Max;


	do					       				
	{		  
		XPT2046_ReadAdc_XY ( & sAD_X, & sAD_Y );  
 8004570:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004574:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8004578:	4611      	mov	r1, r2
 800457a:	4618      	mov	r0, r3
 800457c:	f7ff ffce 	bl	800451c <_ZL18XPT2046_ReadAdc_XYPsS_>
		
		sBufferArray [ 0 ] [ ucCount ] = sAD_X;  
 8004580:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004584:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	3348      	adds	r3, #72	; 0x48
 800458c:	443b      	add	r3, r7
 800458e:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray [ 1 ] [ ucCount ] = sAD_Y;
 8004592:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004596:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 800459a:	330a      	adds	r3, #10
 800459c:	005b      	lsls	r3, r3, #1
 800459e:	3348      	adds	r3, #72	; 0x48
 80045a0:	443b      	add	r3, r7
 80045a2:	f823 2c40 	strh.w	r2, [r3, #-64]
		
		ucCount ++;  
 80045a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045aa:	3301      	adds	r3, #1
 80045ac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		
	}	while ( ( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel ) && ( ucCount < 10 ) );
 80045b0:	2110      	movs	r1, #16
 80045b2:	4876      	ldr	r0, [pc, #472]	; (800478c <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x238>)
 80045b4:	f001 f9b4 	bl	8005920 <HAL_GPIO_ReadPin>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d105      	bne.n	80045ca <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x76>
 80045be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045c2:	2b09      	cmp	r3, #9
 80045c4:	d801      	bhi.n	80045ca <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x76>
 80045c6:	2301      	movs	r3, #1
 80045c8:	e000      	b.n	80045cc <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x78>
 80045ca:	2300      	movs	r3, #0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d000      	beq.n	80045d2 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x7e>
	do					       				
 80045d0:	e7ce      	b.n	8004570 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x1c>
	

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel )
 80045d2:	2110      	movs	r1, #16
 80045d4:	486d      	ldr	r0, [pc, #436]	; (800478c <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x238>)
 80045d6:	f001 f9a3 	bl	8005920 <HAL_GPIO_ReadPin>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	bf14      	ite	ne
 80045e0:	2301      	movne	r3, #1
 80045e2:	2300      	moveq	r3, #0
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d002      	beq.n	80045f0 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x9c>
		ucXPT2046_TouchFlag = 0;			
 80045ea:	4b69      	ldr	r3, [pc, #420]	; (8004790 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x23c>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	701a      	strb	r2, [r3, #0]


	if ( ucCount ==10 )		 					
 80045f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045f4:	2b0a      	cmp	r3, #10
 80045f6:	f040 80c4 	bne.w	8004782 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x22e>
	{
		lX_Max = lX_Min = sBufferArray [ 0 ] [ 0 ];
 80045fa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80045fe:	643b      	str	r3, [r7, #64]	; 0x40
 8004600:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004602:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray [ 1 ] [ 0 ];       
 8004604:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004608:	63bb      	str	r3, [r7, #56]	; 0x38
 800460a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800460c:	637b      	str	r3, [r7, #52]	; 0x34
		
		for ( i = 1; i < 10; i ++ )
 800460e:	2301      	movs	r3, #1
 8004610:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8004614:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004618:	2b09      	cmp	r3, #9
 800461a:	d82c      	bhi.n	8004676 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x122>
		{
			if ( sBufferArray [ 0 ] [ i ] < lX_Min )
 800461c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	3348      	adds	r3, #72	; 0x48
 8004624:	443b      	add	r3, r7
 8004626:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800462a:	461a      	mov	r2, r3
 800462c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800462e:	4293      	cmp	r3, r2
 8004630:	dd08      	ble.n	8004644 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0xf0>
				lX_Min = sBufferArray [ 0 ] [ i ];
 8004632:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004636:	005b      	lsls	r3, r3, #1
 8004638:	3348      	adds	r3, #72	; 0x48
 800463a:	443b      	add	r3, r7
 800463c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8004640:	643b      	str	r3, [r7, #64]	; 0x40
 8004642:	e012      	b.n	800466a <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x116>
			
			else if ( sBufferArray [ 0 ] [ i ] > lX_Max )
 8004644:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	3348      	adds	r3, #72	; 0x48
 800464c:	443b      	add	r3, r7
 800464e:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8004652:	461a      	mov	r2, r3
 8004654:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004656:	4293      	cmp	r3, r2
 8004658:	da07      	bge.n	800466a <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x116>
				lX_Max = sBufferArray [ 0 ] [ i ];
 800465a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	3348      	adds	r3, #72	; 0x48
 8004662:	443b      	add	r3, r7
 8004664:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8004668:	63fb      	str	r3, [r7, #60]	; 0x3c
		for ( i = 1; i < 10; i ++ )
 800466a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800466e:	3301      	adds	r3, #1
 8004670:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8004674:	e7ce      	b.n	8004614 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0xc0>

		}
		
		for ( i = 1; i < 10; i ++ )
 8004676:	2301      	movs	r3, #1
 8004678:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800467c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004680:	2b09      	cmp	r3, #9
 8004682:	d830      	bhi.n	80046e6 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x192>
		{
			if ( sBufferArray [ 1 ] [ i ] < lY_Min )
 8004684:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004688:	330a      	adds	r3, #10
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	3348      	adds	r3, #72	; 0x48
 800468e:	443b      	add	r3, r7
 8004690:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8004694:	461a      	mov	r2, r3
 8004696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004698:	4293      	cmp	r3, r2
 800469a:	dd09      	ble.n	80046b0 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x15c>
				lY_Min = sBufferArray [ 1 ] [ i ];
 800469c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80046a0:	330a      	adds	r3, #10
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	3348      	adds	r3, #72	; 0x48
 80046a6:	443b      	add	r3, r7
 80046a8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80046ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80046ae:	e014      	b.n	80046da <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x186>
			
			else if ( sBufferArray [ 1 ] [ i ] > lY_Max )
 80046b0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80046b4:	330a      	adds	r3, #10
 80046b6:	005b      	lsls	r3, r3, #1
 80046b8:	3348      	adds	r3, #72	; 0x48
 80046ba:	443b      	add	r3, r7
 80046bc:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80046c0:	461a      	mov	r2, r3
 80046c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046c4:	4293      	cmp	r3, r2
 80046c6:	da08      	bge.n	80046da <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x186>
				lY_Max = sBufferArray [ 1 ] [ i ];
 80046c8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80046cc:	330a      	adds	r3, #10
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	3348      	adds	r3, #72	; 0x48
 80046d2:	443b      	add	r3, r7
 80046d4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80046d8:	637b      	str	r3, [r7, #52]	; 0x34
		for ( i = 1; i < 10; i ++ )
 80046da:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80046de:	3301      	adds	r3, #1
 80046e0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80046e4:	e7ca      	b.n	800467c <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x128>

		}
		

		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 80046e6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80046ea:	461a      	mov	r2, r3
 80046ec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80046f0:	4413      	add	r3, r2
 80046f2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80046f6:	4413      	add	r3, r2
 80046f8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80046fc:	4413      	add	r3, r2
 80046fe:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004702:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8004704:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8004708:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 800470a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800470e:	4413      	add	r3, r2
 8004710:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8004714:	4413      	add	r3, r2
 8004716:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800471a:	4413      	add	r3, r2
 800471c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8004720:	441a      	add	r2, r3
 8004722:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004724:	1ad2      	subs	r2, r2, r3
 8004726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 800472c:	b29a      	uxth	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	801a      	strh	r2, [r3, #0]
		
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8004732:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004736:	461a      	mov	r2, r3
 8004738:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800473c:	4413      	add	r3, r2
 800473e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004742:	4413      	add	r3, r2
 8004744:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8004748:	4413      	add	r3, r2
 800474a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800474e:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8004750:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8004754:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 8004756:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 800475a:	4413      	add	r3, r2
 800475c:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8004760:	4413      	add	r3, r2
 8004762:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 8004766:	4413      	add	r3, r2
 8004768:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800476c:	441a      	add	r2, r3
 800476e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004770:	1ad2      	subs	r2, r2, r3
 8004772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8004778:	b29a      	uxth	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	805a      	strh	r2, [r3, #2]
		
		
		return 1;
 800477e:	2301      	movs	r3, #1
 8004780:	e000      	b.n	8004784 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate+0x230>
		

	}   
	
	
	return 0;    
 8004782:	2300      	movs	r3, #0
	
	
}
 8004784:	4618      	mov	r0, r3
 8004786:	3748      	adds	r7, #72	; 0x48
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40011800 	.word	0x40011800
 8004790:	20000200 	.word	0x20000200

08004794 <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara>:
//}

   

uint8_t XPT2046_Get_TouchedPoint ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_TouchPara * pTouchPara )
{
 8004794:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004798:	b084      	sub	sp, #16
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
 800479e:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;           
 80047a0:	2301      	movs	r3, #1
 80047a2:	73fb      	strb	r3, [r7, #15]
	
	strType_XPT2046_Coordinate strScreenCoordinate; 
	

  if ( XPT2046_ReadAdc_Smooth_XY ( & strScreenCoordinate ) )
 80047a4:	f107 0308 	add.w	r3, r7, #8
 80047a8:	4618      	mov	r0, r3
 80047aa:	f7ff fed3 	bl	8004554 <_ZL25XPT2046_ReadAdc_Smooth_XYP26strType_XPT2046_Coordinate>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	bf14      	ite	ne
 80047b4:	2301      	movne	r3, #1
 80047b6:	2300      	moveq	r3, #0
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d06e      	beq.n	800489c <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara+0x108>
  {    
		pDisplayCoordinate ->x = ( ( pTouchPara ->dX_X * strScreenCoordinate .x ) + ( pTouchPara ->dX_Y * strScreenCoordinate .y ) + pTouchPara ->dX );        
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80047c4:	893b      	ldrh	r3, [r7, #8]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fb ffa8 	bl	800071c <__aeabi_i2d>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4620      	mov	r0, r4
 80047d2:	4629      	mov	r1, r5
 80047d4:	f7fb fd26 	bl	8000224 <__aeabi_dmul>
 80047d8:	4602      	mov	r2, r0
 80047da:	460b      	mov	r3, r1
 80047dc:	4690      	mov	r8, r2
 80047de:	4699      	mov	r9, r3
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80047e6:	897b      	ldrh	r3, [r7, #10]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7fb ff97 	bl	800071c <__aeabi_i2d>
 80047ee:	4602      	mov	r2, r0
 80047f0:	460b      	mov	r3, r1
 80047f2:	4620      	mov	r0, r4
 80047f4:	4629      	mov	r1, r5
 80047f6:	f7fb fd15 	bl	8000224 <__aeabi_dmul>
 80047fa:	4602      	mov	r2, r0
 80047fc:	460b      	mov	r3, r1
 80047fe:	4640      	mov	r0, r8
 8004800:	4649      	mov	r1, r9
 8004802:	f7fb fe3f 	bl	8000484 <__adddf3>
 8004806:	4602      	mov	r2, r0
 8004808:	460b      	mov	r3, r1
 800480a:	4610      	mov	r0, r2
 800480c:	4619      	mov	r1, r3
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004814:	f7fb fe36 	bl	8000484 <__adddf3>
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	4610      	mov	r0, r2
 800481e:	4619      	mov	r1, r3
 8004820:	f7fc f86e 	bl	8000900 <__aeabi_d2uiz>
 8004824:	4603      	mov	r3, r0
 8004826:	b29a      	uxth	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate ->y = ( ( pTouchPara ->dY_X * strScreenCoordinate .x ) + ( pTouchPara ->dY_Y * strScreenCoordinate .y ) + pTouchPara ->dY );
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004832:	893b      	ldrh	r3, [r7, #8]
 8004834:	4618      	mov	r0, r3
 8004836:	f7fb ff71 	bl	800071c <__aeabi_i2d>
 800483a:	4602      	mov	r2, r0
 800483c:	460b      	mov	r3, r1
 800483e:	4620      	mov	r0, r4
 8004840:	4629      	mov	r1, r5
 8004842:	f7fb fcef 	bl	8000224 <__aeabi_dmul>
 8004846:	4602      	mov	r2, r0
 8004848:	460b      	mov	r3, r1
 800484a:	4690      	mov	r8, r2
 800484c:	4699      	mov	r9, r3
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8004854:	897b      	ldrh	r3, [r7, #10]
 8004856:	4618      	mov	r0, r3
 8004858:	f7fb ff60 	bl	800071c <__aeabi_i2d>
 800485c:	4602      	mov	r2, r0
 800485e:	460b      	mov	r3, r1
 8004860:	4620      	mov	r0, r4
 8004862:	4629      	mov	r1, r5
 8004864:	f7fb fcde 	bl	8000224 <__aeabi_dmul>
 8004868:	4602      	mov	r2, r0
 800486a:	460b      	mov	r3, r1
 800486c:	4640      	mov	r0, r8
 800486e:	4649      	mov	r1, r9
 8004870:	f7fb fe08 	bl	8000484 <__adddf3>
 8004874:	4602      	mov	r2, r0
 8004876:	460b      	mov	r3, r1
 8004878:	4610      	mov	r0, r2
 800487a:	4619      	mov	r1, r3
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8004882:	f7fb fdff 	bl	8000484 <__adddf3>
 8004886:	4602      	mov	r2, r0
 8004888:	460b      	mov	r3, r1
 800488a:	4610      	mov	r0, r2
 800488c:	4619      	mov	r1, r3
 800488e:	f7fc f837 	bl	8000900 <__aeabi_d2uiz>
 8004892:	4603      	mov	r3, r0
 8004894:	b29a      	uxth	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	805a      	strh	r2, [r3, #2]
 800489a:	e001      	b.n	80048a0 <_Z24XPT2046_Get_TouchedPointP26strType_XPT2046_CoordinateP25strType_XPT2046_TouchPara+0x10c>

  }
	 
	else ucRet = 0;            
 800489c:	2300      	movs	r3, #0
 800489e:	73fb      	strb	r3, [r7, #15]
	
	return ucRet;
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
	
	
} 
 80048a2:	4618      	mov	r0, r3
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080048ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80048ac:	f7ff fd7a 	bl	80043a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80048b0:	480b      	ldr	r0, [pc, #44]	; (80048e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80048b2:	490c      	ldr	r1, [pc, #48]	; (80048e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80048b4:	4a0c      	ldr	r2, [pc, #48]	; (80048e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80048b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80048b8:	e002      	b.n	80048c0 <LoopCopyDataInit>

080048ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048be:	3304      	adds	r3, #4

080048c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048c4:	d3f9      	bcc.n	80048ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048c6:	4a09      	ldr	r2, [pc, #36]	; (80048ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80048c8:	4c09      	ldr	r4, [pc, #36]	; (80048f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80048ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048cc:	e001      	b.n	80048d2 <LoopFillZerobss>

080048ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048d0:	3204      	adds	r2, #4

080048d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048d4:	d3fb      	bcc.n	80048ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048d6:	f002 fdcb 	bl	8007470 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80048da:	f7ff f827 	bl	800392c <main>
  bx lr
 80048de:	4770      	bx	lr
  ldr r0, =_sdata
 80048e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048e4:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 80048e8:	08008568 	.word	0x08008568
  ldr r2, =_sbss
 80048ec:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 80048f0:	20000218 	.word	0x20000218

080048f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80048f4:	e7fe      	b.n	80048f4 <ADC1_2_IRQHandler>
	...

080048f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048fc:	4b08      	ldr	r3, [pc, #32]	; (8004920 <HAL_Init+0x28>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a07      	ldr	r2, [pc, #28]	; (8004920 <HAL_Init+0x28>)
 8004902:	f043 0310 	orr.w	r3, r3, #16
 8004906:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004908:	2003      	movs	r0, #3
 800490a:	f000 fe33 	bl	8005574 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800490e:	200f      	movs	r0, #15
 8004910:	f000 f808 	bl	8004924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004914:	f7ff fb2a 	bl	8003f6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40022000 	.word	0x40022000

08004924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800492c:	4b12      	ldr	r3, [pc, #72]	; (8004978 <HAL_InitTick+0x54>)
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	4b12      	ldr	r3, [pc, #72]	; (800497c <HAL_InitTick+0x58>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	4619      	mov	r1, r3
 8004936:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800493a:	fbb3 f3f1 	udiv	r3, r3, r1
 800493e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004942:	4618      	mov	r0, r3
 8004944:	f000 fe4b 	bl	80055de <HAL_SYSTICK_Config>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e00e      	b.n	8004970 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b0f      	cmp	r3, #15
 8004956:	d80a      	bhi.n	800496e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004958:	2200      	movs	r2, #0
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	f04f 30ff 	mov.w	r0, #4294967295
 8004960:	f000 fe13 	bl	800558a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004964:	4a06      	ldr	r2, [pc, #24]	; (8004980 <HAL_InitTick+0x5c>)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	e000      	b.n	8004970 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
}
 8004970:	4618      	mov	r0, r3
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000000 	.word	0x20000000
 800497c:	2000003c 	.word	0x2000003c
 8004980:	20000038 	.word	0x20000038

08004984 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004988:	4b05      	ldr	r3, [pc, #20]	; (80049a0 <HAL_IncTick+0x1c>)
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	461a      	mov	r2, r3
 800498e:	4b05      	ldr	r3, [pc, #20]	; (80049a4 <HAL_IncTick+0x20>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4413      	add	r3, r2
 8004994:	4a03      	ldr	r2, [pc, #12]	; (80049a4 <HAL_IncTick+0x20>)
 8004996:	6013      	str	r3, [r2, #0]
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	bc80      	pop	{r7}
 800499e:	4770      	bx	lr
 80049a0:	2000003c 	.word	0x2000003c
 80049a4:	20000204 	.word	0x20000204

080049a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0
  return uwTick;
 80049ac:	4b02      	ldr	r3, [pc, #8]	; (80049b8 <HAL_GetTick+0x10>)
 80049ae:	681b      	ldr	r3, [r3, #0]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bc80      	pop	{r7}
 80049b6:	4770      	bx	lr
 80049b8:	20000204 	.word	0x20000204

080049bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049c4:	f7ff fff0 	bl	80049a8 <HAL_GetTick>
 80049c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d4:	d005      	beq.n	80049e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049d6:	4b0a      	ldr	r3, [pc, #40]	; (8004a00 <HAL_Delay+0x44>)
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	461a      	mov	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	4413      	add	r3, r2
 80049e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80049e2:	bf00      	nop
 80049e4:	f7ff ffe0 	bl	80049a8 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d8f7      	bhi.n	80049e4 <HAL_Delay+0x28>
  {
  }
}
 80049f4:	bf00      	nop
 80049f6:	bf00      	nop
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	2000003c 	.word	0x2000003c

08004a04 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004a10:	2300      	movs	r3, #0
 8004a12:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e0ce      	b.n	8004bc4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d109      	bne.n	8004a48 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7ff fac4 	bl	8003fd0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 fbd7 	bl	80051fc <ADC_ConversionStop_Disable>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a56:	f003 0310 	and.w	r3, r3, #16
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	f040 80a9 	bne.w	8004bb2 <HAL_ADC_Init+0x1ae>
 8004a60:	7dfb      	ldrb	r3, [r7, #23]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f040 80a5 	bne.w	8004bb2 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a6c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004a70:	f023 0302 	bic.w	r3, r3, #2
 8004a74:	f043 0202 	orr.w	r2, r3, #2
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4951      	ldr	r1, [pc, #324]	; (8004bcc <HAL_ADC_Init+0x1c8>)
 8004a86:	428b      	cmp	r3, r1
 8004a88:	d10a      	bne.n	8004aa0 <HAL_ADC_Init+0x9c>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004a92:	d002      	beq.n	8004a9a <HAL_ADC_Init+0x96>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	e004      	b.n	8004aa4 <HAL_ADC_Init+0xa0>
 8004a9a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004a9e:	e001      	b.n	8004aa4 <HAL_ADC_Init+0xa0>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004aa4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	7b1b      	ldrb	r3, [r3, #12]
 8004aaa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004aac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004aae:	68ba      	ldr	r2, [r7, #8]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004abc:	d003      	beq.n	8004ac6 <HAL_ADC_Init+0xc2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d102      	bne.n	8004acc <HAL_ADC_Init+0xc8>
 8004ac6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004aca:	e000      	b.n	8004ace <HAL_ADC_Init+0xca>
 8004acc:	2300      	movs	r3, #0
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	7d1b      	ldrb	r3, [r3, #20]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d119      	bne.n	8004b10 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	7b1b      	ldrb	r3, [r3, #12]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d109      	bne.n	8004af8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	035a      	lsls	r2, r3, #13
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004af4:	613b      	str	r3, [r7, #16]
 8004af6:	e00b      	b.n	8004b10 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004afc:	f043 0220 	orr.w	r2, r3, #32
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b08:	f043 0201 	orr.w	r2, r3, #1
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	430a      	orrs	r2, r1
 8004b22:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689a      	ldr	r2, [r3, #8]
 8004b2a:	4b29      	ldr	r3, [pc, #164]	; (8004bd0 <HAL_ADC_Init+0x1cc>)
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6812      	ldr	r2, [r2, #0]
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	430b      	orrs	r3, r1
 8004b36:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b40:	d003      	beq.n	8004b4a <HAL_ADC_Init+0x146>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d104      	bne.n	8004b54 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	051b      	lsls	r3, r3, #20
 8004b52:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	430a      	orrs	r2, r1
 8004b66:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	689a      	ldr	r2, [r3, #8]
 8004b6e:	4b19      	ldr	r3, [pc, #100]	; (8004bd4 <HAL_ADC_Init+0x1d0>)
 8004b70:	4013      	ands	r3, r2
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d10b      	bne.n	8004b90 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b82:	f023 0303 	bic.w	r3, r3, #3
 8004b86:	f043 0201 	orr.w	r2, r3, #1
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004b8e:	e018      	b.n	8004bc2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b94:	f023 0312 	bic.w	r3, r3, #18
 8004b98:	f043 0210 	orr.w	r2, r3, #16
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba4:	f043 0201 	orr.w	r2, r3, #1
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004bb0:	e007      	b.n	8004bc2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb6:	f043 0210 	orr.w	r2, r3, #16
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3718      	adds	r7, #24
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40013c00 	.word	0x40013c00
 8004bd0:	ffe1f7fd 	.word	0xffe1f7fd
 8004bd4:	ff1f0efe 	.word	0xff1f0efe

08004bd8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d101      	bne.n	8004bf2 <HAL_ADC_Start+0x1a>
 8004bee:	2302      	movs	r3, #2
 8004bf0:	e098      	b.n	8004d24 <HAL_ADC_Start+0x14c>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 faa4 	bl	8005148 <ADC_Enable>
 8004c00:	4603      	mov	r3, r0
 8004c02:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	f040 8087 	bne.w	8004d1a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c14:	f023 0301 	bic.w	r3, r3, #1
 8004c18:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a41      	ldr	r2, [pc, #260]	; (8004d2c <HAL_ADC_Start+0x154>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d105      	bne.n	8004c36 <HAL_ADC_Start+0x5e>
 8004c2a:	4b41      	ldr	r3, [pc, #260]	; (8004d30 <HAL_ADC_Start+0x158>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d115      	bne.n	8004c62 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c3a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d026      	beq.n	8004c9e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c58:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004c60:	e01d      	b.n	8004c9e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c66:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a2f      	ldr	r2, [pc, #188]	; (8004d30 <HAL_ADC_Start+0x158>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d004      	beq.n	8004c82 <HAL_ADC_Start+0xaa>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a2b      	ldr	r2, [pc, #172]	; (8004d2c <HAL_ADC_Start+0x154>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d10d      	bne.n	8004c9e <HAL_ADC_Start+0xc6>
 8004c82:	4b2b      	ldr	r3, [pc, #172]	; (8004d30 <HAL_ADC_Start+0x158>)
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d007      	beq.n	8004c9e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c92:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c96:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d006      	beq.n	8004cb8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cae:	f023 0206 	bic.w	r2, r3, #6
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cb6:	e002      	b.n	8004cbe <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f06f 0202 	mvn.w	r2, #2
 8004cce:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004cda:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004cde:	d113      	bne.n	8004d08 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004ce4:	4a11      	ldr	r2, [pc, #68]	; (8004d2c <HAL_ADC_Start+0x154>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d105      	bne.n	8004cf6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8004cea:	4b11      	ldr	r3, [pc, #68]	; (8004d30 <HAL_ADC_Start+0x158>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d108      	bne.n	8004d08 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	689a      	ldr	r2, [r3, #8]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8004d04:	609a      	str	r2, [r3, #8]
 8004d06:	e00c      	b.n	8004d22 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004d16:	609a      	str	r2, [r3, #8]
 8004d18:	e003      	b.n	8004d22 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	40012800 	.word	0x40012800
 8004d30:	40012400 	.word	0x40012400

08004d34 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004d34:	b590      	push	{r4, r7, lr}
 8004d36:	b087      	sub	sp, #28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004d42:	2300      	movs	r3, #0
 8004d44:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8004d4a:	f7ff fe2d 	bl	80049a8 <HAL_GetTick>
 8004d4e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00b      	beq.n	8004d76 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d62:	f043 0220 	orr.w	r2, r3, #32
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e0d3      	b.n	8004f1e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d131      	bne.n	8004de8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d12a      	bne.n	8004de8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004d92:	e021      	b.n	8004dd8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9a:	d01d      	beq.n	8004dd8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d007      	beq.n	8004db2 <HAL_ADC_PollForConversion+0x7e>
 8004da2:	f7ff fe01 	bl	80049a8 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	683a      	ldr	r2, [r7, #0]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d212      	bcs.n	8004dd8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0302 	and.w	r3, r3, #2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10b      	bne.n	8004dd8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc4:	f043 0204 	orr.w	r2, r3, #4
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e0a2      	b.n	8004f1e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d0d6      	beq.n	8004d94 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004de6:	e070      	b.n	8004eca <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004de8:	4b4f      	ldr	r3, [pc, #316]	; (8004f28 <HAL_ADC_PollForConversion+0x1f4>)
 8004dea:	681c      	ldr	r4, [r3, #0]
 8004dec:	2002      	movs	r0, #2
 8004dee:	f001 fa9b 	bl	8006328 <HAL_RCCEx_GetPeriphCLKFreq>
 8004df2:	4603      	mov	r3, r0
 8004df4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6919      	ldr	r1, [r3, #16]
 8004dfe:	4b4b      	ldr	r3, [pc, #300]	; (8004f2c <HAL_ADC_PollForConversion+0x1f8>)
 8004e00:	400b      	ands	r3, r1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d118      	bne.n	8004e38 <HAL_ADC_PollForConversion+0x104>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68d9      	ldr	r1, [r3, #12]
 8004e0c:	4b48      	ldr	r3, [pc, #288]	; (8004f30 <HAL_ADC_PollForConversion+0x1fc>)
 8004e0e:	400b      	ands	r3, r1
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d111      	bne.n	8004e38 <HAL_ADC_PollForConversion+0x104>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	6919      	ldr	r1, [r3, #16]
 8004e1a:	4b46      	ldr	r3, [pc, #280]	; (8004f34 <HAL_ADC_PollForConversion+0x200>)
 8004e1c:	400b      	ands	r3, r1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d108      	bne.n	8004e34 <HAL_ADC_PollForConversion+0x100>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68d9      	ldr	r1, [r3, #12]
 8004e28:	4b43      	ldr	r3, [pc, #268]	; (8004f38 <HAL_ADC_PollForConversion+0x204>)
 8004e2a:	400b      	ands	r3, r1
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_ADC_PollForConversion+0x100>
 8004e30:	2314      	movs	r3, #20
 8004e32:	e020      	b.n	8004e76 <HAL_ADC_PollForConversion+0x142>
 8004e34:	2329      	movs	r3, #41	; 0x29
 8004e36:	e01e      	b.n	8004e76 <HAL_ADC_PollForConversion+0x142>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6919      	ldr	r1, [r3, #16]
 8004e3e:	4b3d      	ldr	r3, [pc, #244]	; (8004f34 <HAL_ADC_PollForConversion+0x200>)
 8004e40:	400b      	ands	r3, r1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d106      	bne.n	8004e54 <HAL_ADC_PollForConversion+0x120>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68d9      	ldr	r1, [r3, #12]
 8004e4c:	4b3a      	ldr	r3, [pc, #232]	; (8004f38 <HAL_ADC_PollForConversion+0x204>)
 8004e4e:	400b      	ands	r3, r1
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00d      	beq.n	8004e70 <HAL_ADC_PollForConversion+0x13c>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6919      	ldr	r1, [r3, #16]
 8004e5a:	4b38      	ldr	r3, [pc, #224]	; (8004f3c <HAL_ADC_PollForConversion+0x208>)
 8004e5c:	400b      	ands	r3, r1
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d108      	bne.n	8004e74 <HAL_ADC_PollForConversion+0x140>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68d9      	ldr	r1, [r3, #12]
 8004e68:	4b34      	ldr	r3, [pc, #208]	; (8004f3c <HAL_ADC_PollForConversion+0x208>)
 8004e6a:	400b      	ands	r3, r1
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d101      	bne.n	8004e74 <HAL_ADC_PollForConversion+0x140>
 8004e70:	2354      	movs	r3, #84	; 0x54
 8004e72:	e000      	b.n	8004e76 <HAL_ADC_PollForConversion+0x142>
 8004e74:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8004e76:	fb02 f303 	mul.w	r3, r2, r3
 8004e7a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004e7c:	e021      	b.n	8004ec2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e84:	d01a      	beq.n	8004ebc <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d007      	beq.n	8004e9c <HAL_ADC_PollForConversion+0x168>
 8004e8c:	f7ff fd8c 	bl	80049a8 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	683a      	ldr	r2, [r7, #0]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d20f      	bcs.n	8004ebc <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	693a      	ldr	r2, [r7, #16]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d90b      	bls.n	8004ebc <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea8:	f043 0204 	orr.w	r2, r3, #4
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e030      	b.n	8004f1e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d8d9      	bhi.n	8004e7e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f06f 0212 	mvn.w	r2, #18
 8004ed2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004eea:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004eee:	d115      	bne.n	8004f1c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d111      	bne.n	8004f1c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d105      	bne.n	8004f1c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f14:	f043 0201 	orr.w	r2, r3, #1
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd90      	pop	{r4, r7, pc}
 8004f26:	bf00      	nop
 8004f28:	20000000 	.word	0x20000000
 8004f2c:	24924924 	.word	0x24924924
 8004f30:	00924924 	.word	0x00924924
 8004f34:	12492492 	.word	0x12492492
 8004f38:	00492492 	.word	0x00492492
 8004f3c:	00249249 	.word	0x00249249

08004f40 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bc80      	pop	{r7}
 8004f56:	4770      	bx	lr

08004f58 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f62:	2300      	movs	r3, #0
 8004f64:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004f66:	2300      	movs	r3, #0
 8004f68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d101      	bne.n	8004f78 <HAL_ADC_ConfigChannel+0x20>
 8004f74:	2302      	movs	r3, #2
 8004f76:	e0dc      	b.n	8005132 <HAL_ADC_ConfigChannel+0x1da>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b06      	cmp	r3, #6
 8004f86:	d81c      	bhi.n	8004fc2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	4613      	mov	r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	4413      	add	r3, r2
 8004f98:	3b05      	subs	r3, #5
 8004f9a:	221f      	movs	r2, #31
 8004f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	4019      	ands	r1, r3
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	6818      	ldr	r0, [r3, #0]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	3b05      	subs	r3, #5
 8004fb4:	fa00 f203 	lsl.w	r2, r0, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	635a      	str	r2, [r3, #52]	; 0x34
 8004fc0:	e03c      	b.n	800503c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2b0c      	cmp	r3, #12
 8004fc8:	d81c      	bhi.n	8005004 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4413      	add	r3, r2
 8004fda:	3b23      	subs	r3, #35	; 0x23
 8004fdc:	221f      	movs	r2, #31
 8004fde:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe2:	43db      	mvns	r3, r3
 8004fe4:	4019      	ands	r1, r3
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	6818      	ldr	r0, [r3, #0]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	3b23      	subs	r3, #35	; 0x23
 8004ff6:	fa00 f203 	lsl.w	r2, r0, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	631a      	str	r2, [r3, #48]	; 0x30
 8005002:	e01b      	b.n	800503c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	4613      	mov	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4413      	add	r3, r2
 8005014:	3b41      	subs	r3, #65	; 0x41
 8005016:	221f      	movs	r2, #31
 8005018:	fa02 f303 	lsl.w	r3, r2, r3
 800501c:	43db      	mvns	r3, r3
 800501e:	4019      	ands	r1, r3
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	6818      	ldr	r0, [r3, #0]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	4613      	mov	r3, r2
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	4413      	add	r3, r2
 800502e:	3b41      	subs	r3, #65	; 0x41
 8005030:	fa00 f203 	lsl.w	r2, r0, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b09      	cmp	r3, #9
 8005042:	d91c      	bls.n	800507e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68d9      	ldr	r1, [r3, #12]
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	4613      	mov	r3, r2
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	4413      	add	r3, r2
 8005054:	3b1e      	subs	r3, #30
 8005056:	2207      	movs	r2, #7
 8005058:	fa02 f303 	lsl.w	r3, r2, r3
 800505c:	43db      	mvns	r3, r3
 800505e:	4019      	ands	r1, r3
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	6898      	ldr	r0, [r3, #8]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	4613      	mov	r3, r2
 800506a:	005b      	lsls	r3, r3, #1
 800506c:	4413      	add	r3, r2
 800506e:	3b1e      	subs	r3, #30
 8005070:	fa00 f203 	lsl.w	r2, r0, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	430a      	orrs	r2, r1
 800507a:	60da      	str	r2, [r3, #12]
 800507c:	e019      	b.n	80050b2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6919      	ldr	r1, [r3, #16]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	4613      	mov	r3, r2
 800508a:	005b      	lsls	r3, r3, #1
 800508c:	4413      	add	r3, r2
 800508e:	2207      	movs	r2, #7
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	43db      	mvns	r3, r3
 8005096:	4019      	ands	r1, r3
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	6898      	ldr	r0, [r3, #8]
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	4613      	mov	r3, r2
 80050a2:	005b      	lsls	r3, r3, #1
 80050a4:	4413      	add	r3, r2
 80050a6:	fa00 f203 	lsl.w	r2, r0, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b10      	cmp	r3, #16
 80050b8:	d003      	beq.n	80050c2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80050be:	2b11      	cmp	r3, #17
 80050c0:	d132      	bne.n	8005128 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a1d      	ldr	r2, [pc, #116]	; (800513c <HAL_ADC_ConfigChannel+0x1e4>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d125      	bne.n	8005118 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d126      	bne.n	8005128 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689a      	ldr	r2, [r3, #8]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80050e8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2b10      	cmp	r3, #16
 80050f0:	d11a      	bne.n	8005128 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80050f2:	4b13      	ldr	r3, [pc, #76]	; (8005140 <HAL_ADC_ConfigChannel+0x1e8>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a13      	ldr	r2, [pc, #76]	; (8005144 <HAL_ADC_ConfigChannel+0x1ec>)
 80050f8:	fba2 2303 	umull	r2, r3, r2, r3
 80050fc:	0c9a      	lsrs	r2, r3, #18
 80050fe:	4613      	mov	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	4413      	add	r3, r2
 8005104:	005b      	lsls	r3, r3, #1
 8005106:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005108:	e002      	b.n	8005110 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	3b01      	subs	r3, #1
 800510e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1f9      	bne.n	800510a <HAL_ADC_ConfigChannel+0x1b2>
 8005116:	e007      	b.n	8005128 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511c:	f043 0220 	orr.w	r2, r3, #32
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005130:	7bfb      	ldrb	r3, [r7, #15]
}
 8005132:	4618      	mov	r0, r3
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	bc80      	pop	{r7}
 800513a:	4770      	bx	lr
 800513c:	40012400 	.word	0x40012400
 8005140:	20000000 	.word	0x20000000
 8005144:	431bde83 	.word	0x431bde83

08005148 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005150:	2300      	movs	r3, #0
 8005152:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005154:	2300      	movs	r3, #0
 8005156:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	2b01      	cmp	r3, #1
 8005164:	d040      	beq.n	80051e8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f042 0201 	orr.w	r2, r2, #1
 8005174:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005176:	4b1f      	ldr	r3, [pc, #124]	; (80051f4 <ADC_Enable+0xac>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a1f      	ldr	r2, [pc, #124]	; (80051f8 <ADC_Enable+0xb0>)
 800517c:	fba2 2303 	umull	r2, r3, r2, r3
 8005180:	0c9b      	lsrs	r3, r3, #18
 8005182:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005184:	e002      	b.n	800518c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	3b01      	subs	r3, #1
 800518a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1f9      	bne.n	8005186 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005192:	f7ff fc09 	bl	80049a8 <HAL_GetTick>
 8005196:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005198:	e01f      	b.n	80051da <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800519a:	f7ff fc05 	bl	80049a8 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d918      	bls.n	80051da <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f003 0301 	and.w	r3, r3, #1
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d011      	beq.n	80051da <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ba:	f043 0210 	orr.w	r2, r3, #16
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c6:	f043 0201 	orr.w	r2, r3, #1
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e007      	b.n	80051ea <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d1d8      	bne.n	800519a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20000000 	.word	0x20000000
 80051f8:	431bde83 	.word	0x431bde83

080051fc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f003 0301 	and.w	r3, r3, #1
 8005212:	2b01      	cmp	r3, #1
 8005214:	d12e      	bne.n	8005274 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689a      	ldr	r2, [r3, #8]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f022 0201 	bic.w	r2, r2, #1
 8005224:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005226:	f7ff fbbf 	bl	80049a8 <HAL_GetTick>
 800522a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800522c:	e01b      	b.n	8005266 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800522e:	f7ff fbbb 	bl	80049a8 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	d914      	bls.n	8005266 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b01      	cmp	r3, #1
 8005248:	d10d      	bne.n	8005266 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800524e:	f043 0210 	orr.w	r2, r3, #16
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525a:	f043 0201 	orr.w	r2, r3, #1
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e007      	b.n	8005276 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b01      	cmp	r3, #1
 8005272:	d0dc      	beq.n	800522e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
	...

08005280 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8005280:	b590      	push	{r4, r7, lr}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005288:	2300      	movs	r3, #0
 800528a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005296:	2b01      	cmp	r3, #1
 8005298:	d101      	bne.n	800529e <HAL_ADCEx_Calibration_Start+0x1e>
 800529a:	2302      	movs	r3, #2
 800529c:	e097      	b.n	80053ce <HAL_ADCEx_Calibration_Start+0x14e>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f7ff ffa8 	bl	80051fc <ADC_ConversionStop_Disable>
 80052ac:	4603      	mov	r3, r0
 80052ae:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f7ff ff49 	bl	8005148 <ADC_Enable>
 80052b6:	4603      	mov	r3, r0
 80052b8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80052ba:	7dfb      	ldrb	r3, [r7, #23]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f040 8081 	bne.w	80053c4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80052ca:	f023 0302 	bic.w	r3, r3, #2
 80052ce:	f043 0202 	orr.w	r2, r3, #2
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80052d6:	4b40      	ldr	r3, [pc, #256]	; (80053d8 <HAL_ADCEx_Calibration_Start+0x158>)
 80052d8:	681c      	ldr	r4, [r3, #0]
 80052da:	2002      	movs	r0, #2
 80052dc:	f001 f824 	bl	8006328 <HAL_RCCEx_GetPeriphCLKFreq>
 80052e0:	4603      	mov	r3, r0
 80052e2:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80052e6:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80052e8:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80052ea:	e002      	b.n	80052f2 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	3b01      	subs	r3, #1
 80052f0:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1f9      	bne.n	80052ec <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689a      	ldr	r2, [r3, #8]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0208 	orr.w	r2, r2, #8
 8005306:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8005308:	f7ff fb4e 	bl	80049a8 <HAL_GetTick>
 800530c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800530e:	e01b      	b.n	8005348 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005310:	f7ff fb4a 	bl	80049a8 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	2b0a      	cmp	r3, #10
 800531c:	d914      	bls.n	8005348 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f003 0308 	and.w	r3, r3, #8
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00d      	beq.n	8005348 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005330:	f023 0312 	bic.w	r3, r3, #18
 8005334:	f043 0210 	orr.w	r2, r3, #16
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e042      	b.n	80053ce <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f003 0308 	and.w	r3, r3, #8
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1dc      	bne.n	8005310 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	689a      	ldr	r2, [r3, #8]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f042 0204 	orr.w	r2, r2, #4
 8005364:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8005366:	f7ff fb1f 	bl	80049a8 <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800536c:	e01b      	b.n	80053a6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800536e:	f7ff fb1b 	bl	80049a8 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b0a      	cmp	r3, #10
 800537a:	d914      	bls.n	80053a6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f003 0304 	and.w	r3, r3, #4
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00d      	beq.n	80053a6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800538e:	f023 0312 	bic.w	r3, r3, #18
 8005392:	f043 0210 	orr.w	r2, r3, #16
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e013      	b.n	80053ce <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f003 0304 	and.w	r3, r3, #4
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d1dc      	bne.n	800536e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b8:	f023 0303 	bic.w	r3, r3, #3
 80053bc:	f043 0201 	orr.w	r2, r3, #1
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80053cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd90      	pop	{r4, r7, pc}
 80053d6:	bf00      	nop
 80053d8:	20000000 	.word	0x20000000

080053dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053ec:	4b0c      	ldr	r3, [pc, #48]	; (8005420 <__NVIC_SetPriorityGrouping+0x44>)
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80053f8:	4013      	ands	r3, r2
 80053fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005404:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800540c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800540e:	4a04      	ldr	r2, [pc, #16]	; (8005420 <__NVIC_SetPriorityGrouping+0x44>)
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	60d3      	str	r3, [r2, #12]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	bc80      	pop	{r7}
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	e000ed00 	.word	0xe000ed00

08005424 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005424:	b480      	push	{r7}
 8005426:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005428:	4b04      	ldr	r3, [pc, #16]	; (800543c <__NVIC_GetPriorityGrouping+0x18>)
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	0a1b      	lsrs	r3, r3, #8
 800542e:	f003 0307 	and.w	r3, r3, #7
}
 8005432:	4618      	mov	r0, r3
 8005434:	46bd      	mov	sp, r7
 8005436:	bc80      	pop	{r7}
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	e000ed00 	.word	0xe000ed00

08005440 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	4603      	mov	r3, r0
 8005448:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800544a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800544e:	2b00      	cmp	r3, #0
 8005450:	db0b      	blt.n	800546a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	f003 021f 	and.w	r2, r3, #31
 8005458:	4906      	ldr	r1, [pc, #24]	; (8005474 <__NVIC_EnableIRQ+0x34>)
 800545a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800545e:	095b      	lsrs	r3, r3, #5
 8005460:	2001      	movs	r0, #1
 8005462:	fa00 f202 	lsl.w	r2, r0, r2
 8005466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800546a:	bf00      	nop
 800546c:	370c      	adds	r7, #12
 800546e:	46bd      	mov	sp, r7
 8005470:	bc80      	pop	{r7}
 8005472:	4770      	bx	lr
 8005474:	e000e100 	.word	0xe000e100

08005478 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	4603      	mov	r3, r0
 8005480:	6039      	str	r1, [r7, #0]
 8005482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005488:	2b00      	cmp	r3, #0
 800548a:	db0a      	blt.n	80054a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	b2da      	uxtb	r2, r3
 8005490:	490c      	ldr	r1, [pc, #48]	; (80054c4 <__NVIC_SetPriority+0x4c>)
 8005492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005496:	0112      	lsls	r2, r2, #4
 8005498:	b2d2      	uxtb	r2, r2
 800549a:	440b      	add	r3, r1
 800549c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054a0:	e00a      	b.n	80054b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	b2da      	uxtb	r2, r3
 80054a6:	4908      	ldr	r1, [pc, #32]	; (80054c8 <__NVIC_SetPriority+0x50>)
 80054a8:	79fb      	ldrb	r3, [r7, #7]
 80054aa:	f003 030f 	and.w	r3, r3, #15
 80054ae:	3b04      	subs	r3, #4
 80054b0:	0112      	lsls	r2, r2, #4
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	440b      	add	r3, r1
 80054b6:	761a      	strb	r2, [r3, #24]
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	bc80      	pop	{r7}
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	e000e100 	.word	0xe000e100
 80054c8:	e000ed00 	.word	0xe000ed00

080054cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b089      	sub	sp, #36	; 0x24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	f1c3 0307 	rsb	r3, r3, #7
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	bf28      	it	cs
 80054ea:	2304      	movcs	r3, #4
 80054ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	3304      	adds	r3, #4
 80054f2:	2b06      	cmp	r3, #6
 80054f4:	d902      	bls.n	80054fc <NVIC_EncodePriority+0x30>
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	3b03      	subs	r3, #3
 80054fa:	e000      	b.n	80054fe <NVIC_EncodePriority+0x32>
 80054fc:	2300      	movs	r3, #0
 80054fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005500:	f04f 32ff 	mov.w	r2, #4294967295
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	fa02 f303 	lsl.w	r3, r2, r3
 800550a:	43da      	mvns	r2, r3
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	401a      	ands	r2, r3
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005514:	f04f 31ff 	mov.w	r1, #4294967295
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	fa01 f303 	lsl.w	r3, r1, r3
 800551e:	43d9      	mvns	r1, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005524:	4313      	orrs	r3, r2
         );
}
 8005526:	4618      	mov	r0, r3
 8005528:	3724      	adds	r7, #36	; 0x24
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr

08005530 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3b01      	subs	r3, #1
 800553c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005540:	d301      	bcc.n	8005546 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005542:	2301      	movs	r3, #1
 8005544:	e00f      	b.n	8005566 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005546:	4a0a      	ldr	r2, [pc, #40]	; (8005570 <SysTick_Config+0x40>)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	3b01      	subs	r3, #1
 800554c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800554e:	210f      	movs	r1, #15
 8005550:	f04f 30ff 	mov.w	r0, #4294967295
 8005554:	f7ff ff90 	bl	8005478 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005558:	4b05      	ldr	r3, [pc, #20]	; (8005570 <SysTick_Config+0x40>)
 800555a:	2200      	movs	r2, #0
 800555c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800555e:	4b04      	ldr	r3, [pc, #16]	; (8005570 <SysTick_Config+0x40>)
 8005560:	2207      	movs	r2, #7
 8005562:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3708      	adds	r7, #8
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	e000e010 	.word	0xe000e010

08005574 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7ff ff2d 	bl	80053dc <__NVIC_SetPriorityGrouping>
}
 8005582:	bf00      	nop
 8005584:	3708      	adds	r7, #8
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800558a:	b580      	push	{r7, lr}
 800558c:	b086      	sub	sp, #24
 800558e:	af00      	add	r7, sp, #0
 8005590:	4603      	mov	r3, r0
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	607a      	str	r2, [r7, #4]
 8005596:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005598:	2300      	movs	r3, #0
 800559a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800559c:	f7ff ff42 	bl	8005424 <__NVIC_GetPriorityGrouping>
 80055a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	68b9      	ldr	r1, [r7, #8]
 80055a6:	6978      	ldr	r0, [r7, #20]
 80055a8:	f7ff ff90 	bl	80054cc <NVIC_EncodePriority>
 80055ac:	4602      	mov	r2, r0
 80055ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055b2:	4611      	mov	r1, r2
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff ff5f 	bl	8005478 <__NVIC_SetPriority>
}
 80055ba:	bf00      	nop
 80055bc:	3718      	adds	r7, #24
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b082      	sub	sp, #8
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	4603      	mov	r3, r0
 80055ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f7ff ff35 	bl	8005440 <__NVIC_EnableIRQ>
}
 80055d6:	bf00      	nop
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b082      	sub	sp, #8
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7ff ffa2 	bl	8005530 <SysTick_Config>
 80055ec:	4603      	mov	r3, r0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
	...

080055f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b08b      	sub	sp, #44	; 0x2c
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005602:	2300      	movs	r3, #0
 8005604:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005606:	2300      	movs	r3, #0
 8005608:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800560a:	e179      	b.n	8005900 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800560c:	2201      	movs	r2, #1
 800560e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005610:	fa02 f303 	lsl.w	r3, r2, r3
 8005614:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69fa      	ldr	r2, [r7, #28]
 800561c:	4013      	ands	r3, r2
 800561e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	429a      	cmp	r2, r3
 8005626:	f040 8168 	bne.w	80058fa <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	4a96      	ldr	r2, [pc, #600]	; (8005888 <HAL_GPIO_Init+0x290>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d05e      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 8005634:	4a94      	ldr	r2, [pc, #592]	; (8005888 <HAL_GPIO_Init+0x290>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d875      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 800563a:	4a94      	ldr	r2, [pc, #592]	; (800588c <HAL_GPIO_Init+0x294>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d058      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 8005640:	4a92      	ldr	r2, [pc, #584]	; (800588c <HAL_GPIO_Init+0x294>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d86f      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 8005646:	4a92      	ldr	r2, [pc, #584]	; (8005890 <HAL_GPIO_Init+0x298>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d052      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 800564c:	4a90      	ldr	r2, [pc, #576]	; (8005890 <HAL_GPIO_Init+0x298>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d869      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 8005652:	4a90      	ldr	r2, [pc, #576]	; (8005894 <HAL_GPIO_Init+0x29c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d04c      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 8005658:	4a8e      	ldr	r2, [pc, #568]	; (8005894 <HAL_GPIO_Init+0x29c>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d863      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 800565e:	4a8e      	ldr	r2, [pc, #568]	; (8005898 <HAL_GPIO_Init+0x2a0>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d046      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 8005664:	4a8c      	ldr	r2, [pc, #560]	; (8005898 <HAL_GPIO_Init+0x2a0>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d85d      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 800566a:	2b12      	cmp	r3, #18
 800566c:	d82a      	bhi.n	80056c4 <HAL_GPIO_Init+0xcc>
 800566e:	2b12      	cmp	r3, #18
 8005670:	d859      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 8005672:	a201      	add	r2, pc, #4	; (adr r2, 8005678 <HAL_GPIO_Init+0x80>)
 8005674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005678:	080056f3 	.word	0x080056f3
 800567c:	080056cd 	.word	0x080056cd
 8005680:	080056df 	.word	0x080056df
 8005684:	08005721 	.word	0x08005721
 8005688:	08005727 	.word	0x08005727
 800568c:	08005727 	.word	0x08005727
 8005690:	08005727 	.word	0x08005727
 8005694:	08005727 	.word	0x08005727
 8005698:	08005727 	.word	0x08005727
 800569c:	08005727 	.word	0x08005727
 80056a0:	08005727 	.word	0x08005727
 80056a4:	08005727 	.word	0x08005727
 80056a8:	08005727 	.word	0x08005727
 80056ac:	08005727 	.word	0x08005727
 80056b0:	08005727 	.word	0x08005727
 80056b4:	08005727 	.word	0x08005727
 80056b8:	08005727 	.word	0x08005727
 80056bc:	080056d5 	.word	0x080056d5
 80056c0:	080056e9 	.word	0x080056e9
 80056c4:	4a75      	ldr	r2, [pc, #468]	; (800589c <HAL_GPIO_Init+0x2a4>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d013      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80056ca:	e02c      	b.n	8005726 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	623b      	str	r3, [r7, #32]
          break;
 80056d2:	e029      	b.n	8005728 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	3304      	adds	r3, #4
 80056da:	623b      	str	r3, [r7, #32]
          break;
 80056dc:	e024      	b.n	8005728 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	3308      	adds	r3, #8
 80056e4:	623b      	str	r3, [r7, #32]
          break;
 80056e6:	e01f      	b.n	8005728 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	330c      	adds	r3, #12
 80056ee:	623b      	str	r3, [r7, #32]
          break;
 80056f0:	e01a      	b.n	8005728 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d102      	bne.n	8005700 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80056fa:	2304      	movs	r3, #4
 80056fc:	623b      	str	r3, [r7, #32]
          break;
 80056fe:	e013      	b.n	8005728 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d105      	bne.n	8005714 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005708:	2308      	movs	r3, #8
 800570a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	611a      	str	r2, [r3, #16]
          break;
 8005712:	e009      	b.n	8005728 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005714:	2308      	movs	r3, #8
 8005716:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	69fa      	ldr	r2, [r7, #28]
 800571c:	615a      	str	r2, [r3, #20]
          break;
 800571e:	e003      	b.n	8005728 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005720:	2300      	movs	r3, #0
 8005722:	623b      	str	r3, [r7, #32]
          break;
 8005724:	e000      	b.n	8005728 <HAL_GPIO_Init+0x130>
          break;
 8005726:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	2bff      	cmp	r3, #255	; 0xff
 800572c:	d801      	bhi.n	8005732 <HAL_GPIO_Init+0x13a>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	e001      	b.n	8005736 <HAL_GPIO_Init+0x13e>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	3304      	adds	r3, #4
 8005736:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	2bff      	cmp	r3, #255	; 0xff
 800573c:	d802      	bhi.n	8005744 <HAL_GPIO_Init+0x14c>
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	e002      	b.n	800574a <HAL_GPIO_Init+0x152>
 8005744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005746:	3b08      	subs	r3, #8
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	210f      	movs	r1, #15
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	fa01 f303 	lsl.w	r3, r1, r3
 8005758:	43db      	mvns	r3, r3
 800575a:	401a      	ands	r2, r3
 800575c:	6a39      	ldr	r1, [r7, #32]
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	fa01 f303 	lsl.w	r3, r1, r3
 8005764:	431a      	orrs	r2, r3
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	f000 80c1 	beq.w	80058fa <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005778:	4b49      	ldr	r3, [pc, #292]	; (80058a0 <HAL_GPIO_Init+0x2a8>)
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	4a48      	ldr	r2, [pc, #288]	; (80058a0 <HAL_GPIO_Init+0x2a8>)
 800577e:	f043 0301 	orr.w	r3, r3, #1
 8005782:	6193      	str	r3, [r2, #24]
 8005784:	4b46      	ldr	r3, [pc, #280]	; (80058a0 <HAL_GPIO_Init+0x2a8>)
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	60bb      	str	r3, [r7, #8]
 800578e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005790:	4a44      	ldr	r2, [pc, #272]	; (80058a4 <HAL_GPIO_Init+0x2ac>)
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	089b      	lsrs	r3, r3, #2
 8005796:	3302      	adds	r3, #2
 8005798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800579c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800579e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a0:	f003 0303 	and.w	r3, r3, #3
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	220f      	movs	r2, #15
 80057a8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ac:	43db      	mvns	r3, r3
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4013      	ands	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a3c      	ldr	r2, [pc, #240]	; (80058a8 <HAL_GPIO_Init+0x2b0>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d01f      	beq.n	80057fc <HAL_GPIO_Init+0x204>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a3b      	ldr	r2, [pc, #236]	; (80058ac <HAL_GPIO_Init+0x2b4>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d019      	beq.n	80057f8 <HAL_GPIO_Init+0x200>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a3a      	ldr	r2, [pc, #232]	; (80058b0 <HAL_GPIO_Init+0x2b8>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d013      	beq.n	80057f4 <HAL_GPIO_Init+0x1fc>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a39      	ldr	r2, [pc, #228]	; (80058b4 <HAL_GPIO_Init+0x2bc>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d00d      	beq.n	80057f0 <HAL_GPIO_Init+0x1f8>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a38      	ldr	r2, [pc, #224]	; (80058b8 <HAL_GPIO_Init+0x2c0>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d007      	beq.n	80057ec <HAL_GPIO_Init+0x1f4>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a37      	ldr	r2, [pc, #220]	; (80058bc <HAL_GPIO_Init+0x2c4>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d101      	bne.n	80057e8 <HAL_GPIO_Init+0x1f0>
 80057e4:	2305      	movs	r3, #5
 80057e6:	e00a      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057e8:	2306      	movs	r3, #6
 80057ea:	e008      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057ec:	2304      	movs	r3, #4
 80057ee:	e006      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057f0:	2303      	movs	r3, #3
 80057f2:	e004      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057f4:	2302      	movs	r3, #2
 80057f6:	e002      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057f8:	2301      	movs	r3, #1
 80057fa:	e000      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057fc:	2300      	movs	r3, #0
 80057fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005800:	f002 0203 	and.w	r2, r2, #3
 8005804:	0092      	lsls	r2, r2, #2
 8005806:	4093      	lsls	r3, r2
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800580e:	4925      	ldr	r1, [pc, #148]	; (80058a4 <HAL_GPIO_Init+0x2ac>)
 8005810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005812:	089b      	lsrs	r3, r3, #2
 8005814:	3302      	adds	r3, #2
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d006      	beq.n	8005836 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005828:	4b25      	ldr	r3, [pc, #148]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 800582a:	689a      	ldr	r2, [r3, #8]
 800582c:	4924      	ldr	r1, [pc, #144]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	4313      	orrs	r3, r2
 8005832:	608b      	str	r3, [r1, #8]
 8005834:	e006      	b.n	8005844 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005836:	4b22      	ldr	r3, [pc, #136]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005838:	689a      	ldr	r2, [r3, #8]
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	43db      	mvns	r3, r3
 800583e:	4920      	ldr	r1, [pc, #128]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005840:	4013      	ands	r3, r2
 8005842:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d006      	beq.n	800585e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005850:	4b1b      	ldr	r3, [pc, #108]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005852:	68da      	ldr	r2, [r3, #12]
 8005854:	491a      	ldr	r1, [pc, #104]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	4313      	orrs	r3, r2
 800585a:	60cb      	str	r3, [r1, #12]
 800585c:	e006      	b.n	800586c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800585e:	4b18      	ldr	r3, [pc, #96]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005860:	68da      	ldr	r2, [r3, #12]
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	43db      	mvns	r3, r3
 8005866:	4916      	ldr	r1, [pc, #88]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005868:	4013      	ands	r3, r2
 800586a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d025      	beq.n	80058c4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005878:	4b11      	ldr	r3, [pc, #68]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 800587a:	685a      	ldr	r2, [r3, #4]
 800587c:	4910      	ldr	r1, [pc, #64]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	4313      	orrs	r3, r2
 8005882:	604b      	str	r3, [r1, #4]
 8005884:	e025      	b.n	80058d2 <HAL_GPIO_Init+0x2da>
 8005886:	bf00      	nop
 8005888:	10320000 	.word	0x10320000
 800588c:	10310000 	.word	0x10310000
 8005890:	10220000 	.word	0x10220000
 8005894:	10210000 	.word	0x10210000
 8005898:	10120000 	.word	0x10120000
 800589c:	10110000 	.word	0x10110000
 80058a0:	40021000 	.word	0x40021000
 80058a4:	40010000 	.word	0x40010000
 80058a8:	40010800 	.word	0x40010800
 80058ac:	40010c00 	.word	0x40010c00
 80058b0:	40011000 	.word	0x40011000
 80058b4:	40011400 	.word	0x40011400
 80058b8:	40011800 	.word	0x40011800
 80058bc:	40011c00 	.word	0x40011c00
 80058c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80058c4:	4b15      	ldr	r3, [pc, #84]	; (800591c <HAL_GPIO_Init+0x324>)
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	43db      	mvns	r3, r3
 80058cc:	4913      	ldr	r1, [pc, #76]	; (800591c <HAL_GPIO_Init+0x324>)
 80058ce:	4013      	ands	r3, r2
 80058d0:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d006      	beq.n	80058ec <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80058de:	4b0f      	ldr	r3, [pc, #60]	; (800591c <HAL_GPIO_Init+0x324>)
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	490e      	ldr	r1, [pc, #56]	; (800591c <HAL_GPIO_Init+0x324>)
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	600b      	str	r3, [r1, #0]
 80058ea:	e006      	b.n	80058fa <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80058ec:	4b0b      	ldr	r3, [pc, #44]	; (800591c <HAL_GPIO_Init+0x324>)
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	43db      	mvns	r3, r3
 80058f4:	4909      	ldr	r1, [pc, #36]	; (800591c <HAL_GPIO_Init+0x324>)
 80058f6:	4013      	ands	r3, r2
 80058f8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80058fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fc:	3301      	adds	r3, #1
 80058fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	fa22 f303 	lsr.w	r3, r2, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	f47f ae7e 	bne.w	800560c <HAL_GPIO_Init+0x14>
  }
}
 8005910:	bf00      	nop
 8005912:	bf00      	nop
 8005914:	372c      	adds	r7, #44	; 0x2c
 8005916:	46bd      	mov	sp, r7
 8005918:	bc80      	pop	{r7}
 800591a:	4770      	bx	lr
 800591c:	40010400 	.word	0x40010400

08005920 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	460b      	mov	r3, r1
 800592a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689a      	ldr	r2, [r3, #8]
 8005930:	887b      	ldrh	r3, [r7, #2]
 8005932:	4013      	ands	r3, r2
 8005934:	2b00      	cmp	r3, #0
 8005936:	d002      	beq.n	800593e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005938:	2301      	movs	r3, #1
 800593a:	73fb      	strb	r3, [r7, #15]
 800593c:	e001      	b.n	8005942 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800593e:	2300      	movs	r3, #0
 8005940:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005942:	7bfb      	ldrb	r3, [r7, #15]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	bc80      	pop	{r7}
 800594c:	4770      	bx	lr

0800594e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800594e:	b480      	push	{r7}
 8005950:	b083      	sub	sp, #12
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	460b      	mov	r3, r1
 8005958:	807b      	strh	r3, [r7, #2]
 800595a:	4613      	mov	r3, r2
 800595c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800595e:	787b      	ldrb	r3, [r7, #1]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d003      	beq.n	800596c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005964:	887a      	ldrh	r2, [r7, #2]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800596a:	e003      	b.n	8005974 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800596c:	887b      	ldrh	r3, [r7, #2]
 800596e:	041a      	lsls	r2, r3, #16
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	611a      	str	r2, [r3, #16]
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	bc80      	pop	{r7}
 800597c:	4770      	bx	lr
	...

08005980 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	4603      	mov	r3, r0
 8005988:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800598a:	4b08      	ldr	r3, [pc, #32]	; (80059ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800598c:	695a      	ldr	r2, [r3, #20]
 800598e:	88fb      	ldrh	r3, [r7, #6]
 8005990:	4013      	ands	r3, r2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d006      	beq.n	80059a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005996:	4a05      	ldr	r2, [pc, #20]	; (80059ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005998:	88fb      	ldrh	r3, [r7, #6]
 800599a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800599c:	88fb      	ldrh	r3, [r7, #6]
 800599e:	4618      	mov	r0, r3
 80059a0:	f000 f806 	bl	80059b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80059a4:	bf00      	nop
 80059a6:	3708      	adds	r7, #8
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	40010400 	.word	0x40010400

080059b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	4603      	mov	r3, r0
 80059b8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80059ba:	bf00      	nop
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	bc80      	pop	{r7}
 80059c2:	4770      	bx	lr

080059c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e272      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 8087 	beq.w	8005af2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80059e4:	4b92      	ldr	r3, [pc, #584]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f003 030c 	and.w	r3, r3, #12
 80059ec:	2b04      	cmp	r3, #4
 80059ee:	d00c      	beq.n	8005a0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80059f0:	4b8f      	ldr	r3, [pc, #572]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	f003 030c 	and.w	r3, r3, #12
 80059f8:	2b08      	cmp	r3, #8
 80059fa:	d112      	bne.n	8005a22 <HAL_RCC_OscConfig+0x5e>
 80059fc:	4b8c      	ldr	r3, [pc, #560]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a08:	d10b      	bne.n	8005a22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a0a:	4b89      	ldr	r3, [pc, #548]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d06c      	beq.n	8005af0 <HAL_RCC_OscConfig+0x12c>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d168      	bne.n	8005af0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e24c      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a2a:	d106      	bne.n	8005a3a <HAL_RCC_OscConfig+0x76>
 8005a2c:	4b80      	ldr	r3, [pc, #512]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a7f      	ldr	r2, [pc, #508]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a36:	6013      	str	r3, [r2, #0]
 8005a38:	e02e      	b.n	8005a98 <HAL_RCC_OscConfig+0xd4>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10c      	bne.n	8005a5c <HAL_RCC_OscConfig+0x98>
 8005a42:	4b7b      	ldr	r3, [pc, #492]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a7a      	ldr	r2, [pc, #488]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a4c:	6013      	str	r3, [r2, #0]
 8005a4e:	4b78      	ldr	r3, [pc, #480]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a77      	ldr	r2, [pc, #476]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a58:	6013      	str	r3, [r2, #0]
 8005a5a:	e01d      	b.n	8005a98 <HAL_RCC_OscConfig+0xd4>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a64:	d10c      	bne.n	8005a80 <HAL_RCC_OscConfig+0xbc>
 8005a66:	4b72      	ldr	r3, [pc, #456]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a71      	ldr	r2, [pc, #452]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a70:	6013      	str	r3, [r2, #0]
 8005a72:	4b6f      	ldr	r3, [pc, #444]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a6e      	ldr	r2, [pc, #440]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a7c:	6013      	str	r3, [r2, #0]
 8005a7e:	e00b      	b.n	8005a98 <HAL_RCC_OscConfig+0xd4>
 8005a80:	4b6b      	ldr	r3, [pc, #428]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a6a      	ldr	r2, [pc, #424]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a8a:	6013      	str	r3, [r2, #0]
 8005a8c:	4b68      	ldr	r3, [pc, #416]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a67      	ldr	r2, [pc, #412]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005a92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d013      	beq.n	8005ac8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa0:	f7fe ff82 	bl	80049a8 <HAL_GetTick>
 8005aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aa6:	e008      	b.n	8005aba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005aa8:	f7fe ff7e 	bl	80049a8 <HAL_GetTick>
 8005aac:	4602      	mov	r2, r0
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	2b64      	cmp	r3, #100	; 0x64
 8005ab4:	d901      	bls.n	8005aba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e200      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aba:	4b5d      	ldr	r3, [pc, #372]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d0f0      	beq.n	8005aa8 <HAL_RCC_OscConfig+0xe4>
 8005ac6:	e014      	b.n	8005af2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ac8:	f7fe ff6e 	bl	80049a8 <HAL_GetTick>
 8005acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ace:	e008      	b.n	8005ae2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ad0:	f7fe ff6a 	bl	80049a8 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	2b64      	cmp	r3, #100	; 0x64
 8005adc:	d901      	bls.n	8005ae2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e1ec      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ae2:	4b53      	ldr	r3, [pc, #332]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1f0      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x10c>
 8005aee:	e000      	b.n	8005af2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d063      	beq.n	8005bc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005afe:	4b4c      	ldr	r3, [pc, #304]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f003 030c 	and.w	r3, r3, #12
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005b0a:	4b49      	ldr	r3, [pc, #292]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f003 030c 	and.w	r3, r3, #12
 8005b12:	2b08      	cmp	r3, #8
 8005b14:	d11c      	bne.n	8005b50 <HAL_RCC_OscConfig+0x18c>
 8005b16:	4b46      	ldr	r3, [pc, #280]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d116      	bne.n	8005b50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b22:	4b43      	ldr	r3, [pc, #268]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d005      	beq.n	8005b3a <HAL_RCC_OscConfig+0x176>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d001      	beq.n	8005b3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e1c0      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b3a:	4b3d      	ldr	r3, [pc, #244]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	4939      	ldr	r1, [pc, #228]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b4e:	e03a      	b.n	8005bc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d020      	beq.n	8005b9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b58:	4b36      	ldr	r3, [pc, #216]	; (8005c34 <HAL_RCC_OscConfig+0x270>)
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b5e:	f7fe ff23 	bl	80049a8 <HAL_GetTick>
 8005b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b64:	e008      	b.n	8005b78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b66:	f7fe ff1f 	bl	80049a8 <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d901      	bls.n	8005b78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e1a1      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b78:	4b2d      	ldr	r3, [pc, #180]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d0f0      	beq.n	8005b66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b84:	4b2a      	ldr	r3, [pc, #168]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	00db      	lsls	r3, r3, #3
 8005b92:	4927      	ldr	r1, [pc, #156]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	600b      	str	r3, [r1, #0]
 8005b98:	e015      	b.n	8005bc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b9a:	4b26      	ldr	r3, [pc, #152]	; (8005c34 <HAL_RCC_OscConfig+0x270>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ba0:	f7fe ff02 	bl	80049a8 <HAL_GetTick>
 8005ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ba6:	e008      	b.n	8005bba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ba8:	f7fe fefe 	bl	80049a8 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d901      	bls.n	8005bba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	e180      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bba:	4b1d      	ldr	r3, [pc, #116]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0302 	and.w	r3, r3, #2
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1f0      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0308 	and.w	r3, r3, #8
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d03a      	beq.n	8005c48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d019      	beq.n	8005c0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bda:	4b17      	ldr	r3, [pc, #92]	; (8005c38 <HAL_RCC_OscConfig+0x274>)
 8005bdc:	2201      	movs	r2, #1
 8005bde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005be0:	f7fe fee2 	bl	80049a8 <HAL_GetTick>
 8005be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005be6:	e008      	b.n	8005bfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005be8:	f7fe fede 	bl	80049a8 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e160      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bfa:	4b0d      	ldr	r3, [pc, #52]	; (8005c30 <HAL_RCC_OscConfig+0x26c>)
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d0f0      	beq.n	8005be8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005c06:	2001      	movs	r0, #1
 8005c08:	f000 faba 	bl	8006180 <RCC_Delay>
 8005c0c:	e01c      	b.n	8005c48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c0e:	4b0a      	ldr	r3, [pc, #40]	; (8005c38 <HAL_RCC_OscConfig+0x274>)
 8005c10:	2200      	movs	r2, #0
 8005c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c14:	f7fe fec8 	bl	80049a8 <HAL_GetTick>
 8005c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c1a:	e00f      	b.n	8005c3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c1c:	f7fe fec4 	bl	80049a8 <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d908      	bls.n	8005c3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e146      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
 8005c2e:	bf00      	nop
 8005c30:	40021000 	.word	0x40021000
 8005c34:	42420000 	.word	0x42420000
 8005c38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c3c:	4b92      	ldr	r3, [pc, #584]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1e9      	bne.n	8005c1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0304 	and.w	r3, r3, #4
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f000 80a6 	beq.w	8005da2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c56:	2300      	movs	r3, #0
 8005c58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c5a:	4b8b      	ldr	r3, [pc, #556]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005c5c:	69db      	ldr	r3, [r3, #28]
 8005c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10d      	bne.n	8005c82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c66:	4b88      	ldr	r3, [pc, #544]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	4a87      	ldr	r2, [pc, #540]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c70:	61d3      	str	r3, [r2, #28]
 8005c72:	4b85      	ldr	r3, [pc, #532]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c7a:	60bb      	str	r3, [r7, #8]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c82:	4b82      	ldr	r3, [pc, #520]	; (8005e8c <HAL_RCC_OscConfig+0x4c8>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d118      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c8e:	4b7f      	ldr	r3, [pc, #508]	; (8005e8c <HAL_RCC_OscConfig+0x4c8>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a7e      	ldr	r2, [pc, #504]	; (8005e8c <HAL_RCC_OscConfig+0x4c8>)
 8005c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c9a:	f7fe fe85 	bl	80049a8 <HAL_GetTick>
 8005c9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca0:	e008      	b.n	8005cb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ca2:	f7fe fe81 	bl	80049a8 <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	2b64      	cmp	r3, #100	; 0x64
 8005cae:	d901      	bls.n	8005cb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e103      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cb4:	4b75      	ldr	r3, [pc, #468]	; (8005e8c <HAL_RCC_OscConfig+0x4c8>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d0f0      	beq.n	8005ca2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d106      	bne.n	8005cd6 <HAL_RCC_OscConfig+0x312>
 8005cc8:	4b6f      	ldr	r3, [pc, #444]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	4a6e      	ldr	r2, [pc, #440]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005cce:	f043 0301 	orr.w	r3, r3, #1
 8005cd2:	6213      	str	r3, [r2, #32]
 8005cd4:	e02d      	b.n	8005d32 <HAL_RCC_OscConfig+0x36e>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10c      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x334>
 8005cde:	4b6a      	ldr	r3, [pc, #424]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	4a69      	ldr	r2, [pc, #420]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005ce4:	f023 0301 	bic.w	r3, r3, #1
 8005ce8:	6213      	str	r3, [r2, #32]
 8005cea:	4b67      	ldr	r3, [pc, #412]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	4a66      	ldr	r2, [pc, #408]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005cf0:	f023 0304 	bic.w	r3, r3, #4
 8005cf4:	6213      	str	r3, [r2, #32]
 8005cf6:	e01c      	b.n	8005d32 <HAL_RCC_OscConfig+0x36e>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	2b05      	cmp	r3, #5
 8005cfe:	d10c      	bne.n	8005d1a <HAL_RCC_OscConfig+0x356>
 8005d00:	4b61      	ldr	r3, [pc, #388]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	4a60      	ldr	r2, [pc, #384]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d06:	f043 0304 	orr.w	r3, r3, #4
 8005d0a:	6213      	str	r3, [r2, #32]
 8005d0c:	4b5e      	ldr	r3, [pc, #376]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	4a5d      	ldr	r2, [pc, #372]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d12:	f043 0301 	orr.w	r3, r3, #1
 8005d16:	6213      	str	r3, [r2, #32]
 8005d18:	e00b      	b.n	8005d32 <HAL_RCC_OscConfig+0x36e>
 8005d1a:	4b5b      	ldr	r3, [pc, #364]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	4a5a      	ldr	r2, [pc, #360]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d20:	f023 0301 	bic.w	r3, r3, #1
 8005d24:	6213      	str	r3, [r2, #32]
 8005d26:	4b58      	ldr	r3, [pc, #352]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	4a57      	ldr	r2, [pc, #348]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d2c:	f023 0304 	bic.w	r3, r3, #4
 8005d30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d015      	beq.n	8005d66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d3a:	f7fe fe35 	bl	80049a8 <HAL_GetTick>
 8005d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d40:	e00a      	b.n	8005d58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d42:	f7fe fe31 	bl	80049a8 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d901      	bls.n	8005d58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e0b1      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d58:	4b4b      	ldr	r3, [pc, #300]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d5a:	6a1b      	ldr	r3, [r3, #32]
 8005d5c:	f003 0302 	and.w	r3, r3, #2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d0ee      	beq.n	8005d42 <HAL_RCC_OscConfig+0x37e>
 8005d64:	e014      	b.n	8005d90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d66:	f7fe fe1f 	bl	80049a8 <HAL_GetTick>
 8005d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d6c:	e00a      	b.n	8005d84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d6e:	f7fe fe1b 	bl	80049a8 <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d901      	bls.n	8005d84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005d80:	2303      	movs	r3, #3
 8005d82:	e09b      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d84:	4b40      	ldr	r3, [pc, #256]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	f003 0302 	and.w	r3, r3, #2
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1ee      	bne.n	8005d6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005d90:	7dfb      	ldrb	r3, [r7, #23]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d105      	bne.n	8005da2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d96:	4b3c      	ldr	r3, [pc, #240]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d98:	69db      	ldr	r3, [r3, #28]
 8005d9a:	4a3b      	ldr	r2, [pc, #236]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005d9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005da0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	f000 8087 	beq.w	8005eba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005dac:	4b36      	ldr	r3, [pc, #216]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f003 030c 	and.w	r3, r3, #12
 8005db4:	2b08      	cmp	r3, #8
 8005db6:	d061      	beq.n	8005e7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	69db      	ldr	r3, [r3, #28]
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d146      	bne.n	8005e4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dc0:	4b33      	ldr	r3, [pc, #204]	; (8005e90 <HAL_RCC_OscConfig+0x4cc>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dc6:	f7fe fdef 	bl	80049a8 <HAL_GetTick>
 8005dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005dcc:	e008      	b.n	8005de0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dce:	f7fe fdeb 	bl	80049a8 <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	d901      	bls.n	8005de0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e06d      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005de0:	4b29      	ldr	r3, [pc, #164]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1f0      	bne.n	8005dce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005df4:	d108      	bne.n	8005e08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005df6:	4b24      	ldr	r3, [pc, #144]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	4921      	ldr	r1, [pc, #132]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e08:	4b1f      	ldr	r3, [pc, #124]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a19      	ldr	r1, [r3, #32]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e18:	430b      	orrs	r3, r1
 8005e1a:	491b      	ldr	r1, [pc, #108]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e20:	4b1b      	ldr	r3, [pc, #108]	; (8005e90 <HAL_RCC_OscConfig+0x4cc>)
 8005e22:	2201      	movs	r2, #1
 8005e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e26:	f7fe fdbf 	bl	80049a8 <HAL_GetTick>
 8005e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e2c:	e008      	b.n	8005e40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e2e:	f7fe fdbb 	bl	80049a8 <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d901      	bls.n	8005e40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e03d      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e40:	4b11      	ldr	r3, [pc, #68]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d0f0      	beq.n	8005e2e <HAL_RCC_OscConfig+0x46a>
 8005e4c:	e035      	b.n	8005eba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e4e:	4b10      	ldr	r3, [pc, #64]	; (8005e90 <HAL_RCC_OscConfig+0x4cc>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e54:	f7fe fda8 	bl	80049a8 <HAL_GetTick>
 8005e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e5a:	e008      	b.n	8005e6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e5c:	f7fe fda4 	bl	80049a8 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d901      	bls.n	8005e6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e026      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e6e:	4b06      	ldr	r3, [pc, #24]	; (8005e88 <HAL_RCC_OscConfig+0x4c4>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1f0      	bne.n	8005e5c <HAL_RCC_OscConfig+0x498>
 8005e7a:	e01e      	b.n	8005eba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	69db      	ldr	r3, [r3, #28]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d107      	bne.n	8005e94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e019      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
 8005e88:	40021000 	.word	0x40021000
 8005e8c:	40007000 	.word	0x40007000
 8005e90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005e94:	4b0b      	ldr	r3, [pc, #44]	; (8005ec4 <HAL_RCC_OscConfig+0x500>)
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d106      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d001      	beq.n	8005eba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e000      	b.n	8005ebc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005eba:	2300      	movs	r3, #0
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	40021000 	.word	0x40021000

08005ec8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d101      	bne.n	8005edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e0d0      	b.n	800607e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005edc:	4b6a      	ldr	r3, [pc, #424]	; (8006088 <HAL_RCC_ClockConfig+0x1c0>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0307 	and.w	r3, r3, #7
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d910      	bls.n	8005f0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eea:	4b67      	ldr	r3, [pc, #412]	; (8006088 <HAL_RCC_ClockConfig+0x1c0>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f023 0207 	bic.w	r2, r3, #7
 8005ef2:	4965      	ldr	r1, [pc, #404]	; (8006088 <HAL_RCC_ClockConfig+0x1c0>)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efa:	4b63      	ldr	r3, [pc, #396]	; (8006088 <HAL_RCC_ClockConfig+0x1c0>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0307 	and.w	r3, r3, #7
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d001      	beq.n	8005f0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e0b8      	b.n	800607e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d020      	beq.n	8005f5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d005      	beq.n	8005f30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f24:	4b59      	ldr	r3, [pc, #356]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	4a58      	ldr	r2, [pc, #352]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005f2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0308 	and.w	r3, r3, #8
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d005      	beq.n	8005f48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f3c:	4b53      	ldr	r3, [pc, #332]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	4a52      	ldr	r2, [pc, #328]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005f46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f48:	4b50      	ldr	r3, [pc, #320]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	494d      	ldr	r1, [pc, #308]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d040      	beq.n	8005fe8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d107      	bne.n	8005f7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f6e:	4b47      	ldr	r3, [pc, #284]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d115      	bne.n	8005fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e07f      	b.n	800607e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d107      	bne.n	8005f96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f86:	4b41      	ldr	r3, [pc, #260]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d109      	bne.n	8005fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e073      	b.n	800607e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f96:	4b3d      	ldr	r3, [pc, #244]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0302 	and.w	r3, r3, #2
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d101      	bne.n	8005fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e06b      	b.n	800607e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fa6:	4b39      	ldr	r3, [pc, #228]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f023 0203 	bic.w	r2, r3, #3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	4936      	ldr	r1, [pc, #216]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fb8:	f7fe fcf6 	bl	80049a8 <HAL_GetTick>
 8005fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fbe:	e00a      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fc0:	f7fe fcf2 	bl	80049a8 <HAL_GetTick>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d901      	bls.n	8005fd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e053      	b.n	800607e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fd6:	4b2d      	ldr	r3, [pc, #180]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	f003 020c 	and.w	r2, r3, #12
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d1eb      	bne.n	8005fc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fe8:	4b27      	ldr	r3, [pc, #156]	; (8006088 <HAL_RCC_ClockConfig+0x1c0>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0307 	and.w	r3, r3, #7
 8005ff0:	683a      	ldr	r2, [r7, #0]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d210      	bcs.n	8006018 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ff6:	4b24      	ldr	r3, [pc, #144]	; (8006088 <HAL_RCC_ClockConfig+0x1c0>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f023 0207 	bic.w	r2, r3, #7
 8005ffe:	4922      	ldr	r1, [pc, #136]	; (8006088 <HAL_RCC_ClockConfig+0x1c0>)
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	4313      	orrs	r3, r2
 8006004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006006:	4b20      	ldr	r3, [pc, #128]	; (8006088 <HAL_RCC_ClockConfig+0x1c0>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0307 	and.w	r3, r3, #7
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	429a      	cmp	r2, r3
 8006012:	d001      	beq.n	8006018 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	e032      	b.n	800607e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0304 	and.w	r3, r3, #4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d008      	beq.n	8006036 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006024:	4b19      	ldr	r3, [pc, #100]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	4916      	ldr	r1, [pc, #88]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8006032:	4313      	orrs	r3, r2
 8006034:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0308 	and.w	r3, r3, #8
 800603e:	2b00      	cmp	r3, #0
 8006040:	d009      	beq.n	8006056 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006042:	4b12      	ldr	r3, [pc, #72]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	00db      	lsls	r3, r3, #3
 8006050:	490e      	ldr	r1, [pc, #56]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 8006052:	4313      	orrs	r3, r2
 8006054:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006056:	f000 f821 	bl	800609c <HAL_RCC_GetSysClockFreq>
 800605a:	4602      	mov	r2, r0
 800605c:	4b0b      	ldr	r3, [pc, #44]	; (800608c <HAL_RCC_ClockConfig+0x1c4>)
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	091b      	lsrs	r3, r3, #4
 8006062:	f003 030f 	and.w	r3, r3, #15
 8006066:	490a      	ldr	r1, [pc, #40]	; (8006090 <HAL_RCC_ClockConfig+0x1c8>)
 8006068:	5ccb      	ldrb	r3, [r1, r3]
 800606a:	fa22 f303 	lsr.w	r3, r2, r3
 800606e:	4a09      	ldr	r2, [pc, #36]	; (8006094 <HAL_RCC_ClockConfig+0x1cc>)
 8006070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006072:	4b09      	ldr	r3, [pc, #36]	; (8006098 <HAL_RCC_ClockConfig+0x1d0>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4618      	mov	r0, r3
 8006078:	f7fe fc54 	bl	8004924 <HAL_InitTick>

  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	40022000 	.word	0x40022000
 800608c:	40021000 	.word	0x40021000
 8006090:	080084ec 	.word	0x080084ec
 8006094:	20000000 	.word	0x20000000
 8006098:	20000038 	.word	0x20000038

0800609c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800609c:	b480      	push	{r7}
 800609e:	b087      	sub	sp, #28
 80060a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80060a2:	2300      	movs	r3, #0
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	2300      	movs	r3, #0
 80060a8:	60bb      	str	r3, [r7, #8]
 80060aa:	2300      	movs	r3, #0
 80060ac:	617b      	str	r3, [r7, #20]
 80060ae:	2300      	movs	r3, #0
 80060b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80060b2:	2300      	movs	r3, #0
 80060b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80060b6:	4b1e      	ldr	r3, [pc, #120]	; (8006130 <HAL_RCC_GetSysClockFreq+0x94>)
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f003 030c 	and.w	r3, r3, #12
 80060c2:	2b04      	cmp	r3, #4
 80060c4:	d002      	beq.n	80060cc <HAL_RCC_GetSysClockFreq+0x30>
 80060c6:	2b08      	cmp	r3, #8
 80060c8:	d003      	beq.n	80060d2 <HAL_RCC_GetSysClockFreq+0x36>
 80060ca:	e027      	b.n	800611c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80060cc:	4b19      	ldr	r3, [pc, #100]	; (8006134 <HAL_RCC_GetSysClockFreq+0x98>)
 80060ce:	613b      	str	r3, [r7, #16]
      break;
 80060d0:	e027      	b.n	8006122 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	0c9b      	lsrs	r3, r3, #18
 80060d6:	f003 030f 	and.w	r3, r3, #15
 80060da:	4a17      	ldr	r2, [pc, #92]	; (8006138 <HAL_RCC_GetSysClockFreq+0x9c>)
 80060dc:	5cd3      	ldrb	r3, [r2, r3]
 80060de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d010      	beq.n	800610c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80060ea:	4b11      	ldr	r3, [pc, #68]	; (8006130 <HAL_RCC_GetSysClockFreq+0x94>)
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	0c5b      	lsrs	r3, r3, #17
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	4a11      	ldr	r2, [pc, #68]	; (800613c <HAL_RCC_GetSysClockFreq+0xa0>)
 80060f6:	5cd3      	ldrb	r3, [r2, r3]
 80060f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a0d      	ldr	r2, [pc, #52]	; (8006134 <HAL_RCC_GetSysClockFreq+0x98>)
 80060fe:	fb03 f202 	mul.w	r2, r3, r2
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	fbb2 f3f3 	udiv	r3, r2, r3
 8006108:	617b      	str	r3, [r7, #20]
 800610a:	e004      	b.n	8006116 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a0c      	ldr	r2, [pc, #48]	; (8006140 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006110:	fb02 f303 	mul.w	r3, r2, r3
 8006114:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	613b      	str	r3, [r7, #16]
      break;
 800611a:	e002      	b.n	8006122 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800611c:	4b05      	ldr	r3, [pc, #20]	; (8006134 <HAL_RCC_GetSysClockFreq+0x98>)
 800611e:	613b      	str	r3, [r7, #16]
      break;
 8006120:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006122:	693b      	ldr	r3, [r7, #16]
}
 8006124:	4618      	mov	r0, r3
 8006126:	371c      	adds	r7, #28
 8006128:	46bd      	mov	sp, r7
 800612a:	bc80      	pop	{r7}
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	40021000 	.word	0x40021000
 8006134:	007a1200 	.word	0x007a1200
 8006138:	08008504 	.word	0x08008504
 800613c:	08008514 	.word	0x08008514
 8006140:	003d0900 	.word	0x003d0900

08006144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006144:	b480      	push	{r7}
 8006146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006148:	4b02      	ldr	r3, [pc, #8]	; (8006154 <HAL_RCC_GetHCLKFreq+0x10>)
 800614a:	681b      	ldr	r3, [r3, #0]
}
 800614c:	4618      	mov	r0, r3
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr
 8006154:	20000000 	.word	0x20000000

08006158 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800615c:	f7ff fff2 	bl	8006144 <HAL_RCC_GetHCLKFreq>
 8006160:	4602      	mov	r2, r0
 8006162:	4b05      	ldr	r3, [pc, #20]	; (8006178 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	0adb      	lsrs	r3, r3, #11
 8006168:	f003 0307 	and.w	r3, r3, #7
 800616c:	4903      	ldr	r1, [pc, #12]	; (800617c <HAL_RCC_GetPCLK2Freq+0x24>)
 800616e:	5ccb      	ldrb	r3, [r1, r3]
 8006170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006174:	4618      	mov	r0, r3
 8006176:	bd80      	pop	{r7, pc}
 8006178:	40021000 	.word	0x40021000
 800617c:	080084fc 	.word	0x080084fc

08006180 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006188:	4b0a      	ldr	r3, [pc, #40]	; (80061b4 <RCC_Delay+0x34>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a0a      	ldr	r2, [pc, #40]	; (80061b8 <RCC_Delay+0x38>)
 800618e:	fba2 2303 	umull	r2, r3, r2, r3
 8006192:	0a5b      	lsrs	r3, r3, #9
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	fb02 f303 	mul.w	r3, r2, r3
 800619a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800619c:	bf00      	nop
  }
  while (Delay --);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	1e5a      	subs	r2, r3, #1
 80061a2:	60fa      	str	r2, [r7, #12]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1f9      	bne.n	800619c <RCC_Delay+0x1c>
}
 80061a8:	bf00      	nop
 80061aa:	bf00      	nop
 80061ac:	3714      	adds	r7, #20
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bc80      	pop	{r7}
 80061b2:	4770      	bx	lr
 80061b4:	20000000 	.word	0x20000000
 80061b8:	10624dd3 	.word	0x10624dd3

080061bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	613b      	str	r3, [r7, #16]
 80061c8:	2300      	movs	r3, #0
 80061ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0301 	and.w	r3, r3, #1
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d07d      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80061d8:	2300      	movs	r3, #0
 80061da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061dc:	4b4f      	ldr	r3, [pc, #316]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061de:	69db      	ldr	r3, [r3, #28]
 80061e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d10d      	bne.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061e8:	4b4c      	ldr	r3, [pc, #304]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061ea:	69db      	ldr	r3, [r3, #28]
 80061ec:	4a4b      	ldr	r2, [pc, #300]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061f2:	61d3      	str	r3, [r2, #28]
 80061f4:	4b49      	ldr	r3, [pc, #292]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061fc:	60bb      	str	r3, [r7, #8]
 80061fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006200:	2301      	movs	r3, #1
 8006202:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006204:	4b46      	ldr	r3, [pc, #280]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800620c:	2b00      	cmp	r3, #0
 800620e:	d118      	bne.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006210:	4b43      	ldr	r3, [pc, #268]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a42      	ldr	r2, [pc, #264]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800621a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800621c:	f7fe fbc4 	bl	80049a8 <HAL_GetTick>
 8006220:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006222:	e008      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006224:	f7fe fbc0 	bl	80049a8 <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	2b64      	cmp	r3, #100	; 0x64
 8006230:	d901      	bls.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e06d      	b.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006236:	4b3a      	ldr	r3, [pc, #232]	; (8006320 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800623e:	2b00      	cmp	r3, #0
 8006240:	d0f0      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006242:	4b36      	ldr	r3, [pc, #216]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800624a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d02e      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	429a      	cmp	r2, r3
 800625e:	d027      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006260:	4b2e      	ldr	r3, [pc, #184]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006262:	6a1b      	ldr	r3, [r3, #32]
 8006264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006268:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800626a:	4b2e      	ldr	r3, [pc, #184]	; (8006324 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800626c:	2201      	movs	r2, #1
 800626e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006270:	4b2c      	ldr	r3, [pc, #176]	; (8006324 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006272:	2200      	movs	r2, #0
 8006274:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006276:	4a29      	ldr	r2, [pc, #164]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	d014      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006286:	f7fe fb8f 	bl	80049a8 <HAL_GetTick>
 800628a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800628c:	e00a      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800628e:	f7fe fb8b 	bl	80049a8 <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	f241 3288 	movw	r2, #5000	; 0x1388
 800629c:	4293      	cmp	r3, r2
 800629e:	d901      	bls.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e036      	b.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a4:	4b1d      	ldr	r3, [pc, #116]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	f003 0302 	and.w	r3, r3, #2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0ee      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062b0:	4b1a      	ldr	r3, [pc, #104]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062b2:	6a1b      	ldr	r3, [r3, #32]
 80062b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	4917      	ldr	r1, [pc, #92]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80062c2:	7dfb      	ldrb	r3, [r7, #23]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d105      	bne.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062c8:	4b14      	ldr	r3, [pc, #80]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	4a13      	ldr	r2, [pc, #76]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0302 	and.w	r3, r3, #2
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d008      	beq.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062e0:	4b0e      	ldr	r3, [pc, #56]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	490b      	ldr	r1, [pc, #44]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0310 	and.w	r3, r3, #16
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d008      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80062fe:	4b07      	ldr	r3, [pc, #28]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	4904      	ldr	r1, [pc, #16]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800630c:	4313      	orrs	r3, r2
 800630e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	40021000 	.word	0x40021000
 8006320:	40007000 	.word	0x40007000
 8006324:	42420440 	.word	0x42420440

08006328 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b088      	sub	sp, #32
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006330:	2300      	movs	r3, #0
 8006332:	617b      	str	r3, [r7, #20]
 8006334:	2300      	movs	r3, #0
 8006336:	61fb      	str	r3, [r7, #28]
 8006338:	2300      	movs	r3, #0
 800633a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800633c:	2300      	movs	r3, #0
 800633e:	60fb      	str	r3, [r7, #12]
 8006340:	2300      	movs	r3, #0
 8006342:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	3b01      	subs	r3, #1
 8006348:	2b0f      	cmp	r3, #15
 800634a:	f200 80af 	bhi.w	80064ac <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 800634e:	a201      	add	r2, pc, #4	; (adr r2, 8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8006350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006354:	0800642b 	.word	0x0800642b
 8006358:	08006491 	.word	0x08006491
 800635c:	080064ad 	.word	0x080064ad
 8006360:	0800641b 	.word	0x0800641b
 8006364:	080064ad 	.word	0x080064ad
 8006368:	080064ad 	.word	0x080064ad
 800636c:	080064ad 	.word	0x080064ad
 8006370:	08006423 	.word	0x08006423
 8006374:	080064ad 	.word	0x080064ad
 8006378:	080064ad 	.word	0x080064ad
 800637c:	080064ad 	.word	0x080064ad
 8006380:	080064ad 	.word	0x080064ad
 8006384:	080064ad 	.word	0x080064ad
 8006388:	080064ad 	.word	0x080064ad
 800638c:	080064ad 	.word	0x080064ad
 8006390:	08006395 	.word	0x08006395
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8006394:	4b4a      	ldr	r3, [pc, #296]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800639a:	4b49      	ldr	r3, [pc, #292]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 8084 	beq.w	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	0c9b      	lsrs	r3, r3, #18
 80063ac:	f003 030f 	and.w	r3, r3, #15
 80063b0:	4a44      	ldr	r2, [pc, #272]	; (80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 80063b2:	5cd3      	ldrb	r3, [r2, r3]
 80063b4:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d015      	beq.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80063c0:	4b3f      	ldr	r3, [pc, #252]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	0c5b      	lsrs	r3, r3, #17
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	4a3f      	ldr	r2, [pc, #252]	; (80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 80063cc:	5cd3      	ldrb	r3, [r2, r3]
 80063ce:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00d      	beq.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80063da:	4a3c      	ldr	r2, [pc, #240]	; (80064cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	fbb2 f2f3 	udiv	r2, r2, r3
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	fb02 f303 	mul.w	r3, r2, r3
 80063e8:	61fb      	str	r3, [r7, #28]
 80063ea:	e004      	b.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	4a38      	ldr	r2, [pc, #224]	; (80064d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 80063f0:	fb02 f303 	mul.w	r3, r2, r3
 80063f4:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80063f6:	4b32      	ldr	r3, [pc, #200]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006402:	d102      	bne.n	800640a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006408:	e052      	b.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	4a31      	ldr	r2, [pc, #196]	; (80064d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8006410:	fba2 2303 	umull	r2, r3, r2, r3
 8006414:	085b      	lsrs	r3, r3, #1
 8006416:	61bb      	str	r3, [r7, #24]
      break;
 8006418:	e04a      	b.n	80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800641a:	f7ff fe3f 	bl	800609c <HAL_RCC_GetSysClockFreq>
 800641e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006420:	e049      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006422:	f7ff fe3b 	bl	800609c <HAL_RCC_GetSysClockFreq>
 8006426:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006428:	e045      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800642a:	4b25      	ldr	r3, [pc, #148]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006436:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800643a:	d108      	bne.n	800644e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f003 0302 	and.w	r3, r3, #2
 8006442:	2b00      	cmp	r3, #0
 8006444:	d003      	beq.n	800644e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8006446:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800644a:	61bb      	str	r3, [r7, #24]
 800644c:	e01f      	b.n	800648e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006454:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006458:	d109      	bne.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800645a:	4b19      	ldr	r3, [pc, #100]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800645c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8006466:	f649 4340 	movw	r3, #40000	; 0x9c40
 800646a:	61bb      	str	r3, [r7, #24]
 800646c:	e00f      	b.n	800648e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006474:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006478:	d11c      	bne.n	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800647a:	4b11      	ldr	r3, [pc, #68]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006482:	2b00      	cmp	r3, #0
 8006484:	d016      	beq.n	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8006486:	f24f 4324 	movw	r3, #62500	; 0xf424
 800648a:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800648c:	e012      	b.n	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800648e:	e011      	b.n	80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006490:	f7ff fe62 	bl	8006158 <HAL_RCC_GetPCLK2Freq>
 8006494:	4602      	mov	r2, r0
 8006496:	4b0a      	ldr	r3, [pc, #40]	; (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	0b9b      	lsrs	r3, r3, #14
 800649c:	f003 0303 	and.w	r3, r3, #3
 80064a0:	3301      	adds	r3, #1
 80064a2:	005b      	lsls	r3, r3, #1
 80064a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064a8:	61bb      	str	r3, [r7, #24]
      break;
 80064aa:	e004      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 80064ac:	bf00      	nop
 80064ae:	e002      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80064b0:	bf00      	nop
 80064b2:	e000      	b.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80064b4:	bf00      	nop
    }
  }
  return (frequency);
 80064b6:	69bb      	ldr	r3, [r7, #24]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3720      	adds	r7, #32
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}
 80064c0:	40021000 	.word	0x40021000
 80064c4:	08008518 	.word	0x08008518
 80064c8:	08008528 	.word	0x08008528
 80064cc:	007a1200 	.word	0x007a1200
 80064d0:	003d0900 	.word	0x003d0900
 80064d4:	aaaaaaab 	.word	0xaaaaaaab

080064d8 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d004      	beq.n	80064f4 <HAL_SRAM_Init+0x1c>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064f2:	d101      	bne.n	80064f8 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	e038      	b.n	800656a <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	2b00      	cmp	r3, #0
 8006502:	d106      	bne.n	8006512 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f7fd fead 	bl	800426c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	3308      	adds	r3, #8
 800651a:	4619      	mov	r1, r3
 800651c:	4610      	mov	r0, r2
 800651e:	f000 fec7 	bl	80072b0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6818      	ldr	r0, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	461a      	mov	r2, r3
 800652c:	68b9      	ldr	r1, [r7, #8]
 800652e:	f000 ff29 	bl	8007384 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6858      	ldr	r0, [r3, #4]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	689a      	ldr	r2, [r3, #8]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653e:	6879      	ldr	r1, [r7, #4]
 8006540:	f000 ff54 	bl	80073ec <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	6892      	ldr	r2, [r2, #8]
 800654c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	6892      	ldr	r2, [r2, #8]
 8006558:	f041 0101 	orr.w	r1, r1, #1
 800655c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b082      	sub	sp, #8
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d101      	bne.n	8006584 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e041      	b.n	8006608 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800658a:	b2db      	uxtb	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	d106      	bne.n	800659e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7fd fdb3 	bl	8004104 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2202      	movs	r2, #2
 80065a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	3304      	adds	r3, #4
 80065ae:	4619      	mov	r1, r3
 80065b0:	4610      	mov	r0, r2
 80065b2:	f000 fb31 	bl	8006c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2201      	movs	r2, #1
 80065f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006606:	2300      	movs	r3, #0
}
 8006608:	4618      	mov	r0, r3
 800660a:	3708      	adds	r7, #8
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}

08006610 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e041      	b.n	80066a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006628:	b2db      	uxtb	r3, r3
 800662a:	2b00      	cmp	r3, #0
 800662c:	d106      	bne.n	800663c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7fd fd48 	bl	80040cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	3304      	adds	r3, #4
 800664c:	4619      	mov	r1, r3
 800664e:	4610      	mov	r0, r2
 8006650:	f000 fae2 	bl	8006c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3708      	adds	r7, #8
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d109      	bne.n	80066d4 <HAL_TIM_PWM_Start+0x24>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	bf14      	ite	ne
 80066cc:	2301      	movne	r3, #1
 80066ce:	2300      	moveq	r3, #0
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	e022      	b.n	800671a <HAL_TIM_PWM_Start+0x6a>
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	2b04      	cmp	r3, #4
 80066d8:	d109      	bne.n	80066ee <HAL_TIM_PWM_Start+0x3e>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	bf14      	ite	ne
 80066e6:	2301      	movne	r3, #1
 80066e8:	2300      	moveq	r3, #0
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	e015      	b.n	800671a <HAL_TIM_PWM_Start+0x6a>
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	2b08      	cmp	r3, #8
 80066f2:	d109      	bne.n	8006708 <HAL_TIM_PWM_Start+0x58>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	bf14      	ite	ne
 8006700:	2301      	movne	r3, #1
 8006702:	2300      	moveq	r3, #0
 8006704:	b2db      	uxtb	r3, r3
 8006706:	e008      	b.n	800671a <HAL_TIM_PWM_Start+0x6a>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b01      	cmp	r3, #1
 8006712:	bf14      	ite	ne
 8006714:	2301      	movne	r3, #1
 8006716:	2300      	moveq	r3, #0
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d001      	beq.n	8006722 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e072      	b.n	8006808 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d104      	bne.n	8006732 <HAL_TIM_PWM_Start+0x82>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2202      	movs	r2, #2
 800672c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006730:	e013      	b.n	800675a <HAL_TIM_PWM_Start+0xaa>
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	2b04      	cmp	r3, #4
 8006736:	d104      	bne.n	8006742 <HAL_TIM_PWM_Start+0x92>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2202      	movs	r2, #2
 800673c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006740:	e00b      	b.n	800675a <HAL_TIM_PWM_Start+0xaa>
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	2b08      	cmp	r3, #8
 8006746:	d104      	bne.n	8006752 <HAL_TIM_PWM_Start+0xa2>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2202      	movs	r2, #2
 800674c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006750:	e003      	b.n	800675a <HAL_TIM_PWM_Start+0xaa>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2202      	movs	r2, #2
 8006756:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2201      	movs	r2, #1
 8006760:	6839      	ldr	r1, [r7, #0]
 8006762:	4618      	mov	r0, r3
 8006764:	f000 fd14 	bl	8007190 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a28      	ldr	r2, [pc, #160]	; (8006810 <HAL_TIM_PWM_Start+0x160>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d004      	beq.n	800677c <HAL_TIM_PWM_Start+0xcc>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a27      	ldr	r2, [pc, #156]	; (8006814 <HAL_TIM_PWM_Start+0x164>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d101      	bne.n	8006780 <HAL_TIM_PWM_Start+0xd0>
 800677c:	2301      	movs	r3, #1
 800677e:	e000      	b.n	8006782 <HAL_TIM_PWM_Start+0xd2>
 8006780:	2300      	movs	r3, #0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d007      	beq.n	8006796 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006794:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a1d      	ldr	r2, [pc, #116]	; (8006810 <HAL_TIM_PWM_Start+0x160>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d018      	beq.n	80067d2 <HAL_TIM_PWM_Start+0x122>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a1b      	ldr	r2, [pc, #108]	; (8006814 <HAL_TIM_PWM_Start+0x164>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d013      	beq.n	80067d2 <HAL_TIM_PWM_Start+0x122>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b2:	d00e      	beq.n	80067d2 <HAL_TIM_PWM_Start+0x122>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a17      	ldr	r2, [pc, #92]	; (8006818 <HAL_TIM_PWM_Start+0x168>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d009      	beq.n	80067d2 <HAL_TIM_PWM_Start+0x122>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a16      	ldr	r2, [pc, #88]	; (800681c <HAL_TIM_PWM_Start+0x16c>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d004      	beq.n	80067d2 <HAL_TIM_PWM_Start+0x122>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a14      	ldr	r2, [pc, #80]	; (8006820 <HAL_TIM_PWM_Start+0x170>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d111      	bne.n	80067f6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f003 0307 	and.w	r3, r3, #7
 80067dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2b06      	cmp	r3, #6
 80067e2:	d010      	beq.n	8006806 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0201 	orr.w	r2, r2, #1
 80067f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067f4:	e007      	b.n	8006806 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f042 0201 	orr.w	r2, r2, #1
 8006804:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006806:	2300      	movs	r3, #0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3710      	adds	r7, #16
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}
 8006810:	40012c00 	.word	0x40012c00
 8006814:	40013400 	.word	0x40013400
 8006818:	40000400 	.word	0x40000400
 800681c:	40000800 	.word	0x40000800
 8006820:	40000c00 	.word	0x40000c00

08006824 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b082      	sub	sp, #8
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	2200      	movs	r2, #0
 8006834:	6839      	ldr	r1, [r7, #0]
 8006836:	4618      	mov	r0, r3
 8006838:	f000 fcaa 	bl	8007190 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a2e      	ldr	r2, [pc, #184]	; (80068fc <HAL_TIM_PWM_Stop+0xd8>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d004      	beq.n	8006850 <HAL_TIM_PWM_Stop+0x2c>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a2d      	ldr	r2, [pc, #180]	; (8006900 <HAL_TIM_PWM_Stop+0xdc>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d101      	bne.n	8006854 <HAL_TIM_PWM_Stop+0x30>
 8006850:	2301      	movs	r3, #1
 8006852:	e000      	b.n	8006856 <HAL_TIM_PWM_Stop+0x32>
 8006854:	2300      	movs	r3, #0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d017      	beq.n	800688a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6a1a      	ldr	r2, [r3, #32]
 8006860:	f241 1311 	movw	r3, #4369	; 0x1111
 8006864:	4013      	ands	r3, r2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d10f      	bne.n	800688a <HAL_TIM_PWM_Stop+0x66>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	6a1a      	ldr	r2, [r3, #32]
 8006870:	f240 4344 	movw	r3, #1092	; 0x444
 8006874:	4013      	ands	r3, r2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d107      	bne.n	800688a <HAL_TIM_PWM_Stop+0x66>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006888:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6a1a      	ldr	r2, [r3, #32]
 8006890:	f241 1311 	movw	r3, #4369	; 0x1111
 8006894:	4013      	ands	r3, r2
 8006896:	2b00      	cmp	r3, #0
 8006898:	d10f      	bne.n	80068ba <HAL_TIM_PWM_Stop+0x96>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	6a1a      	ldr	r2, [r3, #32]
 80068a0:	f240 4344 	movw	r3, #1092	; 0x444
 80068a4:	4013      	ands	r3, r2
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d107      	bne.n	80068ba <HAL_TIM_PWM_Stop+0x96>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f022 0201 	bic.w	r2, r2, #1
 80068b8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d104      	bne.n	80068ca <HAL_TIM_PWM_Stop+0xa6>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068c8:	e013      	b.n	80068f2 <HAL_TIM_PWM_Stop+0xce>
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2b04      	cmp	r3, #4
 80068ce:	d104      	bne.n	80068da <HAL_TIM_PWM_Stop+0xb6>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068d8:	e00b      	b.n	80068f2 <HAL_TIM_PWM_Stop+0xce>
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	2b08      	cmp	r3, #8
 80068de:	d104      	bne.n	80068ea <HAL_TIM_PWM_Stop+0xc6>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068e8:	e003      	b.n	80068f2 <HAL_TIM_PWM_Stop+0xce>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80068f2:	2300      	movs	r3, #0
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3708      	adds	r7, #8
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}
 80068fc:	40012c00 	.word	0x40012c00
 8006900:	40013400 	.word	0x40013400

08006904 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b086      	sub	sp, #24
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006910:	2300      	movs	r3, #0
 8006912:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800691a:	2b01      	cmp	r3, #1
 800691c:	d101      	bne.n	8006922 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800691e:	2302      	movs	r3, #2
 8006920:	e0ae      	b.n	8006a80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2201      	movs	r2, #1
 8006926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2b0c      	cmp	r3, #12
 800692e:	f200 809f 	bhi.w	8006a70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006932:	a201      	add	r2, pc, #4	; (adr r2, 8006938 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006938:	0800696d 	.word	0x0800696d
 800693c:	08006a71 	.word	0x08006a71
 8006940:	08006a71 	.word	0x08006a71
 8006944:	08006a71 	.word	0x08006a71
 8006948:	080069ad 	.word	0x080069ad
 800694c:	08006a71 	.word	0x08006a71
 8006950:	08006a71 	.word	0x08006a71
 8006954:	08006a71 	.word	0x08006a71
 8006958:	080069ef 	.word	0x080069ef
 800695c:	08006a71 	.word	0x08006a71
 8006960:	08006a71 	.word	0x08006a71
 8006964:	08006a71 	.word	0x08006a71
 8006968:	08006a2f 	.word	0x08006a2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68b9      	ldr	r1, [r7, #8]
 8006972:	4618      	mov	r0, r3
 8006974:	f000 f9ca 	bl	8006d0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	699a      	ldr	r2, [r3, #24]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0208 	orr.w	r2, r2, #8
 8006986:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	699a      	ldr	r2, [r3, #24]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f022 0204 	bic.w	r2, r2, #4
 8006996:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6999      	ldr	r1, [r3, #24]
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	691a      	ldr	r2, [r3, #16]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	430a      	orrs	r2, r1
 80069a8:	619a      	str	r2, [r3, #24]
      break;
 80069aa:	e064      	b.n	8006a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68b9      	ldr	r1, [r7, #8]
 80069b2:	4618      	mov	r0, r3
 80069b4:	f000 fa1a 	bl	8006dec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	699a      	ldr	r2, [r3, #24]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	699a      	ldr	r2, [r3, #24]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6999      	ldr	r1, [r3, #24]
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	021a      	lsls	r2, r3, #8
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	430a      	orrs	r2, r1
 80069ea:	619a      	str	r2, [r3, #24]
      break;
 80069ec:	e043      	b.n	8006a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68b9      	ldr	r1, [r7, #8]
 80069f4:	4618      	mov	r0, r3
 80069f6:	f000 fa6d 	bl	8006ed4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	69da      	ldr	r2, [r3, #28]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f042 0208 	orr.w	r2, r2, #8
 8006a08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69da      	ldr	r2, [r3, #28]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f022 0204 	bic.w	r2, r2, #4
 8006a18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	69d9      	ldr	r1, [r3, #28]
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	691a      	ldr	r2, [r3, #16]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	61da      	str	r2, [r3, #28]
      break;
 8006a2c:	e023      	b.n	8006a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68b9      	ldr	r1, [r7, #8]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 fac1 	bl	8006fbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	69da      	ldr	r2, [r3, #28]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	69da      	ldr	r2, [r3, #28]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	69d9      	ldr	r1, [r3, #28]
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	021a      	lsls	r2, r3, #8
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	61da      	str	r2, [r3, #28]
      break;
 8006a6e:	e002      	b.n	8006a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	75fb      	strb	r3, [r7, #23]
      break;
 8006a74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3718      	adds	r7, #24
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a92:	2300      	movs	r3, #0
 8006a94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d101      	bne.n	8006aa4 <HAL_TIM_ConfigClockSource+0x1c>
 8006aa0:	2302      	movs	r3, #2
 8006aa2:	e0b4      	b.n	8006c0e <HAL_TIM_ConfigClockSource+0x186>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2202      	movs	r2, #2
 8006ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006ac2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006aca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006adc:	d03e      	beq.n	8006b5c <HAL_TIM_ConfigClockSource+0xd4>
 8006ade:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ae2:	f200 8087 	bhi.w	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aea:	f000 8086 	beq.w	8006bfa <HAL_TIM_ConfigClockSource+0x172>
 8006aee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006af2:	d87f      	bhi.n	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8006af4:	2b70      	cmp	r3, #112	; 0x70
 8006af6:	d01a      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0xa6>
 8006af8:	2b70      	cmp	r3, #112	; 0x70
 8006afa:	d87b      	bhi.n	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8006afc:	2b60      	cmp	r3, #96	; 0x60
 8006afe:	d050      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0x11a>
 8006b00:	2b60      	cmp	r3, #96	; 0x60
 8006b02:	d877      	bhi.n	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8006b04:	2b50      	cmp	r3, #80	; 0x50
 8006b06:	d03c      	beq.n	8006b82 <HAL_TIM_ConfigClockSource+0xfa>
 8006b08:	2b50      	cmp	r3, #80	; 0x50
 8006b0a:	d873      	bhi.n	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8006b0c:	2b40      	cmp	r3, #64	; 0x40
 8006b0e:	d058      	beq.n	8006bc2 <HAL_TIM_ConfigClockSource+0x13a>
 8006b10:	2b40      	cmp	r3, #64	; 0x40
 8006b12:	d86f      	bhi.n	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8006b14:	2b30      	cmp	r3, #48	; 0x30
 8006b16:	d064      	beq.n	8006be2 <HAL_TIM_ConfigClockSource+0x15a>
 8006b18:	2b30      	cmp	r3, #48	; 0x30
 8006b1a:	d86b      	bhi.n	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8006b1c:	2b20      	cmp	r3, #32
 8006b1e:	d060      	beq.n	8006be2 <HAL_TIM_ConfigClockSource+0x15a>
 8006b20:	2b20      	cmp	r3, #32
 8006b22:	d867      	bhi.n	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d05c      	beq.n	8006be2 <HAL_TIM_ConfigClockSource+0x15a>
 8006b28:	2b10      	cmp	r3, #16
 8006b2a:	d05a      	beq.n	8006be2 <HAL_TIM_ConfigClockSource+0x15a>
 8006b2c:	e062      	b.n	8006bf4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6818      	ldr	r0, [r3, #0]
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	6899      	ldr	r1, [r3, #8]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	f000 fb08 	bl	8007152 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006b50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	609a      	str	r2, [r3, #8]
      break;
 8006b5a:	e04f      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6818      	ldr	r0, [r3, #0]
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	6899      	ldr	r1, [r3, #8]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	685a      	ldr	r2, [r3, #4]
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f000 faf1 	bl	8007152 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	689a      	ldr	r2, [r3, #8]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b7e:	609a      	str	r2, [r3, #8]
      break;
 8006b80:	e03c      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6818      	ldr	r0, [r3, #0]
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	6859      	ldr	r1, [r3, #4]
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	f000 fa68 	bl	8007064 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2150      	movs	r1, #80	; 0x50
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 fabf 	bl	800711e <TIM_ITRx_SetConfig>
      break;
 8006ba0:	e02c      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6818      	ldr	r0, [r3, #0]
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	6859      	ldr	r1, [r3, #4]
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	461a      	mov	r2, r3
 8006bb0:	f000 fa86 	bl	80070c0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2160      	movs	r1, #96	; 0x60
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 faaf 	bl	800711e <TIM_ITRx_SetConfig>
      break;
 8006bc0:	e01c      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6818      	ldr	r0, [r3, #0]
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	6859      	ldr	r1, [r3, #4]
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	68db      	ldr	r3, [r3, #12]
 8006bce:	461a      	mov	r2, r3
 8006bd0:	f000 fa48 	bl	8007064 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2140      	movs	r1, #64	; 0x40
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f000 fa9f 	bl	800711e <TIM_ITRx_SetConfig>
      break;
 8006be0:	e00c      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4619      	mov	r1, r3
 8006bec:	4610      	mov	r0, r2
 8006bee:	f000 fa96 	bl	800711e <TIM_ITRx_SetConfig>
      break;
 8006bf2:	e003      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8006bf8:	e000      	b.n	8006bfc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006bfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
	...

08006c18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a33      	ldr	r2, [pc, #204]	; (8006cf8 <TIM_Base_SetConfig+0xe0>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d013      	beq.n	8006c58 <TIM_Base_SetConfig+0x40>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4a32      	ldr	r2, [pc, #200]	; (8006cfc <TIM_Base_SetConfig+0xe4>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d00f      	beq.n	8006c58 <TIM_Base_SetConfig+0x40>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c3e:	d00b      	beq.n	8006c58 <TIM_Base_SetConfig+0x40>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a2f      	ldr	r2, [pc, #188]	; (8006d00 <TIM_Base_SetConfig+0xe8>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d007      	beq.n	8006c58 <TIM_Base_SetConfig+0x40>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a2e      	ldr	r2, [pc, #184]	; (8006d04 <TIM_Base_SetConfig+0xec>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d003      	beq.n	8006c58 <TIM_Base_SetConfig+0x40>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a2d      	ldr	r2, [pc, #180]	; (8006d08 <TIM_Base_SetConfig+0xf0>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d108      	bne.n	8006c6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4a22      	ldr	r2, [pc, #136]	; (8006cf8 <TIM_Base_SetConfig+0xe0>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d013      	beq.n	8006c9a <TIM_Base_SetConfig+0x82>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a21      	ldr	r2, [pc, #132]	; (8006cfc <TIM_Base_SetConfig+0xe4>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d00f      	beq.n	8006c9a <TIM_Base_SetConfig+0x82>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c80:	d00b      	beq.n	8006c9a <TIM_Base_SetConfig+0x82>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a1e      	ldr	r2, [pc, #120]	; (8006d00 <TIM_Base_SetConfig+0xe8>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d007      	beq.n	8006c9a <TIM_Base_SetConfig+0x82>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a1d      	ldr	r2, [pc, #116]	; (8006d04 <TIM_Base_SetConfig+0xec>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d003      	beq.n	8006c9a <TIM_Base_SetConfig+0x82>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a1c      	ldr	r2, [pc, #112]	; (8006d08 <TIM_Base_SetConfig+0xf0>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d108      	bne.n	8006cac <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ca0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	689a      	ldr	r2, [r3, #8]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a09      	ldr	r2, [pc, #36]	; (8006cf8 <TIM_Base_SetConfig+0xe0>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d003      	beq.n	8006ce0 <TIM_Base_SetConfig+0xc8>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a08      	ldr	r2, [pc, #32]	; (8006cfc <TIM_Base_SetConfig+0xe4>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d103      	bne.n	8006ce8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	691a      	ldr	r2, [r3, #16]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	615a      	str	r2, [r3, #20]
}
 8006cee:	bf00      	nop
 8006cf0:	3714      	adds	r7, #20
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bc80      	pop	{r7}
 8006cf6:	4770      	bx	lr
 8006cf8:	40012c00 	.word	0x40012c00
 8006cfc:	40013400 	.word	0x40013400
 8006d00:	40000400 	.word	0x40000400
 8006d04:	40000800 	.word	0x40000800
 8006d08:	40000c00 	.word	0x40000c00

08006d0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b087      	sub	sp, #28
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6a1b      	ldr	r3, [r3, #32]
 8006d1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	f023 0201 	bic.w	r2, r3, #1
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	699b      	ldr	r3, [r3, #24]
 8006d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f023 0303 	bic.w	r3, r3, #3
 8006d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	f023 0302 	bic.w	r3, r3, #2
 8006d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	697a      	ldr	r2, [r7, #20]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a20      	ldr	r2, [pc, #128]	; (8006de4 <TIM_OC1_SetConfig+0xd8>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d003      	beq.n	8006d70 <TIM_OC1_SetConfig+0x64>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a1f      	ldr	r2, [pc, #124]	; (8006de8 <TIM_OC1_SetConfig+0xdc>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d10c      	bne.n	8006d8a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	f023 0308 	bic.w	r3, r3, #8
 8006d76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	697a      	ldr	r2, [r7, #20]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	f023 0304 	bic.w	r3, r3, #4
 8006d88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a15      	ldr	r2, [pc, #84]	; (8006de4 <TIM_OC1_SetConfig+0xd8>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d003      	beq.n	8006d9a <TIM_OC1_SetConfig+0x8e>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a14      	ldr	r2, [pc, #80]	; (8006de8 <TIM_OC1_SetConfig+0xdc>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d111      	bne.n	8006dbe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006da0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006da8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	695b      	ldr	r3, [r3, #20]
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	699b      	ldr	r3, [r3, #24]
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	685a      	ldr	r2, [r3, #4]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	697a      	ldr	r2, [r7, #20]
 8006dd6:	621a      	str	r2, [r3, #32]
}
 8006dd8:	bf00      	nop
 8006dda:	371c      	adds	r7, #28
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bc80      	pop	{r7}
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	40012c00 	.word	0x40012c00
 8006de8:	40013400 	.word	0x40013400

08006dec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b087      	sub	sp, #28
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	f023 0210 	bic.w	r2, r3, #16
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	021b      	lsls	r3, r3, #8
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	f023 0320 	bic.w	r3, r3, #32
 8006e36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	011b      	lsls	r3, r3, #4
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4a21      	ldr	r2, [pc, #132]	; (8006ecc <TIM_OC2_SetConfig+0xe0>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d003      	beq.n	8006e54 <TIM_OC2_SetConfig+0x68>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a20      	ldr	r2, [pc, #128]	; (8006ed0 <TIM_OC2_SetConfig+0xe4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d10d      	bne.n	8006e70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	011b      	lsls	r3, r3, #4
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a16      	ldr	r2, [pc, #88]	; (8006ecc <TIM_OC2_SetConfig+0xe0>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d003      	beq.n	8006e80 <TIM_OC2_SetConfig+0x94>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a15      	ldr	r2, [pc, #84]	; (8006ed0 <TIM_OC2_SetConfig+0xe4>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d113      	bne.n	8006ea8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	693a      	ldr	r2, [r7, #16]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	693a      	ldr	r2, [r7, #16]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	693a      	ldr	r2, [r7, #16]
 8006eac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	68fa      	ldr	r2, [r7, #12]
 8006eb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	685a      	ldr	r2, [r3, #4]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	621a      	str	r2, [r3, #32]
}
 8006ec2:	bf00      	nop
 8006ec4:	371c      	adds	r7, #28
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bc80      	pop	{r7}
 8006eca:	4770      	bx	lr
 8006ecc:	40012c00 	.word	0x40012c00
 8006ed0:	40013400 	.word	0x40013400

08006ed4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b087      	sub	sp, #28
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6a1b      	ldr	r3, [r3, #32]
 8006ee8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f023 0303 	bic.w	r3, r3, #3
 8006f0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68fa      	ldr	r2, [r7, #12]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	021b      	lsls	r3, r3, #8
 8006f24:	697a      	ldr	r2, [r7, #20]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a21      	ldr	r2, [pc, #132]	; (8006fb4 <TIM_OC3_SetConfig+0xe0>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d003      	beq.n	8006f3a <TIM_OC3_SetConfig+0x66>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a20      	ldr	r2, [pc, #128]	; (8006fb8 <TIM_OC3_SetConfig+0xe4>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d10d      	bne.n	8006f56 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	021b      	lsls	r3, r3, #8
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a16      	ldr	r2, [pc, #88]	; (8006fb4 <TIM_OC3_SetConfig+0xe0>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d003      	beq.n	8006f66 <TIM_OC3_SetConfig+0x92>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a15      	ldr	r2, [pc, #84]	; (8006fb8 <TIM_OC3_SetConfig+0xe4>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d113      	bne.n	8006f8e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	011b      	lsls	r3, r3, #4
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	699b      	ldr	r3, [r3, #24]
 8006f86:	011b      	lsls	r3, r3, #4
 8006f88:	693a      	ldr	r2, [r7, #16]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	693a      	ldr	r2, [r7, #16]
 8006f92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	68fa      	ldr	r2, [r7, #12]
 8006f98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	685a      	ldr	r2, [r3, #4]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	697a      	ldr	r2, [r7, #20]
 8006fa6:	621a      	str	r2, [r3, #32]
}
 8006fa8:	bf00      	nop
 8006faa:	371c      	adds	r7, #28
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bc80      	pop	{r7}
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	40012c00 	.word	0x40012c00
 8006fb8:	40013400 	.word	0x40013400

08006fbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	021b      	lsls	r3, r3, #8
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007006:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	031b      	lsls	r3, r3, #12
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	4313      	orrs	r3, r2
 8007012:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a11      	ldr	r2, [pc, #68]	; (800705c <TIM_OC4_SetConfig+0xa0>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d003      	beq.n	8007024 <TIM_OC4_SetConfig+0x68>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a10      	ldr	r2, [pc, #64]	; (8007060 <TIM_OC4_SetConfig+0xa4>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d109      	bne.n	8007038 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800702a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	695b      	ldr	r3, [r3, #20]
 8007030:	019b      	lsls	r3, r3, #6
 8007032:	697a      	ldr	r2, [r7, #20]
 8007034:	4313      	orrs	r3, r2
 8007036:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	693a      	ldr	r2, [r7, #16]
 8007050:	621a      	str	r2, [r3, #32]
}
 8007052:	bf00      	nop
 8007054:	371c      	adds	r7, #28
 8007056:	46bd      	mov	sp, r7
 8007058:	bc80      	pop	{r7}
 800705a:	4770      	bx	lr
 800705c:	40012c00 	.word	0x40012c00
 8007060:	40013400 	.word	0x40013400

08007064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007064:	b480      	push	{r7}
 8007066:	b087      	sub	sp, #28
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6a1b      	ldr	r3, [r3, #32]
 8007074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	f023 0201 	bic.w	r2, r3, #1
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800708e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	011b      	lsls	r3, r3, #4
 8007094:	693a      	ldr	r2, [r7, #16]
 8007096:	4313      	orrs	r3, r2
 8007098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f023 030a 	bic.w	r3, r3, #10
 80070a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070a2:	697a      	ldr	r2, [r7, #20]
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	621a      	str	r2, [r3, #32]
}
 80070b6:	bf00      	nop
 80070b8:	371c      	adds	r7, #28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bc80      	pop	{r7}
 80070be:	4770      	bx	lr

080070c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	f023 0210 	bic.w	r2, r3, #16
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	031b      	lsls	r3, r3, #12
 80070f0:	693a      	ldr	r2, [r7, #16]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80070fc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	011b      	lsls	r3, r3, #4
 8007102:	697a      	ldr	r2, [r7, #20]
 8007104:	4313      	orrs	r3, r2
 8007106:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	693a      	ldr	r2, [r7, #16]
 800710c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	697a      	ldr	r2, [r7, #20]
 8007112:	621a      	str	r2, [r3, #32]
}
 8007114:	bf00      	nop
 8007116:	371c      	adds	r7, #28
 8007118:	46bd      	mov	sp, r7
 800711a:	bc80      	pop	{r7}
 800711c:	4770      	bx	lr

0800711e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800711e:	b480      	push	{r7}
 8007120:	b085      	sub	sp, #20
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
 8007126:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007134:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007136:	683a      	ldr	r2, [r7, #0]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	4313      	orrs	r3, r2
 800713c:	f043 0307 	orr.w	r3, r3, #7
 8007140:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	609a      	str	r2, [r3, #8]
}
 8007148:	bf00      	nop
 800714a:	3714      	adds	r7, #20
 800714c:	46bd      	mov	sp, r7
 800714e:	bc80      	pop	{r7}
 8007150:	4770      	bx	lr

08007152 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007152:	b480      	push	{r7}
 8007154:	b087      	sub	sp, #28
 8007156:	af00      	add	r7, sp, #0
 8007158:	60f8      	str	r0, [r7, #12]
 800715a:	60b9      	str	r1, [r7, #8]
 800715c:	607a      	str	r2, [r7, #4]
 800715e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800716c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	021a      	lsls	r2, r3, #8
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	431a      	orrs	r2, r3
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	4313      	orrs	r3, r2
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	4313      	orrs	r3, r2
 800717e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	609a      	str	r2, [r3, #8]
}
 8007186:	bf00      	nop
 8007188:	371c      	adds	r7, #28
 800718a:	46bd      	mov	sp, r7
 800718c:	bc80      	pop	{r7}
 800718e:	4770      	bx	lr

08007190 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007190:	b480      	push	{r7}
 8007192:	b087      	sub	sp, #28
 8007194:	af00      	add	r7, sp, #0
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	f003 031f 	and.w	r3, r3, #31
 80071a2:	2201      	movs	r2, #1
 80071a4:	fa02 f303 	lsl.w	r3, r2, r3
 80071a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6a1a      	ldr	r2, [r3, #32]
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	43db      	mvns	r3, r3
 80071b2:	401a      	ands	r2, r3
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6a1a      	ldr	r2, [r3, #32]
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	f003 031f 	and.w	r3, r3, #31
 80071c2:	6879      	ldr	r1, [r7, #4]
 80071c4:	fa01 f303 	lsl.w	r3, r1, r3
 80071c8:	431a      	orrs	r2, r3
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	621a      	str	r2, [r3, #32]
}
 80071ce:	bf00      	nop
 80071d0:	371c      	adds	r7, #28
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bc80      	pop	{r7}
 80071d6:	4770      	bx	lr

080071d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071d8:	b480      	push	{r7}
 80071da:	b085      	sub	sp, #20
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d101      	bne.n	80071f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071ec:	2302      	movs	r3, #2
 80071ee:	e050      	b.n	8007292 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2202      	movs	r2, #2
 80071fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007216:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	4313      	orrs	r3, r2
 8007220:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a1b      	ldr	r2, [pc, #108]	; (800729c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d018      	beq.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a19      	ldr	r2, [pc, #100]	; (80072a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d013      	beq.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007246:	d00e      	beq.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a15      	ldr	r2, [pc, #84]	; (80072a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d009      	beq.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a14      	ldr	r2, [pc, #80]	; (80072a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d004      	beq.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a12      	ldr	r2, [pc, #72]	; (80072ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d10c      	bne.n	8007280 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800726c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	68ba      	ldr	r2, [r7, #8]
 8007274:	4313      	orrs	r3, r2
 8007276:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	3714      	adds	r7, #20
 8007296:	46bd      	mov	sp, r7
 8007298:	bc80      	pop	{r7}
 800729a:	4770      	bx	lr
 800729c:	40012c00 	.word	0x40012c00
 80072a0:	40013400 	.word	0x40013400
 80072a4:	40000400 	.word	0x40000400
 80072a8:	40000800 	.word	0x40000800
 80072ac:	40000c00 	.word	0x40000c00

080072b0 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b087      	sub	sp, #28
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072c4:	683a      	ldr	r2, [r7, #0]
 80072c6:	6812      	ldr	r2, [r2, #0]
 80072c8:	f023 0101 	bic.w	r1, r3, #1
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	2b08      	cmp	r3, #8
 80072d8:	d102      	bne.n	80072e0 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80072da:	2340      	movs	r3, #64	; 0x40
 80072dc:	617b      	str	r3, [r7, #20]
 80072de:	e001      	b.n	80072e4 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80072e0:	2300      	movs	r3, #0
 80072e2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80072f0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80072f6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80072fc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8007302:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007308:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800730e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8007314:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800731a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8007320:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8007326:	4313      	orrs	r3, r2
 8007328:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	699b      	ldr	r3, [r3, #24]
 800732e:	693a      	ldr	r2, [r7, #16]
 8007330:	4313      	orrs	r3, r2
 8007332:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007338:	693a      	ldr	r2, [r7, #16]
 800733a:	4313      	orrs	r3, r2
 800733c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800733e:	4b10      	ldr	r3, [pc, #64]	; (8007380 <FSMC_NORSRAM_Init+0xd0>)
 8007340:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007348:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8007350:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	43db      	mvns	r3, r3
 8007360:	ea02 0103 	and.w	r1, r2, r3
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	4319      	orrs	r1, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	371c      	adds	r7, #28
 8007378:	46bd      	mov	sp, r7
 800737a:	bc80      	pop	{r7}
 800737c:	4770      	bx	lr
 800737e:	bf00      	nop
 8007380:	0008fb7f 	.word	0x0008fb7f

08007384 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	1c5a      	adds	r2, r3, #1
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800739a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	011b      	lsls	r3, r3, #4
 80073a8:	431a      	orrs	r2, r3
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	021b      	lsls	r3, r3, #8
 80073b0:	431a      	orrs	r2, r3
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	041b      	lsls	r3, r3, #16
 80073b8:	431a      	orrs	r2, r3
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	691b      	ldr	r3, [r3, #16]
 80073be:	3b01      	subs	r3, #1
 80073c0:	051b      	lsls	r3, r3, #20
 80073c2:	431a      	orrs	r2, r3
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	695b      	ldr	r3, [r3, #20]
 80073c8:	3b02      	subs	r3, #2
 80073ca:	061b      	lsls	r3, r3, #24
 80073cc:	431a      	orrs	r2, r3
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	3201      	adds	r2, #1
 80073d8:	4319      	orrs	r1, r3
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3714      	adds	r7, #20
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bc80      	pop	{r7}
 80073ea:	4770      	bx	lr

080073ec <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]
 80073f8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007400:	d11d      	bne.n	800743e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800740a:	4b13      	ldr	r3, [pc, #76]	; (8007458 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800740c:	4013      	ands	r3, r2
 800740e:	68ba      	ldr	r2, [r7, #8]
 8007410:	6811      	ldr	r1, [r2, #0]
 8007412:	68ba      	ldr	r2, [r7, #8]
 8007414:	6852      	ldr	r2, [r2, #4]
 8007416:	0112      	lsls	r2, r2, #4
 8007418:	4311      	orrs	r1, r2
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	6892      	ldr	r2, [r2, #8]
 800741e:	0212      	lsls	r2, r2, #8
 8007420:	4311      	orrs	r1, r2
 8007422:	68ba      	ldr	r2, [r7, #8]
 8007424:	6992      	ldr	r2, [r2, #24]
 8007426:	4311      	orrs	r1, r2
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	68d2      	ldr	r2, [r2, #12]
 800742c:	0412      	lsls	r2, r2, #16
 800742e:	430a      	orrs	r2, r1
 8007430:	ea43 0102 	orr.w	r1, r3, r2
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800743c:	e005      	b.n	800744a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3714      	adds	r7, #20
 8007450:	46bd      	mov	sp, r7
 8007452:	bc80      	pop	{r7}
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop
 8007458:	cff00000 	.word	0xcff00000

0800745c <_ZdlPvj>:
 800745c:	f000 b800 	b.w	8007460 <_ZdlPv>

08007460 <_ZdlPv>:
 8007460:	f000 b82a 	b.w	80074b8 <free>

08007464 <__errno>:
 8007464:	4b01      	ldr	r3, [pc, #4]	; (800746c <__errno+0x8>)
 8007466:	6818      	ldr	r0, [r3, #0]
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	20000040 	.word	0x20000040

08007470 <__libc_init_array>:
 8007470:	b570      	push	{r4, r5, r6, lr}
 8007472:	2600      	movs	r6, #0
 8007474:	4d0c      	ldr	r5, [pc, #48]	; (80074a8 <__libc_init_array+0x38>)
 8007476:	4c0d      	ldr	r4, [pc, #52]	; (80074ac <__libc_init_array+0x3c>)
 8007478:	1b64      	subs	r4, r4, r5
 800747a:	10a4      	asrs	r4, r4, #2
 800747c:	42a6      	cmp	r6, r4
 800747e:	d109      	bne.n	8007494 <__libc_init_array+0x24>
 8007480:	f000 fca4 	bl	8007dcc <_init>
 8007484:	2600      	movs	r6, #0
 8007486:	4d0a      	ldr	r5, [pc, #40]	; (80074b0 <__libc_init_array+0x40>)
 8007488:	4c0a      	ldr	r4, [pc, #40]	; (80074b4 <__libc_init_array+0x44>)
 800748a:	1b64      	subs	r4, r4, r5
 800748c:	10a4      	asrs	r4, r4, #2
 800748e:	42a6      	cmp	r6, r4
 8007490:	d105      	bne.n	800749e <__libc_init_array+0x2e>
 8007492:	bd70      	pop	{r4, r5, r6, pc}
 8007494:	f855 3b04 	ldr.w	r3, [r5], #4
 8007498:	4798      	blx	r3
 800749a:	3601      	adds	r6, #1
 800749c:	e7ee      	b.n	800747c <__libc_init_array+0xc>
 800749e:	f855 3b04 	ldr.w	r3, [r5], #4
 80074a2:	4798      	blx	r3
 80074a4:	3601      	adds	r6, #1
 80074a6:	e7f2      	b.n	800748e <__libc_init_array+0x1e>
 80074a8:	08008560 	.word	0x08008560
 80074ac:	08008560 	.word	0x08008560
 80074b0:	08008560 	.word	0x08008560
 80074b4:	08008564 	.word	0x08008564

080074b8 <free>:
 80074b8:	4b02      	ldr	r3, [pc, #8]	; (80074c4 <free+0xc>)
 80074ba:	4601      	mov	r1, r0
 80074bc:	6818      	ldr	r0, [r3, #0]
 80074be:	f000 b80b 	b.w	80074d8 <_free_r>
 80074c2:	bf00      	nop
 80074c4:	20000040 	.word	0x20000040

080074c8 <memset>:
 80074c8:	4603      	mov	r3, r0
 80074ca:	4402      	add	r2, r0
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d100      	bne.n	80074d2 <memset+0xa>
 80074d0:	4770      	bx	lr
 80074d2:	f803 1b01 	strb.w	r1, [r3], #1
 80074d6:	e7f9      	b.n	80074cc <memset+0x4>

080074d8 <_free_r>:
 80074d8:	b538      	push	{r3, r4, r5, lr}
 80074da:	4605      	mov	r5, r0
 80074dc:	2900      	cmp	r1, #0
 80074de:	d040      	beq.n	8007562 <_free_r+0x8a>
 80074e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074e4:	1f0c      	subs	r4, r1, #4
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	bfb8      	it	lt
 80074ea:	18e4      	addlt	r4, r4, r3
 80074ec:	f000 f900 	bl	80076f0 <__malloc_lock>
 80074f0:	4a1c      	ldr	r2, [pc, #112]	; (8007564 <_free_r+0x8c>)
 80074f2:	6813      	ldr	r3, [r2, #0]
 80074f4:	b933      	cbnz	r3, 8007504 <_free_r+0x2c>
 80074f6:	6063      	str	r3, [r4, #4]
 80074f8:	6014      	str	r4, [r2, #0]
 80074fa:	4628      	mov	r0, r5
 80074fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007500:	f000 b8fc 	b.w	80076fc <__malloc_unlock>
 8007504:	42a3      	cmp	r3, r4
 8007506:	d908      	bls.n	800751a <_free_r+0x42>
 8007508:	6820      	ldr	r0, [r4, #0]
 800750a:	1821      	adds	r1, r4, r0
 800750c:	428b      	cmp	r3, r1
 800750e:	bf01      	itttt	eq
 8007510:	6819      	ldreq	r1, [r3, #0]
 8007512:	685b      	ldreq	r3, [r3, #4]
 8007514:	1809      	addeq	r1, r1, r0
 8007516:	6021      	streq	r1, [r4, #0]
 8007518:	e7ed      	b.n	80074f6 <_free_r+0x1e>
 800751a:	461a      	mov	r2, r3
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	b10b      	cbz	r3, 8007524 <_free_r+0x4c>
 8007520:	42a3      	cmp	r3, r4
 8007522:	d9fa      	bls.n	800751a <_free_r+0x42>
 8007524:	6811      	ldr	r1, [r2, #0]
 8007526:	1850      	adds	r0, r2, r1
 8007528:	42a0      	cmp	r0, r4
 800752a:	d10b      	bne.n	8007544 <_free_r+0x6c>
 800752c:	6820      	ldr	r0, [r4, #0]
 800752e:	4401      	add	r1, r0
 8007530:	1850      	adds	r0, r2, r1
 8007532:	4283      	cmp	r3, r0
 8007534:	6011      	str	r1, [r2, #0]
 8007536:	d1e0      	bne.n	80074fa <_free_r+0x22>
 8007538:	6818      	ldr	r0, [r3, #0]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	4401      	add	r1, r0
 800753e:	6011      	str	r1, [r2, #0]
 8007540:	6053      	str	r3, [r2, #4]
 8007542:	e7da      	b.n	80074fa <_free_r+0x22>
 8007544:	d902      	bls.n	800754c <_free_r+0x74>
 8007546:	230c      	movs	r3, #12
 8007548:	602b      	str	r3, [r5, #0]
 800754a:	e7d6      	b.n	80074fa <_free_r+0x22>
 800754c:	6820      	ldr	r0, [r4, #0]
 800754e:	1821      	adds	r1, r4, r0
 8007550:	428b      	cmp	r3, r1
 8007552:	bf01      	itttt	eq
 8007554:	6819      	ldreq	r1, [r3, #0]
 8007556:	685b      	ldreq	r3, [r3, #4]
 8007558:	1809      	addeq	r1, r1, r0
 800755a:	6021      	streq	r1, [r4, #0]
 800755c:	6063      	str	r3, [r4, #4]
 800755e:	6054      	str	r4, [r2, #4]
 8007560:	e7cb      	b.n	80074fa <_free_r+0x22>
 8007562:	bd38      	pop	{r3, r4, r5, pc}
 8007564:	20000208 	.word	0x20000208

08007568 <sbrk_aligned>:
 8007568:	b570      	push	{r4, r5, r6, lr}
 800756a:	4e0e      	ldr	r6, [pc, #56]	; (80075a4 <sbrk_aligned+0x3c>)
 800756c:	460c      	mov	r4, r1
 800756e:	6831      	ldr	r1, [r6, #0]
 8007570:	4605      	mov	r5, r0
 8007572:	b911      	cbnz	r1, 800757a <sbrk_aligned+0x12>
 8007574:	f000 f88c 	bl	8007690 <_sbrk_r>
 8007578:	6030      	str	r0, [r6, #0]
 800757a:	4621      	mov	r1, r4
 800757c:	4628      	mov	r0, r5
 800757e:	f000 f887 	bl	8007690 <_sbrk_r>
 8007582:	1c43      	adds	r3, r0, #1
 8007584:	d00a      	beq.n	800759c <sbrk_aligned+0x34>
 8007586:	1cc4      	adds	r4, r0, #3
 8007588:	f024 0403 	bic.w	r4, r4, #3
 800758c:	42a0      	cmp	r0, r4
 800758e:	d007      	beq.n	80075a0 <sbrk_aligned+0x38>
 8007590:	1a21      	subs	r1, r4, r0
 8007592:	4628      	mov	r0, r5
 8007594:	f000 f87c 	bl	8007690 <_sbrk_r>
 8007598:	3001      	adds	r0, #1
 800759a:	d101      	bne.n	80075a0 <sbrk_aligned+0x38>
 800759c:	f04f 34ff 	mov.w	r4, #4294967295
 80075a0:	4620      	mov	r0, r4
 80075a2:	bd70      	pop	{r4, r5, r6, pc}
 80075a4:	2000020c 	.word	0x2000020c

080075a8 <_malloc_r>:
 80075a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075ac:	1ccd      	adds	r5, r1, #3
 80075ae:	f025 0503 	bic.w	r5, r5, #3
 80075b2:	3508      	adds	r5, #8
 80075b4:	2d0c      	cmp	r5, #12
 80075b6:	bf38      	it	cc
 80075b8:	250c      	movcc	r5, #12
 80075ba:	2d00      	cmp	r5, #0
 80075bc:	4607      	mov	r7, r0
 80075be:	db01      	blt.n	80075c4 <_malloc_r+0x1c>
 80075c0:	42a9      	cmp	r1, r5
 80075c2:	d905      	bls.n	80075d0 <_malloc_r+0x28>
 80075c4:	230c      	movs	r3, #12
 80075c6:	2600      	movs	r6, #0
 80075c8:	603b      	str	r3, [r7, #0]
 80075ca:	4630      	mov	r0, r6
 80075cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075d0:	4e2e      	ldr	r6, [pc, #184]	; (800768c <_malloc_r+0xe4>)
 80075d2:	f000 f88d 	bl	80076f0 <__malloc_lock>
 80075d6:	6833      	ldr	r3, [r6, #0]
 80075d8:	461c      	mov	r4, r3
 80075da:	bb34      	cbnz	r4, 800762a <_malloc_r+0x82>
 80075dc:	4629      	mov	r1, r5
 80075de:	4638      	mov	r0, r7
 80075e0:	f7ff ffc2 	bl	8007568 <sbrk_aligned>
 80075e4:	1c43      	adds	r3, r0, #1
 80075e6:	4604      	mov	r4, r0
 80075e8:	d14d      	bne.n	8007686 <_malloc_r+0xde>
 80075ea:	6834      	ldr	r4, [r6, #0]
 80075ec:	4626      	mov	r6, r4
 80075ee:	2e00      	cmp	r6, #0
 80075f0:	d140      	bne.n	8007674 <_malloc_r+0xcc>
 80075f2:	6823      	ldr	r3, [r4, #0]
 80075f4:	4631      	mov	r1, r6
 80075f6:	4638      	mov	r0, r7
 80075f8:	eb04 0803 	add.w	r8, r4, r3
 80075fc:	f000 f848 	bl	8007690 <_sbrk_r>
 8007600:	4580      	cmp	r8, r0
 8007602:	d13a      	bne.n	800767a <_malloc_r+0xd2>
 8007604:	6821      	ldr	r1, [r4, #0]
 8007606:	3503      	adds	r5, #3
 8007608:	1a6d      	subs	r5, r5, r1
 800760a:	f025 0503 	bic.w	r5, r5, #3
 800760e:	3508      	adds	r5, #8
 8007610:	2d0c      	cmp	r5, #12
 8007612:	bf38      	it	cc
 8007614:	250c      	movcc	r5, #12
 8007616:	4638      	mov	r0, r7
 8007618:	4629      	mov	r1, r5
 800761a:	f7ff ffa5 	bl	8007568 <sbrk_aligned>
 800761e:	3001      	adds	r0, #1
 8007620:	d02b      	beq.n	800767a <_malloc_r+0xd2>
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	442b      	add	r3, r5
 8007626:	6023      	str	r3, [r4, #0]
 8007628:	e00e      	b.n	8007648 <_malloc_r+0xa0>
 800762a:	6822      	ldr	r2, [r4, #0]
 800762c:	1b52      	subs	r2, r2, r5
 800762e:	d41e      	bmi.n	800766e <_malloc_r+0xc6>
 8007630:	2a0b      	cmp	r2, #11
 8007632:	d916      	bls.n	8007662 <_malloc_r+0xba>
 8007634:	1961      	adds	r1, r4, r5
 8007636:	42a3      	cmp	r3, r4
 8007638:	6025      	str	r5, [r4, #0]
 800763a:	bf18      	it	ne
 800763c:	6059      	strne	r1, [r3, #4]
 800763e:	6863      	ldr	r3, [r4, #4]
 8007640:	bf08      	it	eq
 8007642:	6031      	streq	r1, [r6, #0]
 8007644:	5162      	str	r2, [r4, r5]
 8007646:	604b      	str	r3, [r1, #4]
 8007648:	4638      	mov	r0, r7
 800764a:	f104 060b 	add.w	r6, r4, #11
 800764e:	f000 f855 	bl	80076fc <__malloc_unlock>
 8007652:	f026 0607 	bic.w	r6, r6, #7
 8007656:	1d23      	adds	r3, r4, #4
 8007658:	1af2      	subs	r2, r6, r3
 800765a:	d0b6      	beq.n	80075ca <_malloc_r+0x22>
 800765c:	1b9b      	subs	r3, r3, r6
 800765e:	50a3      	str	r3, [r4, r2]
 8007660:	e7b3      	b.n	80075ca <_malloc_r+0x22>
 8007662:	6862      	ldr	r2, [r4, #4]
 8007664:	42a3      	cmp	r3, r4
 8007666:	bf0c      	ite	eq
 8007668:	6032      	streq	r2, [r6, #0]
 800766a:	605a      	strne	r2, [r3, #4]
 800766c:	e7ec      	b.n	8007648 <_malloc_r+0xa0>
 800766e:	4623      	mov	r3, r4
 8007670:	6864      	ldr	r4, [r4, #4]
 8007672:	e7b2      	b.n	80075da <_malloc_r+0x32>
 8007674:	4634      	mov	r4, r6
 8007676:	6876      	ldr	r6, [r6, #4]
 8007678:	e7b9      	b.n	80075ee <_malloc_r+0x46>
 800767a:	230c      	movs	r3, #12
 800767c:	4638      	mov	r0, r7
 800767e:	603b      	str	r3, [r7, #0]
 8007680:	f000 f83c 	bl	80076fc <__malloc_unlock>
 8007684:	e7a1      	b.n	80075ca <_malloc_r+0x22>
 8007686:	6025      	str	r5, [r4, #0]
 8007688:	e7de      	b.n	8007648 <_malloc_r+0xa0>
 800768a:	bf00      	nop
 800768c:	20000208 	.word	0x20000208

08007690 <_sbrk_r>:
 8007690:	b538      	push	{r3, r4, r5, lr}
 8007692:	2300      	movs	r3, #0
 8007694:	4d05      	ldr	r5, [pc, #20]	; (80076ac <_sbrk_r+0x1c>)
 8007696:	4604      	mov	r4, r0
 8007698:	4608      	mov	r0, r1
 800769a:	602b      	str	r3, [r5, #0]
 800769c:	f7fc fe4c 	bl	8004338 <_sbrk>
 80076a0:	1c43      	adds	r3, r0, #1
 80076a2:	d102      	bne.n	80076aa <_sbrk_r+0x1a>
 80076a4:	682b      	ldr	r3, [r5, #0]
 80076a6:	b103      	cbz	r3, 80076aa <_sbrk_r+0x1a>
 80076a8:	6023      	str	r3, [r4, #0]
 80076aa:	bd38      	pop	{r3, r4, r5, pc}
 80076ac:	20000210 	.word	0x20000210

080076b0 <siprintf>:
 80076b0:	b40e      	push	{r1, r2, r3}
 80076b2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80076b6:	b500      	push	{lr}
 80076b8:	b09c      	sub	sp, #112	; 0x70
 80076ba:	ab1d      	add	r3, sp, #116	; 0x74
 80076bc:	9002      	str	r0, [sp, #8]
 80076be:	9006      	str	r0, [sp, #24]
 80076c0:	9107      	str	r1, [sp, #28]
 80076c2:	9104      	str	r1, [sp, #16]
 80076c4:	4808      	ldr	r0, [pc, #32]	; (80076e8 <siprintf+0x38>)
 80076c6:	4909      	ldr	r1, [pc, #36]	; (80076ec <siprintf+0x3c>)
 80076c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80076cc:	9105      	str	r1, [sp, #20]
 80076ce:	6800      	ldr	r0, [r0, #0]
 80076d0:	a902      	add	r1, sp, #8
 80076d2:	9301      	str	r3, [sp, #4]
 80076d4:	f000 f874 	bl	80077c0 <_svfiprintf_r>
 80076d8:	2200      	movs	r2, #0
 80076da:	9b02      	ldr	r3, [sp, #8]
 80076dc:	701a      	strb	r2, [r3, #0]
 80076de:	b01c      	add	sp, #112	; 0x70
 80076e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80076e4:	b003      	add	sp, #12
 80076e6:	4770      	bx	lr
 80076e8:	20000040 	.word	0x20000040
 80076ec:	ffff0208 	.word	0xffff0208

080076f0 <__malloc_lock>:
 80076f0:	4801      	ldr	r0, [pc, #4]	; (80076f8 <__malloc_lock+0x8>)
 80076f2:	f000 bafb 	b.w	8007cec <__retarget_lock_acquire_recursive>
 80076f6:	bf00      	nop
 80076f8:	20000214 	.word	0x20000214

080076fc <__malloc_unlock>:
 80076fc:	4801      	ldr	r0, [pc, #4]	; (8007704 <__malloc_unlock+0x8>)
 80076fe:	f000 baf6 	b.w	8007cee <__retarget_lock_release_recursive>
 8007702:	bf00      	nop
 8007704:	20000214 	.word	0x20000214

08007708 <__ssputs_r>:
 8007708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800770c:	688e      	ldr	r6, [r1, #8]
 800770e:	4682      	mov	sl, r0
 8007710:	429e      	cmp	r6, r3
 8007712:	460c      	mov	r4, r1
 8007714:	4690      	mov	r8, r2
 8007716:	461f      	mov	r7, r3
 8007718:	d838      	bhi.n	800778c <__ssputs_r+0x84>
 800771a:	898a      	ldrh	r2, [r1, #12]
 800771c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007720:	d032      	beq.n	8007788 <__ssputs_r+0x80>
 8007722:	6825      	ldr	r5, [r4, #0]
 8007724:	6909      	ldr	r1, [r1, #16]
 8007726:	3301      	adds	r3, #1
 8007728:	eba5 0901 	sub.w	r9, r5, r1
 800772c:	6965      	ldr	r5, [r4, #20]
 800772e:	444b      	add	r3, r9
 8007730:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007734:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007738:	106d      	asrs	r5, r5, #1
 800773a:	429d      	cmp	r5, r3
 800773c:	bf38      	it	cc
 800773e:	461d      	movcc	r5, r3
 8007740:	0553      	lsls	r3, r2, #21
 8007742:	d531      	bpl.n	80077a8 <__ssputs_r+0xa0>
 8007744:	4629      	mov	r1, r5
 8007746:	f7ff ff2f 	bl	80075a8 <_malloc_r>
 800774a:	4606      	mov	r6, r0
 800774c:	b950      	cbnz	r0, 8007764 <__ssputs_r+0x5c>
 800774e:	230c      	movs	r3, #12
 8007750:	f04f 30ff 	mov.w	r0, #4294967295
 8007754:	f8ca 3000 	str.w	r3, [sl]
 8007758:	89a3      	ldrh	r3, [r4, #12]
 800775a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800775e:	81a3      	strh	r3, [r4, #12]
 8007760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007764:	464a      	mov	r2, r9
 8007766:	6921      	ldr	r1, [r4, #16]
 8007768:	f000 fad0 	bl	8007d0c <memcpy>
 800776c:	89a3      	ldrh	r3, [r4, #12]
 800776e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007772:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007776:	81a3      	strh	r3, [r4, #12]
 8007778:	6126      	str	r6, [r4, #16]
 800777a:	444e      	add	r6, r9
 800777c:	6026      	str	r6, [r4, #0]
 800777e:	463e      	mov	r6, r7
 8007780:	6165      	str	r5, [r4, #20]
 8007782:	eba5 0509 	sub.w	r5, r5, r9
 8007786:	60a5      	str	r5, [r4, #8]
 8007788:	42be      	cmp	r6, r7
 800778a:	d900      	bls.n	800778e <__ssputs_r+0x86>
 800778c:	463e      	mov	r6, r7
 800778e:	4632      	mov	r2, r6
 8007790:	4641      	mov	r1, r8
 8007792:	6820      	ldr	r0, [r4, #0]
 8007794:	f000 fac8 	bl	8007d28 <memmove>
 8007798:	68a3      	ldr	r3, [r4, #8]
 800779a:	2000      	movs	r0, #0
 800779c:	1b9b      	subs	r3, r3, r6
 800779e:	60a3      	str	r3, [r4, #8]
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	4433      	add	r3, r6
 80077a4:	6023      	str	r3, [r4, #0]
 80077a6:	e7db      	b.n	8007760 <__ssputs_r+0x58>
 80077a8:	462a      	mov	r2, r5
 80077aa:	f000 fad7 	bl	8007d5c <_realloc_r>
 80077ae:	4606      	mov	r6, r0
 80077b0:	2800      	cmp	r0, #0
 80077b2:	d1e1      	bne.n	8007778 <__ssputs_r+0x70>
 80077b4:	4650      	mov	r0, sl
 80077b6:	6921      	ldr	r1, [r4, #16]
 80077b8:	f7ff fe8e 	bl	80074d8 <_free_r>
 80077bc:	e7c7      	b.n	800774e <__ssputs_r+0x46>
	...

080077c0 <_svfiprintf_r>:
 80077c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c4:	4698      	mov	r8, r3
 80077c6:	898b      	ldrh	r3, [r1, #12]
 80077c8:	4607      	mov	r7, r0
 80077ca:	061b      	lsls	r3, r3, #24
 80077cc:	460d      	mov	r5, r1
 80077ce:	4614      	mov	r4, r2
 80077d0:	b09d      	sub	sp, #116	; 0x74
 80077d2:	d50e      	bpl.n	80077f2 <_svfiprintf_r+0x32>
 80077d4:	690b      	ldr	r3, [r1, #16]
 80077d6:	b963      	cbnz	r3, 80077f2 <_svfiprintf_r+0x32>
 80077d8:	2140      	movs	r1, #64	; 0x40
 80077da:	f7ff fee5 	bl	80075a8 <_malloc_r>
 80077de:	6028      	str	r0, [r5, #0]
 80077e0:	6128      	str	r0, [r5, #16]
 80077e2:	b920      	cbnz	r0, 80077ee <_svfiprintf_r+0x2e>
 80077e4:	230c      	movs	r3, #12
 80077e6:	603b      	str	r3, [r7, #0]
 80077e8:	f04f 30ff 	mov.w	r0, #4294967295
 80077ec:	e0d1      	b.n	8007992 <_svfiprintf_r+0x1d2>
 80077ee:	2340      	movs	r3, #64	; 0x40
 80077f0:	616b      	str	r3, [r5, #20]
 80077f2:	2300      	movs	r3, #0
 80077f4:	9309      	str	r3, [sp, #36]	; 0x24
 80077f6:	2320      	movs	r3, #32
 80077f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80077fc:	2330      	movs	r3, #48	; 0x30
 80077fe:	f04f 0901 	mov.w	r9, #1
 8007802:	f8cd 800c 	str.w	r8, [sp, #12]
 8007806:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80079ac <_svfiprintf_r+0x1ec>
 800780a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800780e:	4623      	mov	r3, r4
 8007810:	469a      	mov	sl, r3
 8007812:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007816:	b10a      	cbz	r2, 800781c <_svfiprintf_r+0x5c>
 8007818:	2a25      	cmp	r2, #37	; 0x25
 800781a:	d1f9      	bne.n	8007810 <_svfiprintf_r+0x50>
 800781c:	ebba 0b04 	subs.w	fp, sl, r4
 8007820:	d00b      	beq.n	800783a <_svfiprintf_r+0x7a>
 8007822:	465b      	mov	r3, fp
 8007824:	4622      	mov	r2, r4
 8007826:	4629      	mov	r1, r5
 8007828:	4638      	mov	r0, r7
 800782a:	f7ff ff6d 	bl	8007708 <__ssputs_r>
 800782e:	3001      	adds	r0, #1
 8007830:	f000 80aa 	beq.w	8007988 <_svfiprintf_r+0x1c8>
 8007834:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007836:	445a      	add	r2, fp
 8007838:	9209      	str	r2, [sp, #36]	; 0x24
 800783a:	f89a 3000 	ldrb.w	r3, [sl]
 800783e:	2b00      	cmp	r3, #0
 8007840:	f000 80a2 	beq.w	8007988 <_svfiprintf_r+0x1c8>
 8007844:	2300      	movs	r3, #0
 8007846:	f04f 32ff 	mov.w	r2, #4294967295
 800784a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800784e:	f10a 0a01 	add.w	sl, sl, #1
 8007852:	9304      	str	r3, [sp, #16]
 8007854:	9307      	str	r3, [sp, #28]
 8007856:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800785a:	931a      	str	r3, [sp, #104]	; 0x68
 800785c:	4654      	mov	r4, sl
 800785e:	2205      	movs	r2, #5
 8007860:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007864:	4851      	ldr	r0, [pc, #324]	; (80079ac <_svfiprintf_r+0x1ec>)
 8007866:	f000 fa43 	bl	8007cf0 <memchr>
 800786a:	9a04      	ldr	r2, [sp, #16]
 800786c:	b9d8      	cbnz	r0, 80078a6 <_svfiprintf_r+0xe6>
 800786e:	06d0      	lsls	r0, r2, #27
 8007870:	bf44      	itt	mi
 8007872:	2320      	movmi	r3, #32
 8007874:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007878:	0711      	lsls	r1, r2, #28
 800787a:	bf44      	itt	mi
 800787c:	232b      	movmi	r3, #43	; 0x2b
 800787e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007882:	f89a 3000 	ldrb.w	r3, [sl]
 8007886:	2b2a      	cmp	r3, #42	; 0x2a
 8007888:	d015      	beq.n	80078b6 <_svfiprintf_r+0xf6>
 800788a:	4654      	mov	r4, sl
 800788c:	2000      	movs	r0, #0
 800788e:	f04f 0c0a 	mov.w	ip, #10
 8007892:	9a07      	ldr	r2, [sp, #28]
 8007894:	4621      	mov	r1, r4
 8007896:	f811 3b01 	ldrb.w	r3, [r1], #1
 800789a:	3b30      	subs	r3, #48	; 0x30
 800789c:	2b09      	cmp	r3, #9
 800789e:	d94e      	bls.n	800793e <_svfiprintf_r+0x17e>
 80078a0:	b1b0      	cbz	r0, 80078d0 <_svfiprintf_r+0x110>
 80078a2:	9207      	str	r2, [sp, #28]
 80078a4:	e014      	b.n	80078d0 <_svfiprintf_r+0x110>
 80078a6:	eba0 0308 	sub.w	r3, r0, r8
 80078aa:	fa09 f303 	lsl.w	r3, r9, r3
 80078ae:	4313      	orrs	r3, r2
 80078b0:	46a2      	mov	sl, r4
 80078b2:	9304      	str	r3, [sp, #16]
 80078b4:	e7d2      	b.n	800785c <_svfiprintf_r+0x9c>
 80078b6:	9b03      	ldr	r3, [sp, #12]
 80078b8:	1d19      	adds	r1, r3, #4
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	9103      	str	r1, [sp, #12]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	bfbb      	ittet	lt
 80078c2:	425b      	neglt	r3, r3
 80078c4:	f042 0202 	orrlt.w	r2, r2, #2
 80078c8:	9307      	strge	r3, [sp, #28]
 80078ca:	9307      	strlt	r3, [sp, #28]
 80078cc:	bfb8      	it	lt
 80078ce:	9204      	strlt	r2, [sp, #16]
 80078d0:	7823      	ldrb	r3, [r4, #0]
 80078d2:	2b2e      	cmp	r3, #46	; 0x2e
 80078d4:	d10c      	bne.n	80078f0 <_svfiprintf_r+0x130>
 80078d6:	7863      	ldrb	r3, [r4, #1]
 80078d8:	2b2a      	cmp	r3, #42	; 0x2a
 80078da:	d135      	bne.n	8007948 <_svfiprintf_r+0x188>
 80078dc:	9b03      	ldr	r3, [sp, #12]
 80078de:	3402      	adds	r4, #2
 80078e0:	1d1a      	adds	r2, r3, #4
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	9203      	str	r2, [sp, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	bfb8      	it	lt
 80078ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80078ee:	9305      	str	r3, [sp, #20]
 80078f0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80079b0 <_svfiprintf_r+0x1f0>
 80078f4:	2203      	movs	r2, #3
 80078f6:	4650      	mov	r0, sl
 80078f8:	7821      	ldrb	r1, [r4, #0]
 80078fa:	f000 f9f9 	bl	8007cf0 <memchr>
 80078fe:	b140      	cbz	r0, 8007912 <_svfiprintf_r+0x152>
 8007900:	2340      	movs	r3, #64	; 0x40
 8007902:	eba0 000a 	sub.w	r0, r0, sl
 8007906:	fa03 f000 	lsl.w	r0, r3, r0
 800790a:	9b04      	ldr	r3, [sp, #16]
 800790c:	3401      	adds	r4, #1
 800790e:	4303      	orrs	r3, r0
 8007910:	9304      	str	r3, [sp, #16]
 8007912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007916:	2206      	movs	r2, #6
 8007918:	4826      	ldr	r0, [pc, #152]	; (80079b4 <_svfiprintf_r+0x1f4>)
 800791a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800791e:	f000 f9e7 	bl	8007cf0 <memchr>
 8007922:	2800      	cmp	r0, #0
 8007924:	d038      	beq.n	8007998 <_svfiprintf_r+0x1d8>
 8007926:	4b24      	ldr	r3, [pc, #144]	; (80079b8 <_svfiprintf_r+0x1f8>)
 8007928:	bb1b      	cbnz	r3, 8007972 <_svfiprintf_r+0x1b2>
 800792a:	9b03      	ldr	r3, [sp, #12]
 800792c:	3307      	adds	r3, #7
 800792e:	f023 0307 	bic.w	r3, r3, #7
 8007932:	3308      	adds	r3, #8
 8007934:	9303      	str	r3, [sp, #12]
 8007936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007938:	4433      	add	r3, r6
 800793a:	9309      	str	r3, [sp, #36]	; 0x24
 800793c:	e767      	b.n	800780e <_svfiprintf_r+0x4e>
 800793e:	460c      	mov	r4, r1
 8007940:	2001      	movs	r0, #1
 8007942:	fb0c 3202 	mla	r2, ip, r2, r3
 8007946:	e7a5      	b.n	8007894 <_svfiprintf_r+0xd4>
 8007948:	2300      	movs	r3, #0
 800794a:	f04f 0c0a 	mov.w	ip, #10
 800794e:	4619      	mov	r1, r3
 8007950:	3401      	adds	r4, #1
 8007952:	9305      	str	r3, [sp, #20]
 8007954:	4620      	mov	r0, r4
 8007956:	f810 2b01 	ldrb.w	r2, [r0], #1
 800795a:	3a30      	subs	r2, #48	; 0x30
 800795c:	2a09      	cmp	r2, #9
 800795e:	d903      	bls.n	8007968 <_svfiprintf_r+0x1a8>
 8007960:	2b00      	cmp	r3, #0
 8007962:	d0c5      	beq.n	80078f0 <_svfiprintf_r+0x130>
 8007964:	9105      	str	r1, [sp, #20]
 8007966:	e7c3      	b.n	80078f0 <_svfiprintf_r+0x130>
 8007968:	4604      	mov	r4, r0
 800796a:	2301      	movs	r3, #1
 800796c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007970:	e7f0      	b.n	8007954 <_svfiprintf_r+0x194>
 8007972:	ab03      	add	r3, sp, #12
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	462a      	mov	r2, r5
 8007978:	4638      	mov	r0, r7
 800797a:	4b10      	ldr	r3, [pc, #64]	; (80079bc <_svfiprintf_r+0x1fc>)
 800797c:	a904      	add	r1, sp, #16
 800797e:	f3af 8000 	nop.w
 8007982:	1c42      	adds	r2, r0, #1
 8007984:	4606      	mov	r6, r0
 8007986:	d1d6      	bne.n	8007936 <_svfiprintf_r+0x176>
 8007988:	89ab      	ldrh	r3, [r5, #12]
 800798a:	065b      	lsls	r3, r3, #25
 800798c:	f53f af2c 	bmi.w	80077e8 <_svfiprintf_r+0x28>
 8007990:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007992:	b01d      	add	sp, #116	; 0x74
 8007994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007998:	ab03      	add	r3, sp, #12
 800799a:	9300      	str	r3, [sp, #0]
 800799c:	462a      	mov	r2, r5
 800799e:	4638      	mov	r0, r7
 80079a0:	4b06      	ldr	r3, [pc, #24]	; (80079bc <_svfiprintf_r+0x1fc>)
 80079a2:	a904      	add	r1, sp, #16
 80079a4:	f000 f87c 	bl	8007aa0 <_printf_i>
 80079a8:	e7eb      	b.n	8007982 <_svfiprintf_r+0x1c2>
 80079aa:	bf00      	nop
 80079ac:	0800852a 	.word	0x0800852a
 80079b0:	08008530 	.word	0x08008530
 80079b4:	08008534 	.word	0x08008534
 80079b8:	00000000 	.word	0x00000000
 80079bc:	08007709 	.word	0x08007709

080079c0 <_printf_common>:
 80079c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079c4:	4616      	mov	r6, r2
 80079c6:	4699      	mov	r9, r3
 80079c8:	688a      	ldr	r2, [r1, #8]
 80079ca:	690b      	ldr	r3, [r1, #16]
 80079cc:	4607      	mov	r7, r0
 80079ce:	4293      	cmp	r3, r2
 80079d0:	bfb8      	it	lt
 80079d2:	4613      	movlt	r3, r2
 80079d4:	6033      	str	r3, [r6, #0]
 80079d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80079da:	460c      	mov	r4, r1
 80079dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80079e0:	b10a      	cbz	r2, 80079e6 <_printf_common+0x26>
 80079e2:	3301      	adds	r3, #1
 80079e4:	6033      	str	r3, [r6, #0]
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	0699      	lsls	r1, r3, #26
 80079ea:	bf42      	ittt	mi
 80079ec:	6833      	ldrmi	r3, [r6, #0]
 80079ee:	3302      	addmi	r3, #2
 80079f0:	6033      	strmi	r3, [r6, #0]
 80079f2:	6825      	ldr	r5, [r4, #0]
 80079f4:	f015 0506 	ands.w	r5, r5, #6
 80079f8:	d106      	bne.n	8007a08 <_printf_common+0x48>
 80079fa:	f104 0a19 	add.w	sl, r4, #25
 80079fe:	68e3      	ldr	r3, [r4, #12]
 8007a00:	6832      	ldr	r2, [r6, #0]
 8007a02:	1a9b      	subs	r3, r3, r2
 8007a04:	42ab      	cmp	r3, r5
 8007a06:	dc28      	bgt.n	8007a5a <_printf_common+0x9a>
 8007a08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a0c:	1e13      	subs	r3, r2, #0
 8007a0e:	6822      	ldr	r2, [r4, #0]
 8007a10:	bf18      	it	ne
 8007a12:	2301      	movne	r3, #1
 8007a14:	0692      	lsls	r2, r2, #26
 8007a16:	d42d      	bmi.n	8007a74 <_printf_common+0xb4>
 8007a18:	4649      	mov	r1, r9
 8007a1a:	4638      	mov	r0, r7
 8007a1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a20:	47c0      	blx	r8
 8007a22:	3001      	adds	r0, #1
 8007a24:	d020      	beq.n	8007a68 <_printf_common+0xa8>
 8007a26:	6823      	ldr	r3, [r4, #0]
 8007a28:	68e5      	ldr	r5, [r4, #12]
 8007a2a:	f003 0306 	and.w	r3, r3, #6
 8007a2e:	2b04      	cmp	r3, #4
 8007a30:	bf18      	it	ne
 8007a32:	2500      	movne	r5, #0
 8007a34:	6832      	ldr	r2, [r6, #0]
 8007a36:	f04f 0600 	mov.w	r6, #0
 8007a3a:	68a3      	ldr	r3, [r4, #8]
 8007a3c:	bf08      	it	eq
 8007a3e:	1aad      	subeq	r5, r5, r2
 8007a40:	6922      	ldr	r2, [r4, #16]
 8007a42:	bf08      	it	eq
 8007a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	bfc4      	itt	gt
 8007a4c:	1a9b      	subgt	r3, r3, r2
 8007a4e:	18ed      	addgt	r5, r5, r3
 8007a50:	341a      	adds	r4, #26
 8007a52:	42b5      	cmp	r5, r6
 8007a54:	d11a      	bne.n	8007a8c <_printf_common+0xcc>
 8007a56:	2000      	movs	r0, #0
 8007a58:	e008      	b.n	8007a6c <_printf_common+0xac>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	4652      	mov	r2, sl
 8007a5e:	4649      	mov	r1, r9
 8007a60:	4638      	mov	r0, r7
 8007a62:	47c0      	blx	r8
 8007a64:	3001      	adds	r0, #1
 8007a66:	d103      	bne.n	8007a70 <_printf_common+0xb0>
 8007a68:	f04f 30ff 	mov.w	r0, #4294967295
 8007a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a70:	3501      	adds	r5, #1
 8007a72:	e7c4      	b.n	80079fe <_printf_common+0x3e>
 8007a74:	2030      	movs	r0, #48	; 0x30
 8007a76:	18e1      	adds	r1, r4, r3
 8007a78:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a7c:	1c5a      	adds	r2, r3, #1
 8007a7e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a82:	4422      	add	r2, r4
 8007a84:	3302      	adds	r3, #2
 8007a86:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a8a:	e7c5      	b.n	8007a18 <_printf_common+0x58>
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	4622      	mov	r2, r4
 8007a90:	4649      	mov	r1, r9
 8007a92:	4638      	mov	r0, r7
 8007a94:	47c0      	blx	r8
 8007a96:	3001      	adds	r0, #1
 8007a98:	d0e6      	beq.n	8007a68 <_printf_common+0xa8>
 8007a9a:	3601      	adds	r6, #1
 8007a9c:	e7d9      	b.n	8007a52 <_printf_common+0x92>
	...

08007aa0 <_printf_i>:
 8007aa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007aa4:	7e0f      	ldrb	r7, [r1, #24]
 8007aa6:	4691      	mov	r9, r2
 8007aa8:	2f78      	cmp	r7, #120	; 0x78
 8007aaa:	4680      	mov	r8, r0
 8007aac:	460c      	mov	r4, r1
 8007aae:	469a      	mov	sl, r3
 8007ab0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ab2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007ab6:	d807      	bhi.n	8007ac8 <_printf_i+0x28>
 8007ab8:	2f62      	cmp	r7, #98	; 0x62
 8007aba:	d80a      	bhi.n	8007ad2 <_printf_i+0x32>
 8007abc:	2f00      	cmp	r7, #0
 8007abe:	f000 80d9 	beq.w	8007c74 <_printf_i+0x1d4>
 8007ac2:	2f58      	cmp	r7, #88	; 0x58
 8007ac4:	f000 80a4 	beq.w	8007c10 <_printf_i+0x170>
 8007ac8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007acc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ad0:	e03a      	b.n	8007b48 <_printf_i+0xa8>
 8007ad2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ad6:	2b15      	cmp	r3, #21
 8007ad8:	d8f6      	bhi.n	8007ac8 <_printf_i+0x28>
 8007ada:	a101      	add	r1, pc, #4	; (adr r1, 8007ae0 <_printf_i+0x40>)
 8007adc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ae0:	08007b39 	.word	0x08007b39
 8007ae4:	08007b4d 	.word	0x08007b4d
 8007ae8:	08007ac9 	.word	0x08007ac9
 8007aec:	08007ac9 	.word	0x08007ac9
 8007af0:	08007ac9 	.word	0x08007ac9
 8007af4:	08007ac9 	.word	0x08007ac9
 8007af8:	08007b4d 	.word	0x08007b4d
 8007afc:	08007ac9 	.word	0x08007ac9
 8007b00:	08007ac9 	.word	0x08007ac9
 8007b04:	08007ac9 	.word	0x08007ac9
 8007b08:	08007ac9 	.word	0x08007ac9
 8007b0c:	08007c5b 	.word	0x08007c5b
 8007b10:	08007b7d 	.word	0x08007b7d
 8007b14:	08007c3d 	.word	0x08007c3d
 8007b18:	08007ac9 	.word	0x08007ac9
 8007b1c:	08007ac9 	.word	0x08007ac9
 8007b20:	08007c7d 	.word	0x08007c7d
 8007b24:	08007ac9 	.word	0x08007ac9
 8007b28:	08007b7d 	.word	0x08007b7d
 8007b2c:	08007ac9 	.word	0x08007ac9
 8007b30:	08007ac9 	.word	0x08007ac9
 8007b34:	08007c45 	.word	0x08007c45
 8007b38:	682b      	ldr	r3, [r5, #0]
 8007b3a:	1d1a      	adds	r2, r3, #4
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	602a      	str	r2, [r5, #0]
 8007b40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e0a4      	b.n	8007c96 <_printf_i+0x1f6>
 8007b4c:	6820      	ldr	r0, [r4, #0]
 8007b4e:	6829      	ldr	r1, [r5, #0]
 8007b50:	0606      	lsls	r6, r0, #24
 8007b52:	f101 0304 	add.w	r3, r1, #4
 8007b56:	d50a      	bpl.n	8007b6e <_printf_i+0xce>
 8007b58:	680e      	ldr	r6, [r1, #0]
 8007b5a:	602b      	str	r3, [r5, #0]
 8007b5c:	2e00      	cmp	r6, #0
 8007b5e:	da03      	bge.n	8007b68 <_printf_i+0xc8>
 8007b60:	232d      	movs	r3, #45	; 0x2d
 8007b62:	4276      	negs	r6, r6
 8007b64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b68:	230a      	movs	r3, #10
 8007b6a:	485e      	ldr	r0, [pc, #376]	; (8007ce4 <_printf_i+0x244>)
 8007b6c:	e019      	b.n	8007ba2 <_printf_i+0x102>
 8007b6e:	680e      	ldr	r6, [r1, #0]
 8007b70:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007b74:	602b      	str	r3, [r5, #0]
 8007b76:	bf18      	it	ne
 8007b78:	b236      	sxthne	r6, r6
 8007b7a:	e7ef      	b.n	8007b5c <_printf_i+0xbc>
 8007b7c:	682b      	ldr	r3, [r5, #0]
 8007b7e:	6820      	ldr	r0, [r4, #0]
 8007b80:	1d19      	adds	r1, r3, #4
 8007b82:	6029      	str	r1, [r5, #0]
 8007b84:	0601      	lsls	r1, r0, #24
 8007b86:	d501      	bpl.n	8007b8c <_printf_i+0xec>
 8007b88:	681e      	ldr	r6, [r3, #0]
 8007b8a:	e002      	b.n	8007b92 <_printf_i+0xf2>
 8007b8c:	0646      	lsls	r6, r0, #25
 8007b8e:	d5fb      	bpl.n	8007b88 <_printf_i+0xe8>
 8007b90:	881e      	ldrh	r6, [r3, #0]
 8007b92:	2f6f      	cmp	r7, #111	; 0x6f
 8007b94:	bf0c      	ite	eq
 8007b96:	2308      	moveq	r3, #8
 8007b98:	230a      	movne	r3, #10
 8007b9a:	4852      	ldr	r0, [pc, #328]	; (8007ce4 <_printf_i+0x244>)
 8007b9c:	2100      	movs	r1, #0
 8007b9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ba2:	6865      	ldr	r5, [r4, #4]
 8007ba4:	2d00      	cmp	r5, #0
 8007ba6:	bfa8      	it	ge
 8007ba8:	6821      	ldrge	r1, [r4, #0]
 8007baa:	60a5      	str	r5, [r4, #8]
 8007bac:	bfa4      	itt	ge
 8007bae:	f021 0104 	bicge.w	r1, r1, #4
 8007bb2:	6021      	strge	r1, [r4, #0]
 8007bb4:	b90e      	cbnz	r6, 8007bba <_printf_i+0x11a>
 8007bb6:	2d00      	cmp	r5, #0
 8007bb8:	d04d      	beq.n	8007c56 <_printf_i+0x1b6>
 8007bba:	4615      	mov	r5, r2
 8007bbc:	fbb6 f1f3 	udiv	r1, r6, r3
 8007bc0:	fb03 6711 	mls	r7, r3, r1, r6
 8007bc4:	5dc7      	ldrb	r7, [r0, r7]
 8007bc6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007bca:	4637      	mov	r7, r6
 8007bcc:	42bb      	cmp	r3, r7
 8007bce:	460e      	mov	r6, r1
 8007bd0:	d9f4      	bls.n	8007bbc <_printf_i+0x11c>
 8007bd2:	2b08      	cmp	r3, #8
 8007bd4:	d10b      	bne.n	8007bee <_printf_i+0x14e>
 8007bd6:	6823      	ldr	r3, [r4, #0]
 8007bd8:	07de      	lsls	r6, r3, #31
 8007bda:	d508      	bpl.n	8007bee <_printf_i+0x14e>
 8007bdc:	6923      	ldr	r3, [r4, #16]
 8007bde:	6861      	ldr	r1, [r4, #4]
 8007be0:	4299      	cmp	r1, r3
 8007be2:	bfde      	ittt	le
 8007be4:	2330      	movle	r3, #48	; 0x30
 8007be6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007bea:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007bee:	1b52      	subs	r2, r2, r5
 8007bf0:	6122      	str	r2, [r4, #16]
 8007bf2:	464b      	mov	r3, r9
 8007bf4:	4621      	mov	r1, r4
 8007bf6:	4640      	mov	r0, r8
 8007bf8:	f8cd a000 	str.w	sl, [sp]
 8007bfc:	aa03      	add	r2, sp, #12
 8007bfe:	f7ff fedf 	bl	80079c0 <_printf_common>
 8007c02:	3001      	adds	r0, #1
 8007c04:	d14c      	bne.n	8007ca0 <_printf_i+0x200>
 8007c06:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0a:	b004      	add	sp, #16
 8007c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c10:	4834      	ldr	r0, [pc, #208]	; (8007ce4 <_printf_i+0x244>)
 8007c12:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007c16:	6829      	ldr	r1, [r5, #0]
 8007c18:	6823      	ldr	r3, [r4, #0]
 8007c1a:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c1e:	6029      	str	r1, [r5, #0]
 8007c20:	061d      	lsls	r5, r3, #24
 8007c22:	d514      	bpl.n	8007c4e <_printf_i+0x1ae>
 8007c24:	07df      	lsls	r7, r3, #31
 8007c26:	bf44      	itt	mi
 8007c28:	f043 0320 	orrmi.w	r3, r3, #32
 8007c2c:	6023      	strmi	r3, [r4, #0]
 8007c2e:	b91e      	cbnz	r6, 8007c38 <_printf_i+0x198>
 8007c30:	6823      	ldr	r3, [r4, #0]
 8007c32:	f023 0320 	bic.w	r3, r3, #32
 8007c36:	6023      	str	r3, [r4, #0]
 8007c38:	2310      	movs	r3, #16
 8007c3a:	e7af      	b.n	8007b9c <_printf_i+0xfc>
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	f043 0320 	orr.w	r3, r3, #32
 8007c42:	6023      	str	r3, [r4, #0]
 8007c44:	2378      	movs	r3, #120	; 0x78
 8007c46:	4828      	ldr	r0, [pc, #160]	; (8007ce8 <_printf_i+0x248>)
 8007c48:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c4c:	e7e3      	b.n	8007c16 <_printf_i+0x176>
 8007c4e:	0659      	lsls	r1, r3, #25
 8007c50:	bf48      	it	mi
 8007c52:	b2b6      	uxthmi	r6, r6
 8007c54:	e7e6      	b.n	8007c24 <_printf_i+0x184>
 8007c56:	4615      	mov	r5, r2
 8007c58:	e7bb      	b.n	8007bd2 <_printf_i+0x132>
 8007c5a:	682b      	ldr	r3, [r5, #0]
 8007c5c:	6826      	ldr	r6, [r4, #0]
 8007c5e:	1d18      	adds	r0, r3, #4
 8007c60:	6961      	ldr	r1, [r4, #20]
 8007c62:	6028      	str	r0, [r5, #0]
 8007c64:	0635      	lsls	r5, r6, #24
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	d501      	bpl.n	8007c6e <_printf_i+0x1ce>
 8007c6a:	6019      	str	r1, [r3, #0]
 8007c6c:	e002      	b.n	8007c74 <_printf_i+0x1d4>
 8007c6e:	0670      	lsls	r0, r6, #25
 8007c70:	d5fb      	bpl.n	8007c6a <_printf_i+0x1ca>
 8007c72:	8019      	strh	r1, [r3, #0]
 8007c74:	2300      	movs	r3, #0
 8007c76:	4615      	mov	r5, r2
 8007c78:	6123      	str	r3, [r4, #16]
 8007c7a:	e7ba      	b.n	8007bf2 <_printf_i+0x152>
 8007c7c:	682b      	ldr	r3, [r5, #0]
 8007c7e:	2100      	movs	r1, #0
 8007c80:	1d1a      	adds	r2, r3, #4
 8007c82:	602a      	str	r2, [r5, #0]
 8007c84:	681d      	ldr	r5, [r3, #0]
 8007c86:	6862      	ldr	r2, [r4, #4]
 8007c88:	4628      	mov	r0, r5
 8007c8a:	f000 f831 	bl	8007cf0 <memchr>
 8007c8e:	b108      	cbz	r0, 8007c94 <_printf_i+0x1f4>
 8007c90:	1b40      	subs	r0, r0, r5
 8007c92:	6060      	str	r0, [r4, #4]
 8007c94:	6863      	ldr	r3, [r4, #4]
 8007c96:	6123      	str	r3, [r4, #16]
 8007c98:	2300      	movs	r3, #0
 8007c9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c9e:	e7a8      	b.n	8007bf2 <_printf_i+0x152>
 8007ca0:	462a      	mov	r2, r5
 8007ca2:	4649      	mov	r1, r9
 8007ca4:	4640      	mov	r0, r8
 8007ca6:	6923      	ldr	r3, [r4, #16]
 8007ca8:	47d0      	blx	sl
 8007caa:	3001      	adds	r0, #1
 8007cac:	d0ab      	beq.n	8007c06 <_printf_i+0x166>
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	079b      	lsls	r3, r3, #30
 8007cb2:	d413      	bmi.n	8007cdc <_printf_i+0x23c>
 8007cb4:	68e0      	ldr	r0, [r4, #12]
 8007cb6:	9b03      	ldr	r3, [sp, #12]
 8007cb8:	4298      	cmp	r0, r3
 8007cba:	bfb8      	it	lt
 8007cbc:	4618      	movlt	r0, r3
 8007cbe:	e7a4      	b.n	8007c0a <_printf_i+0x16a>
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	4632      	mov	r2, r6
 8007cc4:	4649      	mov	r1, r9
 8007cc6:	4640      	mov	r0, r8
 8007cc8:	47d0      	blx	sl
 8007cca:	3001      	adds	r0, #1
 8007ccc:	d09b      	beq.n	8007c06 <_printf_i+0x166>
 8007cce:	3501      	adds	r5, #1
 8007cd0:	68e3      	ldr	r3, [r4, #12]
 8007cd2:	9903      	ldr	r1, [sp, #12]
 8007cd4:	1a5b      	subs	r3, r3, r1
 8007cd6:	42ab      	cmp	r3, r5
 8007cd8:	dcf2      	bgt.n	8007cc0 <_printf_i+0x220>
 8007cda:	e7eb      	b.n	8007cb4 <_printf_i+0x214>
 8007cdc:	2500      	movs	r5, #0
 8007cde:	f104 0619 	add.w	r6, r4, #25
 8007ce2:	e7f5      	b.n	8007cd0 <_printf_i+0x230>
 8007ce4:	0800853b 	.word	0x0800853b
 8007ce8:	0800854c 	.word	0x0800854c

08007cec <__retarget_lock_acquire_recursive>:
 8007cec:	4770      	bx	lr

08007cee <__retarget_lock_release_recursive>:
 8007cee:	4770      	bx	lr

08007cf0 <memchr>:
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	b510      	push	{r4, lr}
 8007cf4:	b2c9      	uxtb	r1, r1
 8007cf6:	4402      	add	r2, r0
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	d101      	bne.n	8007d02 <memchr+0x12>
 8007cfe:	2000      	movs	r0, #0
 8007d00:	e003      	b.n	8007d0a <memchr+0x1a>
 8007d02:	7804      	ldrb	r4, [r0, #0]
 8007d04:	3301      	adds	r3, #1
 8007d06:	428c      	cmp	r4, r1
 8007d08:	d1f6      	bne.n	8007cf8 <memchr+0x8>
 8007d0a:	bd10      	pop	{r4, pc}

08007d0c <memcpy>:
 8007d0c:	440a      	add	r2, r1
 8007d0e:	4291      	cmp	r1, r2
 8007d10:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d14:	d100      	bne.n	8007d18 <memcpy+0xc>
 8007d16:	4770      	bx	lr
 8007d18:	b510      	push	{r4, lr}
 8007d1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d1e:	4291      	cmp	r1, r2
 8007d20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d24:	d1f9      	bne.n	8007d1a <memcpy+0xe>
 8007d26:	bd10      	pop	{r4, pc}

08007d28 <memmove>:
 8007d28:	4288      	cmp	r0, r1
 8007d2a:	b510      	push	{r4, lr}
 8007d2c:	eb01 0402 	add.w	r4, r1, r2
 8007d30:	d902      	bls.n	8007d38 <memmove+0x10>
 8007d32:	4284      	cmp	r4, r0
 8007d34:	4623      	mov	r3, r4
 8007d36:	d807      	bhi.n	8007d48 <memmove+0x20>
 8007d38:	1e43      	subs	r3, r0, #1
 8007d3a:	42a1      	cmp	r1, r4
 8007d3c:	d008      	beq.n	8007d50 <memmove+0x28>
 8007d3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d46:	e7f8      	b.n	8007d3a <memmove+0x12>
 8007d48:	4601      	mov	r1, r0
 8007d4a:	4402      	add	r2, r0
 8007d4c:	428a      	cmp	r2, r1
 8007d4e:	d100      	bne.n	8007d52 <memmove+0x2a>
 8007d50:	bd10      	pop	{r4, pc}
 8007d52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d5a:	e7f7      	b.n	8007d4c <memmove+0x24>

08007d5c <_realloc_r>:
 8007d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d60:	4680      	mov	r8, r0
 8007d62:	4614      	mov	r4, r2
 8007d64:	460e      	mov	r6, r1
 8007d66:	b921      	cbnz	r1, 8007d72 <_realloc_r+0x16>
 8007d68:	4611      	mov	r1, r2
 8007d6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d6e:	f7ff bc1b 	b.w	80075a8 <_malloc_r>
 8007d72:	b92a      	cbnz	r2, 8007d80 <_realloc_r+0x24>
 8007d74:	f7ff fbb0 	bl	80074d8 <_free_r>
 8007d78:	4625      	mov	r5, r4
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d80:	f000 f81b 	bl	8007dba <_malloc_usable_size_r>
 8007d84:	4284      	cmp	r4, r0
 8007d86:	4607      	mov	r7, r0
 8007d88:	d802      	bhi.n	8007d90 <_realloc_r+0x34>
 8007d8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d8e:	d812      	bhi.n	8007db6 <_realloc_r+0x5a>
 8007d90:	4621      	mov	r1, r4
 8007d92:	4640      	mov	r0, r8
 8007d94:	f7ff fc08 	bl	80075a8 <_malloc_r>
 8007d98:	4605      	mov	r5, r0
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	d0ed      	beq.n	8007d7a <_realloc_r+0x1e>
 8007d9e:	42bc      	cmp	r4, r7
 8007da0:	4622      	mov	r2, r4
 8007da2:	4631      	mov	r1, r6
 8007da4:	bf28      	it	cs
 8007da6:	463a      	movcs	r2, r7
 8007da8:	f7ff ffb0 	bl	8007d0c <memcpy>
 8007dac:	4631      	mov	r1, r6
 8007dae:	4640      	mov	r0, r8
 8007db0:	f7ff fb92 	bl	80074d8 <_free_r>
 8007db4:	e7e1      	b.n	8007d7a <_realloc_r+0x1e>
 8007db6:	4635      	mov	r5, r6
 8007db8:	e7df      	b.n	8007d7a <_realloc_r+0x1e>

08007dba <_malloc_usable_size_r>:
 8007dba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dbe:	1f18      	subs	r0, r3, #4
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	bfbc      	itt	lt
 8007dc4:	580b      	ldrlt	r3, [r1, r0]
 8007dc6:	18c0      	addlt	r0, r0, r3
 8007dc8:	4770      	bx	lr
	...

08007dcc <_init>:
 8007dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dce:	bf00      	nop
 8007dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dd2:	bc08      	pop	{r3}
 8007dd4:	469e      	mov	lr, r3
 8007dd6:	4770      	bx	lr

08007dd8 <_fini>:
 8007dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dda:	bf00      	nop
 8007ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dde:	bc08      	pop	{r3}
 8007de0:	469e      	mov	lr, r3
 8007de2:	4770      	bx	lr
