Synthesis of a novel timing-error detection architecture