#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f871c5b2270 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
P_0x7f871c5732b0 .param/l "num_cycles" 0 2 21, +C4<00000000000000000000000011001000>;
v0x7f871c5dec90_0 .var "Clk", 0 0;
v0x7f871c5ded30_0 .var "Reset", 0 0;
v0x7f871c5dedd0_0 .var "Start", 0 0;
v0x7f871c5deea0_0 .var/i "counter", 31 0;
v0x7f871c5def30_0 .net "cpu_mem_addr", 31 0, L_0x7f871c5df7d0;  1 drivers
v0x7f871c5df040_0 .net "cpu_mem_data", 255 0, L_0x7f871c5df9f0;  1 drivers
v0x7f871c5df0d0_0 .net "cpu_mem_enable", 0 0, L_0x7f871c5df890;  1 drivers
v0x7f871c5df1a0_0 .net "cpu_mem_write", 0 0, L_0x7f871c5df940;  1 drivers
v0x7f871c5df270_0 .var "flag", 0 0;
v0x7f871c5df380_0 .var/i "i", 31 0;
v0x7f871c5df410_0 .var/i "j", 31 0;
v0x7f871c5df4a0_0 .net "mem_cpu_ack", 0 0, L_0x7f871c5e6f40;  1 drivers
v0x7f871c5df530_0 .net "mem_cpu_data", 255 0, v0x7f871c5de610_0;  1 drivers
v0x7f871c5df600_0 .var/i "outfile", 31 0;
v0x7f871c5df690_0 .var/i "outfile2", 31 0;
v0x7f871c5df720_0 .var "tag", 23 0;
S_0x7f871c5b3100 .scope module, "CPU" "CPU" 2 25, 3 28 0, S_0x7f871c5b2270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_0x7f871c5df7d0 .functor BUFZ 32, L_0x7f871c5e43b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f871c5df890 .functor BUFZ 1, v0x7f871c5d9850_0, C4<0>, C4<0>, C4<0>;
L_0x7f871c5df940 .functor BUFZ 1, v0x7f871c5d9990_0, C4<0>, C4<0>, C4<0>;
L_0x7f871c5df9f0 .functor BUFZ 256, L_0x7f871c5e44b0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f871c5dfaa0 .functor BUFZ 256, v0x7f871c5de610_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f871c5dfb80 .functor BUFZ 1, L_0x7f871c5e6f40, C4<0>, C4<0>, C4<0>;
L_0x7f871c5dfdb0 .functor AND 1, L_0x7f871c5dfd10, v0x7f871c5c9670_0, C4<1>, C4<1>;
v0x7f871c5da470_0 .net "ALUCtrlSig", 2 0, v0x7f871c5c8400_0;  1 drivers
v0x7f871c5da560_0 .net "ALUOp", 1 0, v0x7f871c5c9510_0;  1 drivers
v0x7f871c5da5f0_0 .net "ALUSrc", 0 0, v0x7f871c5c95d0_0;  1 drivers
v0x7f871c5da6c0_0 .net/s "ALUoperand1", 31 0, v0x7f871c5d0250_0;  1 drivers
v0x7f871c5da790_0 .net/s "ALUoperand2", 31 0, L_0x7f871c5e3230;  1 drivers
v0x7f871c5da8a0_0 .net "BranchTarget", 31 0, v0x7f871c5c90b0_0;  1 drivers
v0x7f871c5da970_0 .net "ForwardA", 1 0, v0x7f871c5caf60_0;  1 drivers
v0x7f871c5daa40_0 .net "ForwardB", 1 0, v0x7f871c5cb020_0;  1 drivers
v0x7f871c5dab10_0 .net "IFpcvalue", 31 0, v0x7f871c5ce610_0;  1 drivers
v0x7f871c5dac20_0 .net "MemRead", 0 0, v0x7f871c5c9700_0;  1 drivers
v0x7f871c5dacf0_0 .net "MemWrite", 0 0, v0x7f871c5c97a0_0;  1 drivers
v0x7f871c5dadc0_0 .net "MemtoReg", 0 0, v0x7f871c5c9880_0;  1 drivers
v0x7f871c5dae90_0 .net "NoOp", 0 0, L_0x7f871c5e23c0;  1 drivers
v0x7f871c5daf60_0 .net "PCMUXvalue", 31 0, L_0x7f871c5dfee0;  1 drivers
v0x7f871c5daff0_0 .net "PCWrite", 0 0, L_0x7f871c5e2170;  1 drivers
v0x7f871c5db0c0_0 .net "RegWrite", 0 0, v0x7f871c5c9a70_0;  1 drivers
v0x7f871c5db190_0 .net "Sext_immed", 31 0, L_0x7f871c5e2b50;  1 drivers
v0x7f871c5db360_0 .net "Stall", 0 0, L_0x7f871c5e2710;  1 drivers
v0x7f871c5db3f0_0 .net *"_ivl_14", 0 0, L_0x7f871c5dfd10;  1 drivers
v0x7f871c5db480_0 .net *"_ivl_29", 6 0, L_0x7f871c5e2d20;  1 drivers
v0x7f871c5db510_0 .net *"_ivl_31", 2 0, L_0x7f871c5e2dc0;  1 drivers
v0x7f871c5db5a0_0 .net "addr", 31 0, v0x7f871c5d1ec0_0;  1 drivers
v0x7f871c5db630_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  1 drivers
L_0x7f871c773008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f871c5db7c0_0 .net "const4", 31 0, L_0x7f871c773008;  1 drivers
v0x7f871c5cc8f0_0 .net/s "data1", 31 0, L_0x7f871c5e0c20;  1 drivers
v0x7f871c5db850_0 .net/s "data2", 31 0, L_0x7f871c5e1530;  1 drivers
v0x7f871c5db920_0 .net "dcache_to_mem_addr", 31 0, L_0x7f871c5e43b0;  1 drivers
v0x7f871c5db9b0_0 .net "dcache_to_mem_data", 255 0, L_0x7f871c5e44b0;  1 drivers
v0x7f871c5dba40_0 .net "dcache_to_mem_enable", 0 0, v0x7f871c5d9850_0;  1 drivers
v0x7f871c5dbad0_0 .net "dcache_to_mem_write", 0 0, v0x7f871c5d9990_0;  1 drivers
v0x7f871c5dbb60_0 .net "exALUOp", 1 0, v0x7f871c5ccda0_0;  1 drivers
v0x7f871c5dbc30_0 .net/s "exALUResult", 31 0, v0x7f871c5c7b80_0;  1 drivers
v0x7f871c5dbd00_0 .net "exALUSrc", 0 0, v0x7f871c5cce30_0;  1 drivers
v0x7f871c5db260_0 .net/s "exImm", 31 0, v0x7f871c5ccec0_0;  1 drivers
v0x7f871c5dbfd0_0 .net "exMemRead", 0 0, v0x7f871c5ccf50_0;  1 drivers
v0x7f871c5dc060_0 .net "exMemWrite", 0 0, v0x7f871c5cd060_0;  1 drivers
v0x7f871c5dc130_0 .net "exMemtoreg", 0 0, v0x7f871c5cd0f0_0;  1 drivers
v0x7f871c5dc200_0 .net "exRd", 4 0, v0x7f871c5cd180_0;  1 drivers
v0x7f871c5dc290_0 .net "exRegWrite", 0 0, v0x7f871c5cd250_0;  1 drivers
v0x7f871c5dc360_0 .net/s "exdata1", 31 0, v0x7f871c5cd360_0;  1 drivers
v0x7f871c5dc3f0_0 .net/s "exdata2", 31 0, v0x7f871c5cd3f0_0;  1 drivers
v0x7f871c5dc4c0_0 .net "exfunc10", 9 0, v0x7f871c5cd480_0;  1 drivers
v0x7f871c5dc590_0 .net/s "expreALUd2", 31 0, v0x7f871c5d08e0_0;  1 drivers
v0x7f871c5dc620_0 .net "exrs1", 4 0, v0x7f871c5cd510_0;  1 drivers
v0x7f871c5dc6f0_0 .net "exrs2", 4 0, v0x7f871c5cd5a0_0;  1 drivers
v0x7f871c5dc7c0_0 .net "ext_immed", 31 0, L_0x7f871c5e1d10;  1 drivers
v0x7f871c5dc850_0 .net "instr", 31 0, L_0x7f871c5e02e0;  1 drivers
v0x7f871c5dc8e0_0 .net "instr_2", 31 0, v0x7f871c5ce900_0;  1 drivers
v0x7f871c5dc9b0_0 .net "isBranch", 0 0, v0x7f871c5c9670_0;  1 drivers
v0x7f871c5dca40_0 .net/s "memALUResult", 31 0, v0x7f871c5ca560_0;  1 drivers
v0x7f871c5dcad0_0 .net/s "memDCdata", 31 0, L_0x7f871c5e3810;  1 drivers
v0x7f871c5dcba0_0 .net "memMemRead", 0 0, v0x7f871c5ca670_0;  1 drivers
v0x7f871c5dcc70_0 .net "memMemWrite", 0 0, v0x7f871c5ca710_0;  1 drivers
v0x7f871c5dcd40_0 .net "memMemtoReg", 0 0, v0x7f871c5ca7b0_0;  1 drivers
v0x7f871c5dce10_0 .net "memRd", 4 0, v0x7f871c5ca850_0;  1 drivers
v0x7f871c5dcea0_0 .net "memRegWrite", 0 0, v0x7f871c5ca900_0;  1 drivers
v0x7f871c5dcf30_0 .net "memStall", 0 0, L_0x7f871c5e3720;  1 drivers
v0x7f871c5dcfc0_0 .net "mem_ack_i", 0 0, L_0x7f871c5e6f40;  alias, 1 drivers
v0x7f871c5dd050_0 .net "mem_addr_o", 31 0, L_0x7f871c5df7d0;  alias, 1 drivers
v0x7f871c5dd0e0_0 .net "mem_data_i", 255 0, v0x7f871c5de610_0;  alias, 1 drivers
v0x7f871c5dd170_0 .net "mem_data_o", 255 0, L_0x7f871c5df9f0;  alias, 1 drivers
v0x7f871c5dd200_0 .net "mem_enable_o", 0 0, L_0x7f871c5df890;  alias, 1 drivers
v0x7f871c5dd290_0 .net "mem_to_dcache_ack", 0 0, L_0x7f871c5dfb80;  1 drivers
v0x7f871c5dd320_0 .net "mem_to_dcache_data", 255 0, L_0x7f871c5dfaa0;  1 drivers
v0x7f871c5dd3b0_0 .net "mem_write_o", 0 0, L_0x7f871c5df940;  alias, 1 drivers
v0x7f871c5dbd90_0 .net/s "mempreALUd2", 31 0, v0x7f871c5caa40_0;  1 drivers
v0x7f871c5dbe60_0 .net "rst_i", 0 0, v0x7f871c5ded30_0;  1 drivers
v0x7f871c5dbef0_0 .net "start_i", 0 0, v0x7f871c5dedd0_0;  1 drivers
v0x7f871c5dd440_0 .net "toFlush", 0 0, L_0x7f871c5dfdb0;  1 drivers
v0x7f871c5dd510_0 .net "update_addr", 31 0, v0x7f871c5c8b20_0;  1 drivers
v0x7f871c5dd5e0_0 .net/s "wbALUResult", 31 0, v0x7f871c5cfb30_0;  1 drivers
v0x7f871c5dd6b0_0 .net/s "wbDMdata", 31 0, v0x7f871c5cfbc0_0;  1 drivers
v0x7f871c5dd780_0 .net "wbMemtoReg", 0 0, v0x7f871c5cfcd0_0;  1 drivers
v0x7f871c5dd850_0 .net "wbRd", 4 0, v0x7f871c5cfd60_0;  1 drivers
v0x7f871c5dd8e0_0 .net "wbRegWrite", 0 0, v0x7f871c5cfe10_0;  1 drivers
v0x7f871c5dd970_0 .net/s "wbWriteData", 31 0, L_0x7f871c5e6ce0;  1 drivers
L_0x7f871c5dfd10 .cmp/eq 32, L_0x7f871c5e0c20, L_0x7f871c5e1530;
L_0x7f871c5e0390 .part v0x7f871c5ce900_0, 0, 7;
L_0x7f871c5e1650 .part v0x7f871c5ce900_0, 15, 5;
L_0x7f871c5e17f0 .part v0x7f871c5ce900_0, 20, 5;
L_0x7f871c5e2870 .part v0x7f871c5ce900_0, 15, 5;
L_0x7f871c5e2a10 .part v0x7f871c5ce900_0, 20, 5;
L_0x7f871c5e2d20 .part v0x7f871c5ce900_0, 25, 7;
L_0x7f871c5e2dc0 .part v0x7f871c5ce900_0, 12, 3;
L_0x7f871c5e2e60 .concat [ 3 7 0 0], L_0x7f871c5e2dc0, L_0x7f871c5e2d20;
L_0x7f871c5e2ff0 .part v0x7f871c5ce900_0, 15, 5;
L_0x7f871c5e3090 .part v0x7f871c5ce900_0, 20, 5;
L_0x7f871c5e3190 .part v0x7f871c5ce900_0, 7, 5;
S_0x7f871c5750a0 .scope module, "ALU" "ALU" 3 274, 4 13 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f871c58aa70_0 .net "ALUCtrl_i", 2 0, v0x7f871c5c8400_0;  alias, 1 drivers
v0x7f871c5c7a10_0 .net/s "data1_i", 31 0, v0x7f871c5d0250_0;  alias, 1 drivers
v0x7f871c5c7ac0_0 .net/s "data2_i", 31 0, L_0x7f871c5e3230;  alias, 1 drivers
v0x7f871c5c7b80_0 .var/s "data_o", 31 0;
E_0x7f871c5c50b0 .event edge, v0x7f871c58aa70_0, v0x7f871c5c7a10_0, v0x7f871c5c7ac0_0;
S_0x7f871c5c7c90 .scope module, "ALU_Control" "ALU_Control" 3 265, 5 2 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
P_0x7f871c5c7e60 .param/l "ADD" 0 5 12, C4<011>;
P_0x7f871c5c7ea0 .param/l "AND" 0 5 9, C4<000>;
P_0x7f871c5c7ee0 .param/l "LS" 0 5 18, C4<011>;
P_0x7f871c5c7f20 .param/l "MUL" 0 5 14, C4<101>;
P_0x7f871c5c7f60 .param/l "NoOp" 0 5 19, C4<110>;
P_0x7f871c5c7fa0 .param/l "SLL" 0 5 11, C4<010>;
P_0x7f871c5c7fe0 .param/l "SRAI" 0 5 15, C4<111>;
P_0x7f871c5c8020 .param/l "SUB" 0 5 13, C4<100>;
P_0x7f871c5c8060 .param/l "XOR" 0 5 10, C4<001>;
v0x7f871c5c8400_0 .var "ALUCtrl_o", 2 0;
v0x7f871c5c84d0_0 .net "ALUOp_i", 1 0, v0x7f871c5ccda0_0;  alias, 1 drivers
v0x7f871c5c8570_0 .net "funct_i", 9 0, v0x7f871c5cd480_0;  alias, 1 drivers
E_0x7f871c5c83c0 .event edge, v0x7f871c5c84d0_0, v0x7f871c5c8570_0;
S_0x7f871c5c8680 .scope module, "Add_PC" "Adder" 3 129, 6 3 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f871c5c88f0_0 .net "data1_i", 31 0, v0x7f871c5d1ec0_0;  alias, 1 drivers
v0x7f871c5c89b0_0 .net "data2_i", 31 0, L_0x7f871c773008;  alias, 1 drivers
v0x7f871c5c8a60_0 .net "data_o", 31 0, v0x7f871c5c8b20_0;  alias, 1 drivers
v0x7f871c5c8b20_0 .var "data_o_reg", 31 0;
E_0x7f871c5c88b0 .event edge, v0x7f871c5c88f0_0, v0x7f871c5c89b0_0;
S_0x7f871c5c8c20 .scope module, "Bh_Adder" "Adder" 3 200, 6 3 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f871c5c8e80_0 .net "data1_i", 31 0, v0x7f871c5ce610_0;  alias, 1 drivers
v0x7f871c5c8f40_0 .net "data2_i", 31 0, L_0x7f871c5e2b50;  alias, 1 drivers
v0x7f871c5c8ff0_0 .net "data_o", 31 0, v0x7f871c5c90b0_0;  alias, 1 drivers
v0x7f871c5c90b0_0 .var "data_o_reg", 31 0;
E_0x7f871c5c8e30 .event edge, v0x7f871c5c8e80_0, v0x7f871c5c8f40_0;
S_0x7f871c5c91b0 .scope module, "Control" "Control" 3 159, 7 2 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7f871c5c9510_0 .var "ALUOp_o", 1 0;
v0x7f871c5c95d0_0 .var "ALUSrc_o", 0 0;
v0x7f871c5c9670_0 .var "Branch_o", 0 0;
v0x7f871c5c9700_0 .var "MemRead_o", 0 0;
v0x7f871c5c97a0_0 .var "MemWrite_o", 0 0;
v0x7f871c5c9880_0 .var "MemtoReg_o", 0 0;
v0x7f871c5c9920_0 .net "NoOp_i", 0 0, L_0x7f871c5e23c0;  alias, 1 drivers
v0x7f871c5c99c0_0 .net "Op_i", 6 0, L_0x7f871c5e0390;  1 drivers
v0x7f871c5c9a70_0 .var "RegWrite_o", 0 0;
E_0x7f871c5c94e0 .event edge, v0x7f871c5c99c0_0, v0x7f871c5c9920_0;
S_0x7f871c5c9c50 .scope module, "EXMEM" "EXMEM" 3 282, 8 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "exRegWrite";
    .port_info 3 /INPUT 1 "exMemtoReg";
    .port_info 4 /INPUT 1 "exMemRead";
    .port_info 5 /INPUT 1 "exMemWrite";
    .port_info 6 /INPUT 32 "exALUresult";
    .port_info 7 /INPUT 32 "expreALUd2";
    .port_info 8 /INPUT 5 "exRd";
    .port_info 9 /OUTPUT 1 "memRegWrite";
    .port_info 10 /OUTPUT 1 "memMemtoReg";
    .port_info 11 /OUTPUT 1 "memMemRead";
    .port_info 12 /OUTPUT 1 "memMemWrite";
    .port_info 13 /OUTPUT 32 "memALUresult";
    .port_info 14 /OUTPUT 32 "mempreALUd2";
    .port_info 15 /OUTPUT 5 "memRd";
v0x7f871c5c9fd0_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
v0x7f871c5ca080_0 .net "exALUresult", 31 0, v0x7f871c5c7b80_0;  alias, 1 drivers
v0x7f871c5ca140_0 .net "exMemRead", 0 0, v0x7f871c5ccf50_0;  alias, 1 drivers
v0x7f871c5ca1f0_0 .net "exMemWrite", 0 0, v0x7f871c5cd060_0;  alias, 1 drivers
v0x7f871c5ca280_0 .net "exMemtoReg", 0 0, v0x7f871c5cd0f0_0;  alias, 1 drivers
v0x7f871c5ca360_0 .net "exRd", 4 0, v0x7f871c5cd180_0;  alias, 1 drivers
v0x7f871c5ca410_0 .net "exRegWrite", 0 0, v0x7f871c5cd250_0;  alias, 1 drivers
v0x7f871c5ca4b0_0 .net "expreALUd2", 31 0, v0x7f871c5d08e0_0;  alias, 1 drivers
v0x7f871c5ca560_0 .var "memALUresult", 31 0;
v0x7f871c5ca670_0 .var "memMemRead", 0 0;
v0x7f871c5ca710_0 .var "memMemWrite", 0 0;
v0x7f871c5ca7b0_0 .var "memMemtoReg", 0 0;
v0x7f871c5ca850_0 .var "memRd", 4 0;
v0x7f871c5ca900_0 .var "memRegWrite", 0 0;
v0x7f871c5ca9a0_0 .net "memStall_i", 0 0, L_0x7f871c5e3720;  alias, 1 drivers
v0x7f871c5caa40_0 .var "mempreALUd2", 31 0;
E_0x7f871c5c9830 .event posedge, v0x7f871c5c9fd0_0;
S_0x7f871c5cac70 .scope module, "FW" "FWUnit" 3 351, 9 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memRegWrite_i";
    .port_info 1 /INPUT 5 "memRd_i";
    .port_info 2 /INPUT 1 "wbRegWrite_i";
    .port_info 3 /INPUT 5 "wbRd_i";
    .port_info 4 /INPUT 5 "exRs1_i";
    .port_info 5 /INPUT 5 "exRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7f871c5caf60_0 .var "ForwardA_o", 1 0;
v0x7f871c5cb020_0 .var "ForwardB_o", 1 0;
v0x7f871c5cb0c0_0 .net "exRs1_i", 4 0, v0x7f871c5cd510_0;  alias, 1 drivers
v0x7f871c5cb150_0 .net "exRs2_i", 4 0, v0x7f871c5cd5a0_0;  alias, 1 drivers
v0x7f871c5cb1e0_0 .net "memRd_i", 4 0, v0x7f871c5ca850_0;  alias, 1 drivers
v0x7f871c5cb2b0_0 .net "memRegWrite_i", 0 0, v0x7f871c5ca900_0;  alias, 1 drivers
v0x7f871c5cb360_0 .net "wbRd_i", 4 0, v0x7f871c5cfd60_0;  alias, 1 drivers
v0x7f871c5cb3f0_0 .net "wbRegWrite_i", 0 0, v0x7f871c5cfe10_0;  alias, 1 drivers
E_0x7f871c5caef0/0 .event edge, v0x7f871c5ca900_0, v0x7f871c5ca850_0, v0x7f871c5cb0c0_0, v0x7f871c5cb3f0_0;
E_0x7f871c5caef0/1 .event edge, v0x7f871c5cb360_0, v0x7f871c5cb150_0;
E_0x7f871c5caef0 .event/or E_0x7f871c5caef0/0, E_0x7f871c5caef0/1;
S_0x7f871c5cb540 .scope module, "HzDetectionUnit" "HzDetectionUnit" 3 185, 10 2 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMemRead_i";
    .port_info 1 /INPUT 5 "EXRd_i";
    .port_info 2 /INPUT 5 "IDRs1_i";
    .port_info 3 /INPUT 5 "IDRs2_i";
    .port_info 4 /OUTPUT 1 "NoOp_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "PCWrite_o";
L_0x7f871c773290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f871c5e20a0 .functor XNOR 1, v0x7f871c5cc630_0, L_0x7f871c773290, C4<0>, C4<0>;
L_0x7f871c773368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f871c5e22d0 .functor XNOR 1, v0x7f871c5cc630_0, L_0x7f871c773368, C4<0>, C4<0>;
L_0x7f871c773440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f871c5e2520 .functor XNOR 1, v0x7f871c5cc630_0, L_0x7f871c773440, C4<0>, C4<0>;
v0x7f871c5cb810_0 .net "EXMemRead_i", 0 0, v0x7f871c5ccf50_0;  alias, 1 drivers
v0x7f871c5cb8d0_0 .net "EXRd_i", 4 0, v0x7f871c5cd180_0;  alias, 1 drivers
v0x7f871c5cb980_0 .net "IDRs1_i", 4 0, L_0x7f871c5e2870;  1 drivers
v0x7f871c5cba30_0 .net "IDRs2_i", 4 0, L_0x7f871c5e2a10;  1 drivers
v0x7f871c5cbae0_0 .net "NoOp_o", 0 0, L_0x7f871c5e23c0;  alias, 1 drivers
v0x7f871c5cbbb0_0 .net "PCWrite_o", 0 0, L_0x7f871c5e2170;  alias, 1 drivers
v0x7f871c5cbc40_0 .net "Stall_o", 0 0, L_0x7f871c5e2710;  alias, 1 drivers
v0x7f871c5cbce0_0 .net/2u *"_ivl_0", 0 0, L_0x7f871c773290;  1 drivers
v0x7f871c5cbd90_0 .net/2u *"_ivl_10", 0 0, L_0x7f871c773368;  1 drivers
v0x7f871c5cbec0_0 .net *"_ivl_12", 0 0, L_0x7f871c5e22d0;  1 drivers
L_0x7f871c7733b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f871c5cbf60_0 .net/2u *"_ivl_14", 0 0, L_0x7f871c7733b0;  1 drivers
L_0x7f871c7733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5cc010_0 .net/2u *"_ivl_16", 0 0, L_0x7f871c7733f8;  1 drivers
v0x7f871c5cc0c0_0 .net *"_ivl_2", 0 0, L_0x7f871c5e20a0;  1 drivers
v0x7f871c5cc160_0 .net/2u *"_ivl_20", 0 0, L_0x7f871c773440;  1 drivers
v0x7f871c5cc210_0 .net *"_ivl_22", 0 0, L_0x7f871c5e2520;  1 drivers
L_0x7f871c773488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f871c5cc2b0_0 .net/2u *"_ivl_24", 0 0, L_0x7f871c773488;  1 drivers
L_0x7f871c7734d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5cc360_0 .net/2u *"_ivl_26", 0 0, L_0x7f871c7734d0;  1 drivers
L_0x7f871c7732d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5cc4f0_0 .net/2u *"_ivl_4", 0 0, L_0x7f871c7732d8;  1 drivers
L_0x7f871c773320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f871c5cc580_0 .net/2u *"_ivl_6", 0 0, L_0x7f871c773320;  1 drivers
v0x7f871c5cc630_0 .var "flag", 0 0;
E_0x7f871c5cb7b0 .event edge, v0x7f871c5ca140_0, v0x7f871c5cb980_0, v0x7f871c5ca360_0, v0x7f871c5cba30_0;
L_0x7f871c5e2170 .functor MUXZ 1, L_0x7f871c773320, L_0x7f871c7732d8, L_0x7f871c5e20a0, C4<>;
L_0x7f871c5e23c0 .functor MUXZ 1, L_0x7f871c7733f8, L_0x7f871c7733b0, L_0x7f871c5e22d0, C4<>;
L_0x7f871c5e2710 .functor MUXZ 1, L_0x7f871c7734d0, L_0x7f871c773488, L_0x7f871c5e2520, C4<>;
S_0x7f871c5cc780 .scope module, "IDEX" "IDEX" 3 206, 11 2 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "idRegWrite_i";
    .port_info 2 /INPUT 1 "idMemtoReg_i";
    .port_info 3 /INPUT 1 "idMemRead_i";
    .port_info 4 /INPUT 1 "idMemWrite_i";
    .port_info 5 /INPUT 2 "idALUOp_i";
    .port_info 6 /INPUT 1 "idALUSrc_i";
    .port_info 7 /INPUT 32 "iddata1_i";
    .port_info 8 /INPUT 32 "iddata2_i";
    .port_info 9 /INPUT 32 "idImm_i";
    .port_info 10 /INPUT 10 "idfunc10_i";
    .port_info 11 /INPUT 5 "idrs1_i";
    .port_info 12 /INPUT 5 "idrs2_i";
    .port_info 13 /INPUT 5 "idRd_i";
    .port_info 14 /INPUT 1 "memStall_i";
    .port_info 15 /OUTPUT 1 "exRegWrite_o";
    .port_info 16 /OUTPUT 1 "exMemtoReg_o";
    .port_info 17 /OUTPUT 1 "exMemRead_o";
    .port_info 18 /OUTPUT 1 "exMemWrite_o";
    .port_info 19 /OUTPUT 2 "exALUOp_o";
    .port_info 20 /OUTPUT 1 "exALUSrc_o";
    .port_info 21 /OUTPUT 32 "exdata1_o";
    .port_info 22 /OUTPUT 32 "exdata2_o";
    .port_info 23 /OUTPUT 32 "exImm_o";
    .port_info 24 /OUTPUT 10 "exfunc10_o";
    .port_info 25 /OUTPUT 5 "exrs1_o";
    .port_info 26 /OUTPUT 5 "exrs2_o";
    .port_info 27 /OUTPUT 5 "exRd_o";
    .port_info 28 /NODIR 0 "";
v0x7f871c5ccd10_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
v0x7f871c5ccda0_0 .var "exALUOp_o", 1 0;
v0x7f871c5cce30_0 .var "exALUSrc_o", 0 0;
v0x7f871c5ccec0_0 .var "exImm_o", 31 0;
v0x7f871c5ccf50_0 .var "exMemRead_o", 0 0;
v0x7f871c5cd060_0 .var "exMemWrite_o", 0 0;
v0x7f871c5cd0f0_0 .var "exMemtoReg_o", 0 0;
v0x7f871c5cd180_0 .var "exRd_o", 4 0;
v0x7f871c5cd250_0 .var "exRegWrite_o", 0 0;
v0x7f871c5cd360_0 .var "exdata1_o", 31 0;
v0x7f871c5cd3f0_0 .var "exdata2_o", 31 0;
v0x7f871c5cd480_0 .var "exfunc10_o", 9 0;
v0x7f871c5cd510_0 .var "exrs1_o", 4 0;
v0x7f871c5cd5a0_0 .var "exrs2_o", 4 0;
v0x7f871c5cd650_0 .net "idALUOp_i", 1 0, v0x7f871c5c9510_0;  alias, 1 drivers
v0x7f871c5cd700_0 .net "idALUSrc_i", 0 0, v0x7f871c5c95d0_0;  alias, 1 drivers
v0x7f871c5cd7b0_0 .net "idImm_i", 31 0, L_0x7f871c5e1d10;  alias, 1 drivers
v0x7f871c5cd940_0 .net "idMemRead_i", 0 0, v0x7f871c5c9700_0;  alias, 1 drivers
v0x7f871c5cd9f0_0 .net "idMemWrite_i", 0 0, v0x7f871c5c97a0_0;  alias, 1 drivers
v0x7f871c5cda80_0 .net "idMemtoReg_i", 0 0, v0x7f871c5c9880_0;  alias, 1 drivers
v0x7f871c5cdb10_0 .net "idRd_i", 4 0, L_0x7f871c5e3190;  1 drivers
v0x7f871c5cdba0_0 .net "idRegWrite_i", 0 0, v0x7f871c5c9a70_0;  alias, 1 drivers
v0x7f871c5cdc30_0 .net "iddata1_i", 31 0, L_0x7f871c5e0c20;  alias, 1 drivers
v0x7f871c5cdcc0_0 .net "iddata2_i", 31 0, L_0x7f871c5e1530;  alias, 1 drivers
v0x7f871c5cdd50_0 .net "idfunc10_i", 9 0, L_0x7f871c5e2e60;  1 drivers
v0x7f871c5cde00_0 .net "idrs1_i", 4 0, L_0x7f871c5e2ff0;  1 drivers
v0x7f871c5cdeb0_0 .net "idrs2_i", 4 0, L_0x7f871c5e3090;  1 drivers
v0x7f871c5cdf60_0 .net "memStall_i", 0 0, L_0x7f871c5e3720;  alias, 1 drivers
S_0x7f871c5ce2a0 .scope module, "IFID" "IFID" 3 147, 12 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Flush_i";
    .port_info 2 /INPUT 1 "Stall_i";
    .port_info 3 /INPUT 1 "memStall_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 32 "nowPC_i";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /OUTPUT 32 "PCval_o";
v0x7f871c5ce560_0 .net "Flush_i", 0 0, L_0x7f871c5dfdb0;  alias, 1 drivers
v0x7f871c5ce610_0 .var "PCval_o", 31 0;
v0x7f871c5cc990_0 .net "Stall_i", 0 0, L_0x7f871c5e2710;  alias, 1 drivers
v0x7f871c5ce6d0_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
L_0x7f871c773098 .functor BUFT 1, C4<00000000000000000001000000110011>, C4<0>, C4<0>, C4<0>;
v0x7f871c5ce7a0_0 .net "harmless_op", 31 0, L_0x7f871c773098;  1 drivers
v0x7f871c5ce870_0 .net "instr_i", 31 0, L_0x7f871c5e02e0;  alias, 1 drivers
v0x7f871c5ce900_0 .var "instr_o", 31 0;
v0x7f871c5ce990_0 .net "memStall_i", 0 0, L_0x7f871c5e3720;  alias, 1 drivers
v0x7f871c5cea60_0 .net "nowPC_i", 31 0, v0x7f871c5d1ec0_0;  alias, 1 drivers
S_0x7f871c5cebd0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 142, 13 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7f871c5e02e0 .functor BUFZ 32, L_0x7f871c5e0080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f871c5cedd0_0 .net *"_ivl_0", 31 0, L_0x7f871c5e0080;  1 drivers
v0x7f871c5cee90_0 .net *"_ivl_2", 31 0, L_0x7f871c5e01c0;  1 drivers
v0x7f871c5cef30_0 .net *"_ivl_4", 29 0, L_0x7f871c5e0120;  1 drivers
L_0x7f871c773050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f871c5cefc0_0 .net *"_ivl_6", 1 0, L_0x7f871c773050;  1 drivers
v0x7f871c5cf070_0 .net "addr_i", 31 0, v0x7f871c5d1ec0_0;  alias, 1 drivers
v0x7f871c5cf190_0 .net "instr_o", 31 0, L_0x7f871c5e02e0;  alias, 1 drivers
v0x7f871c5cf220 .array "memory", 255 0, 31 0;
L_0x7f871c5e0080 .array/port v0x7f871c5cf220, L_0x7f871c5e01c0;
L_0x7f871c5e0120 .part v0x7f871c5d1ec0_0, 2, 30;
L_0x7f871c5e01c0 .concat [ 30 2 0 0], L_0x7f871c5e0120, L_0x7f871c773050;
S_0x7f871c5cf2d0 .scope module, "MEMWB" "MEMWB" 3 326, 14 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "memRegWrite";
    .port_info 3 /INPUT 1 "memMemtoReg";
    .port_info 4 /INPUT 32 "memALUResult";
    .port_info 5 /INPUT 32 "memDMdata";
    .port_info 6 /INPUT 5 "memRd";
    .port_info 7 /OUTPUT 1 "wbRegWrite";
    .port_info 8 /OUTPUT 1 "wbMemtoReg";
    .port_info 9 /OUTPUT 32 "wbALUResult";
    .port_info 10 /OUTPUT 5 "wbRd";
    .port_info 11 /OUTPUT 32 "wbDMdata";
v0x7f871c5cf610_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
v0x7f871c5cf6a0_0 .net "memALUResult", 31 0, v0x7f871c5ca560_0;  alias, 1 drivers
v0x7f871c5cf760_0 .net "memDMdata", 31 0, L_0x7f871c5e3810;  alias, 1 drivers
v0x7f871c5cf810_0 .net "memMemtoReg", 0 0, v0x7f871c5ca7b0_0;  alias, 1 drivers
v0x7f871c5cf8c0_0 .net "memRd", 4 0, v0x7f871c5ca850_0;  alias, 1 drivers
v0x7f871c5cf9d0_0 .net "memRegWrite", 0 0, v0x7f871c5ca900_0;  alias, 1 drivers
v0x7f871c5cfaa0_0 .net "memStall_i", 0 0, L_0x7f871c5e3720;  alias, 1 drivers
v0x7f871c5cfb30_0 .var "wbALUResult", 31 0;
v0x7f871c5cfbc0_0 .var "wbDMdata", 31 0;
v0x7f871c5cfcd0_0 .var "wbMemtoReg", 0 0;
v0x7f871c5cfd60_0 .var "wbRd", 4 0;
v0x7f871c5cfe10_0 .var "wbRegWrite", 0 0;
S_0x7f871c5cff80 .scope module, "MUX_ALU1" "MUX4" 3 243, 15 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f871c5d0250_0 .var "data_o", 31 0;
v0x7f871c5d0320_0 .net "exdata_i", 31 0, v0x7f871c5cd360_0;  alias, 1 drivers
v0x7f871c5d03b0_0 .net "memALUResult_i", 31 0, v0x7f871c5ca560_0;  alias, 1 drivers
v0x7f871c5d0480_0 .net "select_i", 1 0, v0x7f871c5caf60_0;  alias, 1 drivers
v0x7f871c5d0510_0 .net "wbWriteData_i", 31 0, L_0x7f871c5e6ce0;  alias, 1 drivers
E_0x7f871c5d01f0 .event edge, v0x7f871c5caf60_0, v0x7f871c5cd360_0, v0x7f871c5d0510_0, v0x7f871c5ca560_0;
S_0x7f871c5d0650 .scope module, "MUX_ALU2" "MUX4" 3 250, 15 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f871c5d08e0_0 .var "data_o", 31 0;
v0x7f871c5d09a0_0 .net "exdata_i", 31 0, v0x7f871c5cd3f0_0;  alias, 1 drivers
v0x7f871c5d0a50_0 .net "memALUResult_i", 31 0, v0x7f871c5ca560_0;  alias, 1 drivers
v0x7f871c5d0b00_0 .net "select_i", 1 0, v0x7f871c5cb020_0;  alias, 1 drivers
v0x7f871c5d0bb0_0 .net "wbWriteData_i", 31 0, L_0x7f871c5e6ce0;  alias, 1 drivers
E_0x7f871c5d0890 .event edge, v0x7f871c5cb020_0, v0x7f871c5cd3f0_0, v0x7f871c5d0510_0, v0x7f871c5ca560_0;
S_0x7f871c5d0cf0 .scope module, "MUX_ALUSrc" "MUX32" 3 258, 16 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f871c5d0f30_0 .net "data1_i", 31 0, v0x7f871c5d08e0_0;  alias, 1 drivers
v0x7f871c5d1020_0 .net "data2_i", 31 0, v0x7f871c5ccec0_0;  alias, 1 drivers
v0x7f871c5d10b0_0 .net "data_o", 31 0, L_0x7f871c5e3230;  alias, 1 drivers
v0x7f871c5d1160_0 .net "select_i", 0 0, v0x7f871c5cce30_0;  alias, 1 drivers
L_0x7f871c5e3230 .functor MUXZ 32, v0x7f871c5d08e0_0, v0x7f871c5ccec0_0, v0x7f871c5cce30_0, C4<>;
S_0x7f871c5d1240 .scope module, "MUX_MemtoReg" "MUX32" 3 343, 16 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f871c5d1460_0 .net "data1_i", 31 0, v0x7f871c5cfb30_0;  alias, 1 drivers
v0x7f871c5d1530_0 .net "data2_i", 31 0, v0x7f871c5cfbc0_0;  alias, 1 drivers
v0x7f871c5d15e0_0 .net "data_o", 31 0, L_0x7f871c5e6ce0;  alias, 1 drivers
v0x7f871c5d16d0_0 .net "select_i", 0 0, v0x7f871c5cfcd0_0;  alias, 1 drivers
L_0x7f871c5e6ce0 .functor MUXZ 32, v0x7f871c5cfb30_0, v0x7f871c5cfbc0_0, v0x7f871c5cfcd0_0, C4<>;
S_0x7f871c5d17a0 .scope module, "PC" "PC" 3 117, 17 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "memStall_i";
    .port_info 5 /INPUT 1 "PCWrite_i";
    .port_info 6 /INPUT 32 "pc_i";
    .port_info 7 /OUTPUT 32 "pc_o";
    .port_info 8 /NODIR 0 "";
v0x7f871c5d1bb0_0 .net "PCWrite_i", 0 0, L_0x7f871c5e2170;  alias, 1 drivers
v0x7f871c5d1c70_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
v0x7f871c5d1d00_0 .net "memStall_i", 0 0, L_0x7f871c5e3720;  alias, 1 drivers
v0x7f871c5d1e30_0 .net "pc_i", 31 0, L_0x7f871c5dfee0;  alias, 1 drivers
v0x7f871c5d1ec0_0 .var "pc_o", 31 0;
v0x7f871c5d1f50_0 .net "rst_i", 0 0, v0x7f871c5ded30_0;  alias, 1 drivers
v0x7f871c5d1fe0_0 .net "stall_i", 0 0, L_0x7f871c5e2710;  alias, 1 drivers
v0x7f871c5d20b0_0 .net "start_i", 0 0, v0x7f871c5dedd0_0;  alias, 1 drivers
E_0x7f871c5d1b80 .event posedge, v0x7f871c5d1f50_0, v0x7f871c5c9fd0_0;
S_0x7f871c5d21d0 .scope module, "PCMUX" "MUX32" 3 136, 16 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f871c5d23f0_0 .net "data1_i", 31 0, v0x7f871c5c8b20_0;  alias, 1 drivers
v0x7f871c5d24c0_0 .net "data2_i", 31 0, v0x7f871c5c90b0_0;  alias, 1 drivers
v0x7f871c5d2550_0 .net "data_o", 31 0, L_0x7f871c5dfee0;  alias, 1 drivers
v0x7f871c5d2600_0 .net "select_i", 0 0, L_0x7f871c5dfdb0;  alias, 1 drivers
L_0x7f871c5dfee0 .functor MUXZ 32, v0x7f871c5c8b20_0, v0x7f871c5c90b0_0, L_0x7f871c5dfdb0, C4<>;
S_0x7f871c5d26e0 .scope module, "Registers" "Registers" 3 170, 18 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7f871c5e0590 .functor AND 1, L_0x7f871c5e0430, v0x7f871c5cfe10_0, C4<1>, C4<1>;
L_0x7f871c5e0920 .functor AND 1, L_0x7f871c5e0590, L_0x7f871c5e0800, C4<1>, C4<1>;
L_0x7f871c5e0e60 .functor AND 1, L_0x7f871c5e0d80, v0x7f871c5cfe10_0, C4<1>, C4<1>;
L_0x7f871c5e11c0 .functor AND 1, L_0x7f871c5e0e60, L_0x7f871c5e1050, C4<1>, C4<1>;
v0x7f871c5d29a0_0 .net "RDaddr_i", 4 0, v0x7f871c5cfd60_0;  alias, 1 drivers
v0x7f871c5d2a90_0 .net "RDdata_i", 31 0, L_0x7f871c5e6ce0;  alias, 1 drivers
v0x7f871c5d2b20_0 .net "RS1addr_i", 4 0, L_0x7f871c5e1650;  1 drivers
v0x7f871c5d2bb0_0 .net "RS1data_o", 31 0, L_0x7f871c5e0c20;  alias, 1 drivers
v0x7f871c5d2c70_0 .net "RS2addr_i", 4 0, L_0x7f871c5e17f0;  1 drivers
v0x7f871c5d2d50_0 .net "RS2data_o", 31 0, L_0x7f871c5e1530;  alias, 1 drivers
v0x7f871c5d2df0_0 .net "RegWrite_i", 0 0, v0x7f871c5cfe10_0;  alias, 1 drivers
v0x7f871c5d2ec0_0 .net *"_ivl_0", 0 0, L_0x7f871c5e0430;  1 drivers
v0x7f871c5d2f50_0 .net *"_ivl_10", 0 0, L_0x7f871c5e0800;  1 drivers
v0x7f871c5d3060_0 .net *"_ivl_13", 0 0, L_0x7f871c5e0920;  1 drivers
v0x7f871c5d30f0_0 .net *"_ivl_14", 31 0, L_0x7f871c5e0a30;  1 drivers
v0x7f871c5d31a0_0 .net *"_ivl_16", 6 0, L_0x7f871c5e0ad0;  1 drivers
L_0x7f871c773170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d3250_0 .net *"_ivl_19", 1 0, L_0x7f871c773170;  1 drivers
v0x7f871c5d3300_0 .net *"_ivl_22", 0 0, L_0x7f871c5e0d80;  1 drivers
v0x7f871c5d33a0_0 .net *"_ivl_25", 0 0, L_0x7f871c5e0e60;  1 drivers
v0x7f871c5d3440_0 .net *"_ivl_26", 31 0, L_0x7f871c5e0f10;  1 drivers
L_0x7f871c7731b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d34f0_0 .net *"_ivl_29", 26 0, L_0x7f871c7731b8;  1 drivers
v0x7f871c5d3680_0 .net *"_ivl_3", 0 0, L_0x7f871c5e0590;  1 drivers
L_0x7f871c773200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d3710_0 .net/2u *"_ivl_30", 31 0, L_0x7f871c773200;  1 drivers
v0x7f871c5d37b0_0 .net *"_ivl_32", 0 0, L_0x7f871c5e1050;  1 drivers
v0x7f871c5d3850_0 .net *"_ivl_35", 0 0, L_0x7f871c5e11c0;  1 drivers
v0x7f871c5d38f0_0 .net *"_ivl_36", 31 0, L_0x7f871c5e1270;  1 drivers
v0x7f871c5d39a0_0 .net *"_ivl_38", 6 0, L_0x7f871c5e1310;  1 drivers
v0x7f871c5d3a50_0 .net *"_ivl_4", 31 0, L_0x7f871c5e06c0;  1 drivers
L_0x7f871c773248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d3b00_0 .net *"_ivl_41", 1 0, L_0x7f871c773248;  1 drivers
L_0x7f871c7730e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d3bb0_0 .net *"_ivl_7", 26 0, L_0x7f871c7730e0;  1 drivers
L_0x7f871c773128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d3c60_0 .net/2u *"_ivl_8", 31 0, L_0x7f871c773128;  1 drivers
v0x7f871c5d3d10_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
v0x7f871c5d3da0 .array/s "register", 31 0, 31 0;
L_0x7f871c5e0430 .cmp/eq 5, L_0x7f871c5e1650, v0x7f871c5cfd60_0;
L_0x7f871c5e06c0 .concat [ 5 27 0 0], L_0x7f871c5e1650, L_0x7f871c7730e0;
L_0x7f871c5e0800 .cmp/ne 32, L_0x7f871c5e06c0, L_0x7f871c773128;
L_0x7f871c5e0a30 .array/port v0x7f871c5d3da0, L_0x7f871c5e0ad0;
L_0x7f871c5e0ad0 .concat [ 5 2 0 0], L_0x7f871c5e1650, L_0x7f871c773170;
L_0x7f871c5e0c20 .functor MUXZ 32, L_0x7f871c5e0a30, L_0x7f871c5e6ce0, L_0x7f871c5e0920, C4<>;
L_0x7f871c5e0d80 .cmp/eq 5, L_0x7f871c5e17f0, v0x7f871c5cfd60_0;
L_0x7f871c5e0f10 .concat [ 5 27 0 0], L_0x7f871c5e17f0, L_0x7f871c7731b8;
L_0x7f871c5e1050 .cmp/ne 32, L_0x7f871c5e0f10, L_0x7f871c773200;
L_0x7f871c5e1270 .array/port v0x7f871c5d3da0, L_0x7f871c5e1310;
L_0x7f871c5e1310 .concat [ 5 2 0 0], L_0x7f871c5e17f0, L_0x7f871c773248;
L_0x7f871c5e1530 .functor MUXZ 32, L_0x7f871c5e1270, L_0x7f871c5e6ce0, L_0x7f871c5e11c0, C4<>;
S_0x7f871c5d3f00 .scope module, "Shifter" "Shifter" 3 195, 19 14 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f871c5d40a0_0 .net *"_ivl_2", 30 0, L_0x7f871c5e2ab0;  1 drivers
L_0x7f871c773518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d4140_0 .net *"_ivl_4", 0 0, L_0x7f871c773518;  1 drivers
v0x7f871c5d41e0_0 .net "data_i", 31 0, L_0x7f871c5e1d10;  alias, 1 drivers
v0x7f871c5d4290_0 .net "data_o", 31 0, L_0x7f871c5e2b50;  alias, 1 drivers
L_0x7f871c5e2ab0 .part L_0x7f871c5e1d10, 0, 31;
L_0x7f871c5e2b50 .concat [ 1 31 0 0], L_0x7f871c773518, L_0x7f871c5e2ab0;
S_0x7f871c5d4350 .scope module, "Sign_Extend" "Sign_Extend" 3 181, 20 1 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f871c5d4590_0 .net *"_ivl_1", 6 0, L_0x7f871c5e1910;  1 drivers
v0x7f871c5d4650_0 .net *"_ivl_3", 2 0, L_0x7f871c5e19b0;  1 drivers
v0x7f871c5d4700_0 .net *"_ivl_7", 0 0, L_0x7f871c5e1af0;  1 drivers
v0x7f871c5d47c0_0 .net *"_ivl_8", 19 0, L_0x7f871c5e1b90;  1 drivers
v0x7f871c5d4870_0 .net "data_i", 31 0, v0x7f871c5ce900_0;  alias, 1 drivers
v0x7f871c5d4950_0 .net "data_o", 31 0, L_0x7f871c5e1d10;  alias, 1 drivers
v0x7f871c5d4a20_0 .var/s "imm", 11 0;
v0x7f871c5d4ad0_0 .net "opfunc3", 9 0, L_0x7f871c5e1a50;  1 drivers
E_0x7f871c5d4540 .event edge, v0x7f871c5d4ad0_0, v0x7f871c5ce900_0;
L_0x7f871c5e1910 .part v0x7f871c5ce900_0, 0, 7;
L_0x7f871c5e19b0 .part v0x7f871c5ce900_0, 12, 3;
L_0x7f871c5e1a50 .concat [ 3 7 0 0], L_0x7f871c5e19b0, L_0x7f871c5e1910;
L_0x7f871c5e1af0 .part v0x7f871c5d4a20_0, 11, 1;
LS_0x7f871c5e1b90_0_0 .concat [ 1 1 1 1], L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0;
LS_0x7f871c5e1b90_0_4 .concat [ 1 1 1 1], L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0;
LS_0x7f871c5e1b90_0_8 .concat [ 1 1 1 1], L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0;
LS_0x7f871c5e1b90_0_12 .concat [ 1 1 1 1], L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0;
LS_0x7f871c5e1b90_0_16 .concat [ 1 1 1 1], L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0, L_0x7f871c5e1af0;
LS_0x7f871c5e1b90_1_0 .concat [ 4 4 4 4], LS_0x7f871c5e1b90_0_0, LS_0x7f871c5e1b90_0_4, LS_0x7f871c5e1b90_0_8, LS_0x7f871c5e1b90_0_12;
LS_0x7f871c5e1b90_1_4 .concat [ 4 0 0 0], LS_0x7f871c5e1b90_0_16;
L_0x7f871c5e1b90 .concat [ 16 4 0 0], LS_0x7f871c5e1b90_1_0, LS_0x7f871c5e1b90_1_4;
L_0x7f871c5e1d10 .concat [ 12 20 0 0], v0x7f871c5d4a20_0, L_0x7f871c5e1b90;
S_0x7f871c5d4bb0 .scope module, "dcache" "dcache_controller" 3 303, 21 3 0, S_0x7f871c5b3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x7f871c5d4d70 .param/l "STATE_IDLE" 0 21 68, C4<000>;
P_0x7f871c5d4db0 .param/l "STATE_MISS" 0 21 72, C4<100>;
P_0x7f871c5d4df0 .param/l "STATE_READMISS" 0 21 69, C4<001>;
P_0x7f871c5d4e30 .param/l "STATE_READMISSOK" 0 21 70, C4<010>;
P_0x7f871c5d4e70 .param/l "STATE_WRITEBACK" 0 21 71, C4<011>;
L_0x7f871c5e3350 .functor OR 1, v0x7f871c5ca670_0, v0x7f871c5ca710_0, C4<0>, C4<0>;
L_0x7f871c5d89a0 .functor NOT 1, v0x7f871c5d7a40_0, C4<0>, C4<0>, C4<0>;
L_0x7f871c5e3720 .functor AND 1, L_0x7f871c5d89a0, L_0x7f871c5e3350, C4<1>, C4<1>;
L_0x7f871c5e3810 .functor BUFZ 32, v0x7f871c5d9020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f871c5e3b70 .functor BUFZ 4, L_0x7f871c5e3460, C4<0000>, C4<0000>, C4<0000>;
L_0x7f871c5e3c50 .functor BUFZ 1, L_0x7f871c5e3350, C4<0>, C4<0>, C4<0>;
L_0x7f871c5e3d00 .functor OR 1, v0x7f871c5d8c10_0, L_0x7f871c5e45e0, C4<0>, C4<0>;
L_0x7f871c5e44b0 .functor BUFZ 256, v0x7f871c5d7850_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f871c5e45e0 .functor AND 1, v0x7f871c5d7a40_0, v0x7f871c5ca710_0, C4<1>, C4<1>;
L_0x7f871c5e47b0 .functor BUFZ 1, L_0x7f871c5e45e0, C4<0>, C4<0>, C4<0>;
L_0x7f871c773560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d83a0_0 .net/2u *"_ivl_26", 0 0, L_0x7f871c773560;  1 drivers
L_0x7f871c7735a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d8460_0 .net/2u *"_ivl_34", 4 0, L_0x7f871c7735a8;  1 drivers
v0x7f871c5d8500_0 .net *"_ivl_36", 31 0, L_0x7f871c5e40e0;  1 drivers
L_0x7f871c7735f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d8590_0 .net/2u *"_ivl_38", 4 0, L_0x7f871c7735f0;  1 drivers
v0x7f871c5d8630_0 .net *"_ivl_40", 31 0, L_0x7f871c5e4250;  1 drivers
v0x7f871c5d8720_0 .net *"_ivl_8", 0 0, L_0x7f871c5d89a0;  1 drivers
v0x7f871c5d87d0_0 .net "cache_dirty", 0 0, L_0x7f871c5e47b0;  1 drivers
v0x7f871c5d8870_0 .net "cache_sram_data", 255 0, L_0x7f871c5e3f90;  1 drivers
v0x7f871c5d8910_0 .net "cache_sram_enable", 0 0, L_0x7f871c5e3c50;  1 drivers
v0x7f871c5d8a40_0 .net "cache_sram_index", 3 0, L_0x7f871c5e3b70;  1 drivers
v0x7f871c5d8ad0_0 .net "cache_sram_tag", 24 0, L_0x7f871c5e3df0;  1 drivers
v0x7f871c5d8b60_0 .net "cache_sram_write", 0 0, L_0x7f871c5e3d00;  1 drivers
v0x7f871c5d8c10_0 .var "cache_write", 0 0;
v0x7f871c5d8ca0_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
v0x7f871c5d8d30_0 .net "cpu_MemRead_i", 0 0, v0x7f871c5ca670_0;  alias, 1 drivers
v0x7f871c5d8de0_0 .net "cpu_MemWrite_i", 0 0, v0x7f871c5ca710_0;  alias, 1 drivers
v0x7f871c5d8e90_0 .net "cpu_addr_i", 31 0, v0x7f871c5ca560_0;  alias, 1 drivers
v0x7f871c5d9020_0 .var "cpu_data", 31 0;
v0x7f871c5d90b0_0 .net "cpu_data_i", 31 0, v0x7f871c5caa40_0;  alias, 1 drivers
v0x7f871c5d9160_0 .net "cpu_data_o", 31 0, L_0x7f871c5e3810;  alias, 1 drivers
v0x7f871c5d91f0_0 .net "cpu_index", 3 0, L_0x7f871c5e3460;  1 drivers
v0x7f871c5d9280_0 .net "cpu_offset", 4 0, L_0x7f871c5e3500;  1 drivers
v0x7f871c5d9320_0 .net "cpu_req", 0 0, L_0x7f871c5e3350;  1 drivers
v0x7f871c5d93c0_0 .net "cpu_stall_o", 0 0, L_0x7f871c5e3720;  alias, 1 drivers
v0x7f871c5d9450_0 .net "cpu_tag", 22 0, L_0x7f871c5e33c0;  1 drivers
v0x7f871c5d9500_0 .net "hit", 0 0, v0x7f871c5d7a40_0;  1 drivers
v0x7f871c5d95b0_0 .net "mem_ack_i", 0 0, L_0x7f871c5dfb80;  alias, 1 drivers
v0x7f871c5d9640_0 .net "mem_addr_o", 31 0, L_0x7f871c5e43b0;  alias, 1 drivers
v0x7f871c5d96f0_0 .net "mem_data_i", 255 0, L_0x7f871c5dfaa0;  alias, 1 drivers
v0x7f871c5d97a0_0 .net "mem_data_o", 255 0, L_0x7f871c5e44b0;  alias, 1 drivers
v0x7f871c5d9850_0 .var "mem_enable", 0 0;
v0x7f871c5d98f0_0 .net "mem_enable_o", 0 0, v0x7f871c5d9850_0;  alias, 1 drivers
v0x7f871c5d9990_0 .var "mem_write", 0 0;
v0x7f871c5d8f30_0 .net "mem_write_o", 0 0, v0x7f871c5d9990_0;  alias, 1 drivers
v0x7f871c5d9c20_0 .net "r_hit_data", 255 0, L_0x7f871c5e4820;  1 drivers
v0x7f871c5d9cb0_0 .net "rst_i", 0 0, v0x7f871c5ded30_0;  alias, 1 drivers
v0x7f871c5d9d80_0 .net "sram_cache_data", 255 0, v0x7f871c5d7850_0;  1 drivers
v0x7f871c5d9e10_0 .net "sram_cache_tag", 24 0, v0x7f871c5d7fe0_0;  1 drivers
v0x7f871c5d9ea0_0 .net "sram_dirty", 0 0, L_0x7f871c5e3980;  1 drivers
v0x7f871c5d9f30_0 .net "sram_tag", 22 0, L_0x7f871c5e3a50;  1 drivers
v0x7f871c5d9fe0_0 .net "sram_valid", 0 0, L_0x7f871c5e3880;  1 drivers
v0x7f871c5da080_0 .var "state", 2 0;
v0x7f871c5da130_0 .var "w_hit_data", 255 0;
v0x7f871c5da1e0_0 .var "write_back", 0 0;
v0x7f871c5da280_0 .net "write_hit", 0 0, L_0x7f871c5e45e0;  1 drivers
E_0x7f871c5d51e0 .event edge, v0x7f871c5caa40_0, v0x7f871c5d9c20_0, v0x7f871c5d9280_0;
E_0x7f871c5d5230 .event edge, v0x7f871c5d9c20_0, v0x7f871c5d9280_0;
L_0x7f871c5e33c0 .part v0x7f871c5ca560_0, 9, 23;
L_0x7f871c5e3460 .part v0x7f871c5ca560_0, 5, 4;
L_0x7f871c5e3500 .part v0x7f871c5ca560_0, 0, 5;
L_0x7f871c5e3880 .part v0x7f871c5d7fe0_0, 24, 1;
L_0x7f871c5e3980 .part v0x7f871c5d7fe0_0, 23, 1;
L_0x7f871c5e3a50 .part v0x7f871c5d7fe0_0, 0, 23;
L_0x7f871c5e3df0 .concat [ 23 1 1 0], L_0x7f871c5e33c0, L_0x7f871c5e47b0, L_0x7f871c773560;
L_0x7f871c5e3f90 .functor MUXZ 256, L_0x7f871c5dfaa0, v0x7f871c5da130_0, v0x7f871c5d7a40_0, C4<>;
L_0x7f871c5e40e0 .concat [ 5 4 23 0], L_0x7f871c7735a8, L_0x7f871c5e3460, L_0x7f871c5e3a50;
L_0x7f871c5e4250 .concat [ 5 4 23 0], L_0x7f871c7735f0, L_0x7f871c5e3460, L_0x7f871c5e33c0;
L_0x7f871c5e43b0 .functor MUXZ 32, L_0x7f871c5e4250, L_0x7f871c5e40e0, v0x7f871c5da1e0_0, C4<>;
L_0x7f871c5e4820 .functor MUXZ 256, L_0x7f871c5dfaa0, v0x7f871c5d7850_0, v0x7f871c5d7a40_0, C4<>;
S_0x7f871c5d5270 .scope module, "dcache_sram" "dcache_sram" 21 231, 22 1 0, S_0x7f871c5d4bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
L_0x7f871c5e5640 .functor AND 1, L_0x7f871c5e4d40, L_0x7f871c5e55a0, C4<1>, C4<1>;
L_0x7f871c5e5730 .functor NOT 1, L_0x7f871c5e5640, C4<0>, C4<0>, C4<0>;
L_0x7f871c5e5fa0 .functor AND 1, L_0x7f871c5e4d40, L_0x7f871c5e5e20, C4<1>, C4<1>;
L_0x7f871c5e6b50 .functor AND 1, L_0x7f871c5e55a0, L_0x7f871c5e6ab0, C4<1>, C4<1>;
L_0x7f871c5e6bc0 .functor OR 1, L_0x7f871c5e5fa0, L_0x7f871c5e6b50, C4<0>, C4<0>;
v0x7f871c5d55d0_0 .net *"_ivl_0", 24 0, L_0x7f871c5e4940;  1 drivers
L_0x7f871c7736c8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d5690_0 .net/2u *"_ivl_10", 8 0, L_0x7f871c7736c8;  1 drivers
v0x7f871c5d5740_0 .net *"_ivl_100", 0 0, L_0x7f871c5e6ab0;  1 drivers
v0x7f871c5d57f0_0 .net *"_ivl_13", 8 0, L_0x7f871c5e4be0;  1 drivers
v0x7f871c5d58a0_0 .net *"_ivl_16", 24 0, L_0x7f871c5e4e50;  1 drivers
v0x7f871c5d5990_0 .net *"_ivl_18", 7 0, L_0x7f871c5e4ef0;  1 drivers
v0x7f871c5d5a40_0 .net *"_ivl_2", 7 0, L_0x7f871c5e49e0;  1 drivers
L_0x7f871c773710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d5af0_0 .net *"_ivl_21", 3 0, L_0x7f871c773710;  1 drivers
v0x7f871c5d5ba0_0 .net *"_ivl_22", 8 0, L_0x7f871c5e5070;  1 drivers
L_0x7f871c773758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d5cb0_0 .net *"_ivl_25", 0 0, L_0x7f871c773758;  1 drivers
L_0x7f871c7737a0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d5d60_0 .net/2u *"_ivl_26", 8 0, L_0x7f871c7737a0;  1 drivers
v0x7f871c5d5e10_0 .net *"_ivl_29", 8 0, L_0x7f871c5e5190;  1 drivers
L_0x7f871c7737e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d5ec0_0 .net *"_ivl_34", 0 0, L_0x7f871c7737e8;  1 drivers
v0x7f871c5d5f70_0 .net *"_ivl_35", 9 0, L_0x7f871c5e5320;  1 drivers
L_0x7f871c773b00 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d6020_0 .net/2u *"_ivl_39", 9 0, L_0x7f871c773b00;  1 drivers
v0x7f871c5d60d0_0 .net *"_ivl_40", 9 0, L_0x7f871c5e5400;  1 drivers
v0x7f871c5d6180_0 .net *"_ivl_44", 0 0, L_0x7f871c5e5640;  1 drivers
v0x7f871c5d6310_0 .net *"_ivl_49", 22 0, L_0x7f871c5e57e0;  1 drivers
L_0x7f871c773638 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d63a0_0 .net *"_ivl_5", 3 0, L_0x7f871c773638;  1 drivers
v0x7f871c5d6450_0 .net *"_ivl_50", 24 0, L_0x7f871c5e58f0;  1 drivers
v0x7f871c5d6500_0 .net *"_ivl_52", 7 0, L_0x7f871c5e5990;  1 drivers
L_0x7f871c773830 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d65b0_0 .net *"_ivl_55", 3 0, L_0x7f871c773830;  1 drivers
v0x7f871c5d6660_0 .net *"_ivl_56", 8 0, L_0x7f871c5e5ab0;  1 drivers
L_0x7f871c773878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d6710_0 .net *"_ivl_59", 0 0, L_0x7f871c773878;  1 drivers
v0x7f871c5d67c0_0 .net *"_ivl_6", 8 0, L_0x7f871c5e4a80;  1 drivers
L_0x7f871c7738c0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d6870_0 .net/2u *"_ivl_60", 8 0, L_0x7f871c7738c0;  1 drivers
v0x7f871c5d6920_0 .net *"_ivl_63", 8 0, L_0x7f871c5e5b90;  1 drivers
v0x7f871c5d69d0_0 .net *"_ivl_65", 22 0, L_0x7f871c5e5d80;  1 drivers
v0x7f871c5d6a80_0 .net *"_ivl_66", 0 0, L_0x7f871c5e5e20;  1 drivers
v0x7f871c5d6b20_0 .net *"_ivl_71", 22 0, L_0x7f871c5e6010;  1 drivers
v0x7f871c5d6bd0_0 .net *"_ivl_72", 24 0, L_0x7f871c5e6130;  1 drivers
v0x7f871c5d6c80_0 .net *"_ivl_74", 7 0, L_0x7f871c5e5f00;  1 drivers
L_0x7f871c773908 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d6d30_0 .net *"_ivl_77", 3 0, L_0x7f871c773908;  1 drivers
v0x7f871c5d6230_0 .net *"_ivl_78", 8 0, L_0x7f871c5e25f0;  1 drivers
L_0x7f871c773950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d6fc0_0 .net *"_ivl_81", 0 0, L_0x7f871c773950;  1 drivers
L_0x7f871c773998 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d7050_0 .net/2u *"_ivl_82", 8 0, L_0x7f871c773998;  1 drivers
v0x7f871c5d70f0_0 .net *"_ivl_85", 8 0, L_0x7f871c5e61d0;  1 drivers
L_0x7f871c773680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d71a0_0 .net *"_ivl_9", 0 0, L_0x7f871c773680;  1 drivers
L_0x7f871c7739e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d7250_0 .net *"_ivl_90", 0 0, L_0x7f871c7739e0;  1 drivers
v0x7f871c5d7300_0 .net *"_ivl_91", 9 0, L_0x7f871c5e6660;  1 drivers
L_0x7f871c773b48 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f871c5d73b0_0 .net/2u *"_ivl_95", 9 0, L_0x7f871c773b48;  1 drivers
v0x7f871c5d7460_0 .net *"_ivl_96", 9 0, L_0x7f871c5e64c0;  1 drivers
v0x7f871c5d7510_0 .net *"_ivl_99", 22 0, L_0x7f871c5e68f0;  1 drivers
v0x7f871c5d75c0_0 .net "addr_i", 3 0, L_0x7f871c5e3b70;  alias, 1 drivers
v0x7f871c5d7670_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
v0x7f871c5d7700 .array "data", 31 0, 255 0;
v0x7f871c5d77a0_0 .net "data_i", 255 0, L_0x7f871c5e3f90;  alias, 1 drivers
v0x7f871c5d7850_0 .var "data_o", 255 0;
v0x7f871c5d7900_0 .net "enable_i", 0 0, L_0x7f871c5e3c50;  alias, 1 drivers
v0x7f871c5d79a0_0 .net "hit", 0 0, L_0x7f871c5e6bc0;  1 drivers
v0x7f871c5d7a40_0 .var "hit_o", 0 0;
v0x7f871c5d7ae0_0 .net "hit_w0", 0 0, L_0x7f871c5e5fa0;  1 drivers
v0x7f871c5d7b80_0 .net "hit_w1", 0 0, L_0x7f871c5e6b50;  1 drivers
v0x7f871c5d7c20_0 .var/i "i", 31 0;
v0x7f871c5d7cd0_0 .var/i "j", 31 0;
v0x7f871c5d7d80 .array "ref", 0 15, 0 0;
v0x7f871c5d7e10_0 .net "rst_i", 0 0, v0x7f871c5ded30_0;  alias, 1 drivers
v0x7f871c5d7ec0 .array "tag", 31 0, 24 0;
v0x7f871c5d7f50_0 .net "tag_i", 24 0, L_0x7f871c5e3df0;  alias, 1 drivers
v0x7f871c5d7fe0_0 .var "tag_o", 24 0;
v0x7f871c5d8070_0 .net "validw", 0 0, L_0x7f871c5e5730;  1 drivers
v0x7f871c5d8100_0 .net "vw0", 0 0, L_0x7f871c5e4d40;  1 drivers
v0x7f871c5d8190_0 .net "vw1", 0 0, L_0x7f871c5e55a0;  1 drivers
v0x7f871c5d8220_0 .net "write_i", 0 0, L_0x7f871c5e3d00;  alias, 1 drivers
E_0x7f871c5d5580 .event edge, v0x7f871c5d79a0_0;
L_0x7f871c5e4940 .array/port v0x7f871c5d7ec0, L_0x7f871c5e4be0;
L_0x7f871c5e49e0 .concat [ 4 4 0 0], L_0x7f871c5e3b70, L_0x7f871c773638;
L_0x7f871c5e4a80 .concat [ 8 1 0 0], L_0x7f871c5e49e0, L_0x7f871c773680;
L_0x7f871c5e4be0 .arith/mult 9, L_0x7f871c5e4a80, L_0x7f871c7736c8;
L_0x7f871c5e4d40 .part L_0x7f871c5e4940, 24, 1;
L_0x7f871c5e4e50 .array/port v0x7f871c5d7ec0, L_0x7f871c5e5400;
L_0x7f871c5e4ef0 .concat [ 4 4 0 0], L_0x7f871c5e3b70, L_0x7f871c773710;
L_0x7f871c5e5070 .concat [ 8 1 0 0], L_0x7f871c5e4ef0, L_0x7f871c773758;
L_0x7f871c5e5190 .arith/mult 9, L_0x7f871c5e5070, L_0x7f871c7737a0;
L_0x7f871c5e5320 .concat [ 9 1 0 0], L_0x7f871c5e5190, L_0x7f871c7737e8;
L_0x7f871c5e5400 .arith/sum 10, L_0x7f871c5e5320, L_0x7f871c773b00;
L_0x7f871c5e55a0 .part L_0x7f871c5e4e50, 24, 1;
L_0x7f871c5e57e0 .part L_0x7f871c5e3df0, 0, 23;
L_0x7f871c5e58f0 .array/port v0x7f871c5d7ec0, L_0x7f871c5e5b90;
L_0x7f871c5e5990 .concat [ 4 4 0 0], L_0x7f871c5e3b70, L_0x7f871c773830;
L_0x7f871c5e5ab0 .concat [ 8 1 0 0], L_0x7f871c5e5990, L_0x7f871c773878;
L_0x7f871c5e5b90 .arith/mult 9, L_0x7f871c5e5ab0, L_0x7f871c7738c0;
L_0x7f871c5e5d80 .part L_0x7f871c5e58f0, 0, 23;
L_0x7f871c5e5e20 .cmp/eq 23, L_0x7f871c5e57e0, L_0x7f871c5e5d80;
L_0x7f871c5e6010 .part L_0x7f871c5e3df0, 0, 23;
L_0x7f871c5e6130 .array/port v0x7f871c5d7ec0, L_0x7f871c5e64c0;
L_0x7f871c5e5f00 .concat [ 4 4 0 0], L_0x7f871c5e3b70, L_0x7f871c773908;
L_0x7f871c5e25f0 .concat [ 8 1 0 0], L_0x7f871c5e5f00, L_0x7f871c773950;
L_0x7f871c5e61d0 .arith/mult 9, L_0x7f871c5e25f0, L_0x7f871c773998;
L_0x7f871c5e6660 .concat [ 9 1 0 0], L_0x7f871c5e61d0, L_0x7f871c7739e0;
L_0x7f871c5e64c0 .arith/sum 10, L_0x7f871c5e6660, L_0x7f871c773b48;
L_0x7f871c5e68f0 .part L_0x7f871c5e6130, 0, 23;
L_0x7f871c5e6ab0 .cmp/eq 23, L_0x7f871c5e6010, L_0x7f871c5e68f0;
S_0x7f871c5ddad0 .scope module, "Data_Memory" "Data_Memory" 2 38, 23 1 0, S_0x7f871c5b2270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x7f871c5ddc40 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x7f871c5ddc80 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x7f871c5e6f40 .functor AND 1, L_0x7f871c5e6d80, L_0x7f871c5e6e60, C4<1>, C4<1>;
L_0x7f871c773a28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f871c5dde00_0 .net/2u *"_ivl_0", 1 0, L_0x7f871c773a28;  1 drivers
v0x7f871c5dde90_0 .net *"_ivl_10", 31 0, L_0x7f871c5e7190;  1 drivers
v0x7f871c5ddf20_0 .net *"_ivl_12", 26 0, L_0x7f871c5e7070;  1 drivers
L_0x7f871c773ab8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f871c5ddfb0_0 .net *"_ivl_14", 4 0, L_0x7f871c773ab8;  1 drivers
v0x7f871c5de050_0 .net *"_ivl_2", 0 0, L_0x7f871c5e6d80;  1 drivers
L_0x7f871c773a70 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7f871c5de130_0 .net/2u *"_ivl_4", 3 0, L_0x7f871c773a70;  1 drivers
v0x7f871c5de1e0_0 .net *"_ivl_6", 0 0, L_0x7f871c5e6e60;  1 drivers
v0x7f871c5de280_0 .net "ack_o", 0 0, L_0x7f871c5e6f40;  alias, 1 drivers
v0x7f871c5de310_0 .net "addr", 26 0, L_0x7f871c5e72b0;  1 drivers
v0x7f871c5de430_0 .net "addr_i", 31 0, L_0x7f871c5df7d0;  alias, 1 drivers
v0x7f871c5de4f0_0 .net "clk_i", 0 0, v0x7f871c5dec90_0;  alias, 1 drivers
v0x7f871c5de580_0 .var "count", 3 0;
v0x7f871c5de610_0 .var "data", 255 0;
v0x7f871c5de6a0_0 .net "data_i", 255 0, L_0x7f871c5df9f0;  alias, 1 drivers
v0x7f871c5de750_0 .net "data_o", 255 0, v0x7f871c5de610_0;  alias, 1 drivers
v0x7f871c5de800_0 .net "enable_i", 0 0, L_0x7f871c5df890;  alias, 1 drivers
v0x7f871c5de8b0 .array "memory", 511 0, 255 0;
v0x7f871c5dea40_0 .net "rst_i", 0 0, v0x7f871c5ded30_0;  alias, 1 drivers
v0x7f871c5dead0_0 .var "state", 1 0;
v0x7f871c5deb70_0 .net "write_i", 0 0, L_0x7f871c5df940;  alias, 1 drivers
L_0x7f871c5e6d80 .cmp/eq 2, v0x7f871c5dead0_0, L_0x7f871c773a28;
L_0x7f871c5e6e60 .cmp/eq 4, v0x7f871c5de580_0, L_0x7f871c773a70;
L_0x7f871c5e7070 .part L_0x7f871c5df7d0, 5, 27;
L_0x7f871c5e7190 .concat [ 27 5 0 0], L_0x7f871c5e7070, L_0x7f871c773ab8;
L_0x7f871c5e72b0 .part L_0x7f871c5e7190, 0, 27;
    .scope S_0x7f871c5d17a0;
T_0 ;
    %wait E_0x7f871c5d1b80;
    %load/vec4 v0x7f871c5d1f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f871c5d1ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f871c5d1fe0_0;
    %inv;
    %load/vec4 v0x7f871c5d1d00_0;
    %inv;
    %and;
    %load/vec4 v0x7f871c5d1bb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f871c5d20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7f871c5d1e30_0;
    %assign/vec4 v0x7f871c5d1ec0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f871c5d1ec0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f871c5c8680;
T_1 ;
    %wait E_0x7f871c5c88b0;
    %load/vec4 v0x7f871c5c88f0_0;
    %load/vec4 v0x7f871c5c89b0_0;
    %add;
    %store/vec4 v0x7f871c5c8b20_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f871c5ce2a0;
T_2 ;
    %wait E_0x7f871c5c9830;
    %load/vec4 v0x7f871c5ce560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f871c5ce7a0_0;
    %assign/vec4 v0x7f871c5ce900_0, 0;
    %load/vec4 v0x7f871c5cea60_0;
    %assign/vec4 v0x7f871c5ce610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f871c5cc990_0;
    %inv;
    %load/vec4 v0x7f871c5ce990_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f871c5ce870_0;
    %assign/vec4 v0x7f871c5ce900_0, 0;
    %load/vec4 v0x7f871c5cea60_0;
    %assign/vec4 v0x7f871c5ce610_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f871c5c91b0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f871c5c9510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c95d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c97a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9670_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7f871c5c91b0;
T_4 ;
    %wait E_0x7f871c5c94e0;
    %load/vec4 v0x7f871c5c99c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c95d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f871c5c9510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c97a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9670_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c95d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f871c5c9510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c97a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9670_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c95d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f871c5c9510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c97a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9670_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c95d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f871c5c9510_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c9a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c9880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c9700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c97a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9670_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c95d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f871c5c9510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c97a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9670_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7f871c5c95d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f871c5c9510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9a70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7f871c5c9880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c97a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5c9670_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7f871c5c9920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c95d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f871c5c9510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c97a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5c9670_0, 0, 1;
T_4.7 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f871c5d26e0;
T_5 ;
    %wait E_0x7f871c5c9830;
    %load/vec4 v0x7f871c5d2df0_0;
    %load/vec4 v0x7f871c5d29a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f871c5d2a90_0;
    %load/vec4 v0x7f871c5d29a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d3da0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f871c5d4350;
T_6 ;
    %wait E_0x7f871c5d4540;
    %load/vec4 v0x7f871c5d4ad0_0;
    %dup/vec4;
    %pushi/vec4 152, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 157, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 282, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 792, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7f871c5d4a20_0, 0, 12;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7f871c5d4a20_0, 0, 12;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 5, 20, 6;
    %pad/u 12;
    %store/vec4 v0x7f871c5d4a20_0, 0, 12;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7f871c5d4a20_0, 0, 12;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f871c5d4a20_0, 0, 12;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f871c5d4870_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f871c5d4a20_0, 0, 12;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f871c5cb540;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5cc630_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7f871c5cb540;
T_8 ;
    %wait E_0x7f871c5cb7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5cc630_0, 0, 1;
    %load/vec4 v0x7f871c5cb810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7f871c5cb980_0;
    %load/vec4 v0x7f871c5cb8d0_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5cc630_0, 0, 1;
T_8.2 ;
    %load/vec4 v0x7f871c5cba30_0;
    %load/vec4 v0x7f871c5cb8d0_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5cc630_0, 0, 1;
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f871c5c8c20;
T_9 ;
    %wait E_0x7f871c5c8e30;
    %load/vec4 v0x7f871c5c8e80_0;
    %load/vec4 v0x7f871c5c8f40_0;
    %add;
    %store/vec4 v0x7f871c5c90b0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f871c5cc780;
T_10 ;
    %wait E_0x7f871c5c9830;
    %load/vec4 v0x7f871c5cdf60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f871c5cdba0_0;
    %assign/vec4 v0x7f871c5cd250_0, 0;
    %load/vec4 v0x7f871c5cda80_0;
    %assign/vec4 v0x7f871c5cd0f0_0, 0;
    %load/vec4 v0x7f871c5cd940_0;
    %assign/vec4 v0x7f871c5ccf50_0, 0;
    %load/vec4 v0x7f871c5cd9f0_0;
    %assign/vec4 v0x7f871c5cd060_0, 0;
    %load/vec4 v0x7f871c5cd650_0;
    %assign/vec4 v0x7f871c5ccda0_0, 0;
    %load/vec4 v0x7f871c5cd700_0;
    %assign/vec4 v0x7f871c5cce30_0, 0;
    %load/vec4 v0x7f871c5cdc30_0;
    %assign/vec4 v0x7f871c5cd360_0, 0;
    %load/vec4 v0x7f871c5cdcc0_0;
    %assign/vec4 v0x7f871c5cd3f0_0, 0;
    %load/vec4 v0x7f871c5cd7b0_0;
    %assign/vec4 v0x7f871c5ccec0_0, 0;
    %load/vec4 v0x7f871c5cdd50_0;
    %assign/vec4 v0x7f871c5cd480_0, 0;
    %load/vec4 v0x7f871c5cde00_0;
    %assign/vec4 v0x7f871c5cd510_0, 0;
    %load/vec4 v0x7f871c5cdeb0_0;
    %assign/vec4 v0x7f871c5cd5a0_0, 0;
    %load/vec4 v0x7f871c5cdb10_0;
    %assign/vec4 v0x7f871c5cd180_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f871c5cff80;
T_11 ;
    %wait E_0x7f871c5d01f0;
    %load/vec4 v0x7f871c5d0480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x7f871c5d0320_0;
    %store/vec4 v0x7f871c5d0250_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7f871c5d0320_0;
    %store/vec4 v0x7f871c5d0250_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7f871c5d0510_0;
    %store/vec4 v0x7f871c5d0250_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7f871c5d03b0_0;
    %store/vec4 v0x7f871c5d0250_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f871c5d0650;
T_12 ;
    %wait E_0x7f871c5d0890;
    %load/vec4 v0x7f871c5d0b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x7f871c5d09a0_0;
    %store/vec4 v0x7f871c5d08e0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7f871c5d09a0_0;
    %store/vec4 v0x7f871c5d08e0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7f871c5d0bb0_0;
    %store/vec4 v0x7f871c5d08e0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7f871c5d0a50_0;
    %store/vec4 v0x7f871c5d08e0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f871c5c7c90;
T_13 ;
    %wait E_0x7f871c5c83c0;
    %load/vec4 v0x7f871c5c84d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7f871c5c8570_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.9;
T_13.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.9;
T_13.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.9;
T_13.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f871c5c84d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7f871c5c84d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7f871c5c84d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x7f871c5c8570_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f871c5c8400_0, 0, 3;
T_13.15 ;
T_13.13 ;
T_13.11 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f871c5750a0;
T_14 ;
    %wait E_0x7f871c5c50b0;
    %load/vec4 v0x7f871c58aa70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x7f871c5c7a10_0;
    %load/vec4 v0x7f871c5c7ac0_0;
    %add;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x7f871c5c7a10_0;
    %load/vec4 v0x7f871c5c7ac0_0;
    %and;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x7f871c5c7a10_0;
    %load/vec4 v0x7f871c5c7ac0_0;
    %xor;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0x7f871c5c7a10_0;
    %load/vec4 v0x7f871c5c7ac0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x7f871c5c7a10_0;
    %load/vec4 v0x7f871c5c7ac0_0;
    %add;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x7f871c5c7a10_0;
    %load/vec4 v0x7f871c5c7ac0_0;
    %sub;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x7f871c5c7a10_0;
    %load/vec4 v0x7f871c5c7ac0_0;
    %mul;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x7f871c5c7a10_0;
    %load/vec4 v0x7f871c5c7ac0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5c7b80_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f871c5c9c50;
T_15 ;
    %wait E_0x7f871c5c9830;
    %load/vec4 v0x7f871c5ca9a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7f871c5ca410_0;
    %assign/vec4 v0x7f871c5ca900_0, 0;
    %load/vec4 v0x7f871c5ca280_0;
    %assign/vec4 v0x7f871c5ca7b0_0, 0;
    %load/vec4 v0x7f871c5ca140_0;
    %assign/vec4 v0x7f871c5ca670_0, 0;
    %load/vec4 v0x7f871c5ca1f0_0;
    %assign/vec4 v0x7f871c5ca710_0, 0;
    %load/vec4 v0x7f871c5ca080_0;
    %assign/vec4 v0x7f871c5ca560_0, 0;
    %load/vec4 v0x7f871c5ca4b0_0;
    %assign/vec4 v0x7f871c5caa40_0, 0;
    %load/vec4 v0x7f871c5ca360_0;
    %assign/vec4 v0x7f871c5ca850_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f871c5d5270;
T_16 ;
    %wait E_0x7f871c5d5580;
    %load/vec4 v0x7f871c5d79a0_0;
    %store/vec4 v0x7f871c5d7a40_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f871c5d5270;
T_17 ;
    %wait E_0x7f871c5d1b80;
    %load/vec4 v0x7f871c5d7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5d7c20_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7f871c5d7c20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7f871c5d7c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5d7cd0_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x7f871c5d7cd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7f871c5d7c20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f871c5d7cd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7ec0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f871c5d7c20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f871c5d7cd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7700, 0, 4;
    %load/vec4 v0x7f871c5d7cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5d7cd0_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %load/vec4 v0x7f871c5d7c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5d7c20_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
T_17.0 ;
    %load/vec4 v0x7f871c5d7900_0;
    %load/vec4 v0x7f871c5d8220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x7f871c5d79a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v0x7f871c5d77a0_0;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %load/vec4 v0x7f871c5d7f50_0;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %load/vec4 v0x7f871c5d8070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v0x7f871c5d8100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v0x7f871c5d77a0_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7700, 0, 4;
    %load/vec4 v0x7f871c5d7f50_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7ec0, 0, 4;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7700, 4;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
    %jmp T_17.14;
T_17.13 ;
    %load/vec4 v0x7f871c5d77a0_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7700, 0, 4;
    %load/vec4 v0x7f871c5d7f50_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7ec0, 0, 4;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7700, 4;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
T_17.14 ;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7d80, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.15, 4;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7700, 4;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %load/vec4 v0x7f871c5d7f50_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7ec0, 0, 4;
    %load/vec4 v0x7f871c5d77a0_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7700, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7700, 4;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %load/vec4 v0x7f871c5d7f50_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7ec0, 0, 4;
    %load/vec4 v0x7f871c5d77a0_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7700, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
T_17.16 ;
T_17.12 ;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v0x7f871c5d7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %load/vec4 v0x7f871c5d77a0_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7700, 0, 4;
    %load/vec4 v0x7f871c5d7f50_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7ec0, 0, 4;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7700, 4;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
    %jmp T_17.18;
T_17.17 ;
    %load/vec4 v0x7f871c5d77a0_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7700, 0, 4;
    %load/vec4 v0x7f871c5d7f50_0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7ec0, 0, 4;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7700, 4;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
T_17.18 ;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x7f871c5d7900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.19, 8;
    %load/vec4 v0x7f871c5d79a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %jmp T_17.23;
T_17.21 ;
    %load/vec4 v0x7f871c5d7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.24, 8;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7700, 4;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f871c5d7700, 4;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f871c5d75c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5d7d80, 0, 4;
T_17.25 ;
    %jmp T_17.23;
T_17.22 ;
    %load/vec4 v0x7f871c5d77a0_0;
    %assign/vec4 v0x7f871c5d7850_0, 0;
    %load/vec4 v0x7f871c5d7f50_0;
    %assign/vec4 v0x7f871c5d7fe0_0, 0;
    %jmp T_17.23;
T_17.23 ;
    %pop/vec4 1;
T_17.19 ;
T_17.7 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f871c5d4bb0;
T_18 ;
    %wait E_0x7f871c5d5230;
    %load/vec4 v0x7f871c5d9c20_0;
    %load/vec4 v0x7f871c5d9280_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %store/vec4 v0x7f871c5d9020_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f871c5d4bb0;
T_19 ;
    %wait E_0x7f871c5d51e0;
    %load/vec4 v0x7f871c5d9c20_0;
    %store/vec4 v0x7f871c5da130_0, 0, 256;
    %load/vec4 v0x7f871c5d90b0_0;
    %load/vec4 v0x7f871c5d9280_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x7f871c5da130_0, 4, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f871c5d4bb0;
T_20 ;
    %wait E_0x7f871c5d1b80;
    %load/vec4 v0x7f871c5d9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d9850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d9990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5da1e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f871c5da080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x7f871c5d9320_0;
    %load/vec4 v0x7f871c5d9500_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
T_20.9 ;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x7f871c5d9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f871c5d9990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d8c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f871c5da1e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f871c5d9850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d9990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5da1e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
T_20.11 ;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0x7f871c5d95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f871c5d9850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d9990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f871c5d8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5da1e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
T_20.13 ;
    %jmp T_20.7;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d9850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d9990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5da1e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7f871c5d95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f871c5d9850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d9990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5d8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f871c5da1e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f871c5da080_0, 0;
T_20.15 ;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f871c5cf2d0;
T_21 ;
    %wait E_0x7f871c5c9830;
    %load/vec4 v0x7f871c5cfaa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7f871c5cf9d0_0;
    %assign/vec4 v0x7f871c5cfe10_0, 0;
    %load/vec4 v0x7f871c5cf810_0;
    %assign/vec4 v0x7f871c5cfcd0_0, 0;
    %load/vec4 v0x7f871c5cf6a0_0;
    %assign/vec4 v0x7f871c5cfb30_0, 0;
    %load/vec4 v0x7f871c5cf760_0;
    %assign/vec4 v0x7f871c5cfbc0_0, 0;
    %load/vec4 v0x7f871c5cf8c0_0;
    %assign/vec4 v0x7f871c5cfd60_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f871c5cac70;
T_22 ;
    %wait E_0x7f871c5caef0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f871c5caf60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f871c5cb020_0, 0, 2;
    %load/vec4 v0x7f871c5cb2b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f871c5cb1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f871c5cb1e0_0;
    %load/vec4 v0x7f871c5cb0c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f871c5caf60_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f871c5cb3f0_0;
    %load/vec4 v0x7f871c5cb360_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f871c5cb2b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f871c5cb1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f871c5cb1e0_0;
    %load/vec4 v0x7f871c5cb0c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7f871c5cb360_0;
    %load/vec4 v0x7f871c5cb0c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f871c5caf60_0, 0, 2;
T_22.2 ;
T_22.1 ;
    %load/vec4 v0x7f871c5cb2b0_0;
    %load/vec4 v0x7f871c5cb1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f871c5cb1e0_0;
    %load/vec4 v0x7f871c5cb150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f871c5cb020_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7f871c5cb3f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f871c5cb360_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f871c5cb2b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f871c5cb1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f871c5cb1e0_0;
    %load/vec4 v0x7f871c5cb150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7f871c5cb360_0;
    %load/vec4 v0x7f871c5cb150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f871c5cb020_0, 0, 2;
T_22.6 ;
T_22.5 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f871c5ddad0;
T_23 ;
    %wait E_0x7f871c5d1b80;
    %load/vec4 v0x7f871c5dea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f871c5dead0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f871c5de580_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7f871c5dead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x7f871c5de800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f871c5dead0_0, 0;
    %load/vec4 v0x7f871c5de580_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f871c5de580_0, 0;
T_23.5 ;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0x7f871c5de580_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_23.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f871c5dead0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f871c5de580_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x7f871c5de580_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f871c5de580_0, 0;
T_23.8 ;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f871c5ddad0;
T_24 ;
    %wait E_0x7f871c5c9830;
    %load/vec4 v0x7f871c5de280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7f871c5deb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7f871c5de6a0_0;
    %ix/getv 3, v0x7f871c5de310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f871c5de8b0, 0, 4;
    %load/vec4 v0x7f871c5de6a0_0;
    %assign/vec4 v0x7f871c5de610_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %ix/getv 4, v0x7f871c5de310_0;
    %load/vec4a v0x7f871c5de8b0, 4;
    %store/vec4 v0x7f871c5de610_0, 0, 256;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f871c5b2270;
T_25 ;
    %delay 25, 0;
    %load/vec4 v0x7f871c5dec90_0;
    %inv;
    %store/vec4 v0x7f871c5dec90_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f871c5b2270;
T_26 ;
    %vpi_call 2 51 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5deea0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5dec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5ded30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5dedd0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5ded30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5dedd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x7f871c5df380_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f871c5df380_0;
    %store/vec4a v0x7f871c5cf220, 4, 0;
    %load/vec4 v0x7f871c5df380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5df410_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x7f871c5df410_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x7f871c5df380_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7f871c5df380_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f871c5df410_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7f871c5d7ec0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f871c5df380_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f871c5df410_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7f871c5d7700, 4, 0;
    %load/vec4 v0x7f871c5df380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %load/vec4 v0x7f871c5df410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5df410_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x7f871c5da130_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5d9020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5d9850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5d9990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5d8c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5da1e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x7f871c5df380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f871c5df380_0;
    %store/vec4a v0x7f871c5d3da0, 4, 0;
    %load/vec4 v0x7f871c5df380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5ce610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5ce900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5cd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5cd0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5ccf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5cd060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f871c5ccda0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5cce30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5cd360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5cd3f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5ccec0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f871c5cd480_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f871c5cd510_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f871c5cd5a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f871c5cd180_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5ca900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5ca7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5ca670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5ca710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5ca560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5caa40_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f871c5ca850_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5cfe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5cfcd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5cfb30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5cfbc0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f871c5cfd60_0, 0, 5;
    %vpi_call 2 124 "$readmemb", "./testdata/instruction_3.txt", v0x7f871c5cf220 {0 0 0};
    %vpi_func 2 128 "$fopen" 32, "./testdata/output3.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f871c5df600_0, 0, 32;
    %vpi_func 2 130 "$fopen" 32, "./testdata/cache3.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f871c5df690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
T_26.8 ;
    %load/vec4 v0x7f871c5df380_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_26.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7f871c5df380_0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %load/vec4 v0x7f871c5df380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
    %jmp T_26.8;
T_26.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f871c5de8b0, 4, 0;
    %end;
    .thread T_26;
    .scope S_0x7f871c5b2270;
T_27 ;
    %wait E_0x7f871c5c9830;
    %load/vec4 v0x7f871c5deea0_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 153 "$fdisplay", v0x7f871c5df600_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5df410_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x7f871c5df410_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x7f871c5df380_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_27.5, 5;
    %load/vec4 v0x7f871c5df380_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f871c5df410_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7f871c5d7ec0, 4;
    %pad/u 24;
    %store/vec4 v0x7f871c5df720_0, 0, 24;
    %load/vec4 v0x7f871c5df380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5df380_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %load/vec4 v0x7f871c5df410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5df410_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
T_27.0 ;
    %load/vec4 v0x7f871c5deea0_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.6, 5;
    %vpi_call 2 168 "$finish" {0 0 0};
T_27.6 ;
    %vpi_call 2 172 "$fdisplay", v0x7f871c5df600_0, "cycle = %0d, Start = %b\012PC = %d", v0x7f871c5deea0_0, v0x7f871c5dedd0_0, v0x7f871c5d1ec0_0 {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0x7f871c5df600_0, "Registers" {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x7f871c5df600_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x7f871c5d3da0, 0>, &A<v0x7f871c5d3da0, 8>, &A<v0x7f871c5d3da0, 16>, &A<v0x7f871c5d3da0, 24> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x7f871c5df600_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x7f871c5d3da0, 1>, &A<v0x7f871c5d3da0, 9>, &A<v0x7f871c5d3da0, 17>, &A<v0x7f871c5d3da0, 25> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x7f871c5df600_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x7f871c5d3da0, 2>, &A<v0x7f871c5d3da0, 10>, &A<v0x7f871c5d3da0, 18>, &A<v0x7f871c5d3da0, 26> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x7f871c5df600_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x7f871c5d3da0, 3>, &A<v0x7f871c5d3da0, 11>, &A<v0x7f871c5d3da0, 19>, &A<v0x7f871c5d3da0, 27> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x7f871c5df600_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x7f871c5d3da0, 4>, &A<v0x7f871c5d3da0, 12>, &A<v0x7f871c5d3da0, 20>, &A<v0x7f871c5d3da0, 28> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x7f871c5df600_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x7f871c5d3da0, 5>, &A<v0x7f871c5d3da0, 13>, &A<v0x7f871c5d3da0, 21>, &A<v0x7f871c5d3da0, 29> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x7f871c5df600_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x7f871c5d3da0, 6>, &A<v0x7f871c5d3da0, 14>, &A<v0x7f871c5d3da0, 22>, &A<v0x7f871c5d3da0, 30> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x7f871c5df600_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x7f871c5d3da0, 7>, &A<v0x7f871c5d3da0, 15>, &A<v0x7f871c5d3da0, 23>, &A<v0x7f871c5d3da0, 31> {0 0 0};
    %vpi_call 2 188 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0000 = %h", &A<v0x7f871c5de8b0, 0> {0 0 0};
    %vpi_call 2 189 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0020 = %h", &A<v0x7f871c5de8b0, 1> {0 0 0};
    %vpi_call 2 190 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0040 = %h", &A<v0x7f871c5de8b0, 2> {0 0 0};
    %vpi_call 2 191 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0200 = %h", &A<v0x7f871c5de8b0, 16> {0 0 0};
    %vpi_call 2 192 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0220 = %h", &A<v0x7f871c5de8b0, 17> {0 0 0};
    %vpi_call 2 193 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0240 = %h", &A<v0x7f871c5de8b0, 18> {0 0 0};
    %vpi_call 2 194 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0400 = %h", &A<v0x7f871c5de8b0, 32> {0 0 0};
    %vpi_call 2 195 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0420 = %h", &A<v0x7f871c5de8b0, 33> {0 0 0};
    %vpi_call 2 196 "$fdisplay", v0x7f871c5df600_0, "Data Memory: 0x0440 = %h", &A<v0x7f871c5de8b0, 34> {0 0 0};
    %vpi_call 2 198 "$fdisplay", v0x7f871c5df600_0, "\012" {0 0 0};
    %load/vec4 v0x7f871c5d93c0_0;
    %load/vec4 v0x7f871c5da080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x7f871c5d9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x7f871c5d8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %vpi_call 2 205 "$fdisplay", v0x7f871c5df690_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7f871c5deea0_0, v0x7f871c5d8e90_0, v0x7f871c5d90b0_0 {0 0 0};
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x7f871c5d8d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %vpi_call 2 207 "$fdisplay", v0x7f871c5df690_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7f871c5deea0_0, v0x7f871c5d8e90_0, v0x7f871c5d9160_0 {0 0 0};
T_27.14 ;
T_27.13 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x7f871c5d8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %vpi_call 2 212 "$fdisplay", v0x7f871c5df690_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7f871c5deea0_0, v0x7f871c5d8e90_0, v0x7f871c5d90b0_0 {0 0 0};
    %jmp T_27.17;
T_27.16 ;
    %load/vec4 v0x7f871c5d8d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %vpi_call 2 215 "$fdisplay", v0x7f871c5df690_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7f871c5deea0_0, v0x7f871c5d8e90_0, v0x7f871c5d9160_0 {0 0 0};
T_27.18 ;
T_27.17 ;
T_27.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f871c5df270_0, 0, 1;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x7f871c5d93c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %load/vec4 v0x7f871c5df270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.22, 8;
    %load/vec4 v0x7f871c5d8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %vpi_call 2 223 "$fdisplay", v0x7f871c5df690_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7f871c5deea0_0, v0x7f871c5d8e90_0, v0x7f871c5d90b0_0 {0 0 0};
    %jmp T_27.25;
T_27.24 ;
    %load/vec4 v0x7f871c5d8d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.26, 8;
    %vpi_call 2 226 "$fdisplay", v0x7f871c5df690_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7f871c5deea0_0, v0x7f871c5d8e90_0, v0x7f871c5d9160_0 {0 0 0};
T_27.26 ;
T_27.25 ;
T_27.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f871c5df270_0, 0, 1;
T_27.20 ;
T_27.9 ;
    %load/vec4 v0x7f871c5deea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f871c5deea0_0, 0, 32;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./CPU/testbench.v";
    "././CPU/CPU.v";
    "././CPU/ALU.v";
    "././CPU/ALU_Control.v";
    "././CPU/Adder.v";
    "././CPU/Control.v";
    "././CPU/EXMEM.v";
    "././CPU/ForwardingUnit.v";
    "././CPU/HzDetectionUnit.v";
    "././CPU/IDEX.v";
    "././CPU/IFID.v";
    "././TA_modules/Instruction_Memory.v";
    "././CPU/MEMWB.v";
    "././CPU/MUX4.v";
    "././CPU/MUX32.v";
    "././TA_modules/PC.v";
    "././TA_modules/Registers.v";
    "././CPU/Utils.v";
    "././CPU/Sign_Extend.v";
    "././dcache_controller.v";
    "././dcache_sram.v";
    "././TA_modules/Data_memory.v";
