<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho"
   type="VHDL"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="crosser"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_rsp_mux_001.vho"
   type="VHDL"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_rsp_demux_001.vho"
   type="VHDL"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_rsp_demux.vho"
   type="VHDL"
   library="rsp_demux" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_cmd_mux_005.vho"
   type="VHDL"
   library="cmd_mux_005" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_cmd_demux_001.vho"
   type="VHDL"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_router_007.vho"
   type="VHDL"
   library="router_007" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_router_002.vho"
   type="VHDL"
   library="router_002" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_router_001.vho"
   type="VHDL"
   library="router_001" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_router.vho"
   type="VHDL"
   library="router" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_audio_avalon_audio_slave_agent_rdata_fifo.vho"
   type="VHDL"
   library="audio_avalon_audio_slave_agent_rdata_fifo" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0_audio_avalon_audio_slave_agent_rsp_fifo.vho"
   type="VHDL"
   library="audio_avalon_audio_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="audio_avalon_audio_slave_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="audio_avalon_audio_slave_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="audio_avalon_audio_slave_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="audio_avalon_audio_slave_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_agent"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_data_master_agent"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="audio_avalon_audio_slave_translator"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="audio_avalon_audio_slave_translator"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_translator" />
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/CodecAudio_dac_pll_audio_pll.vho"
   type="VHDL"
   library="audio_pll" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_debug_slave_sysclk.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_debug_slave_tck.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_debug_slave_wrapper.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_cpu_cpu_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="irq_synchronizer"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="irq_synchronizer"
   simulator="riviera" />
 <file
   path="simulation/submodules/CodecAudio_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="simulation/submodules/CodecAudio_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_audio_avalon_audio_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_audio_and_video_config_avalon_av_config_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_jtag_uart_0_avalon_jtag_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_ps2_avalon_ps2_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_sysid_control_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_cpu_debug_mem_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_onchipmem_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_timer0_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_toggleaccmat_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_datafromaccmat_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_cpu_data_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/codecaudio_mm_interconnect_0_cpu_instruction_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/CodecAudio_timer1.vhd"
   type="VHDL"
   library="timer1" />
 <file
   path="simulation/submodules/CodecAudio_timer0.vhd"
   type="VHDL"
   library="timer0" />
 <file
   path="simulation/submodules/CodecAudio_sysid.vho"
   type="VHDL"
   library="sysid" />
 <file
   path="simulation/submodules/CodecAudio_pll_0.vho"
   type="VHDL"
   library="pll_0" />
 <file
   path="simulation/submodules/CodecAudio_onchipmem.hex"
   type="HEX"
   library="onchipmem" />
 <file
   path="simulation/submodules/CodecAudio_onchipmem.vhd"
   type="VHDL"
   library="onchipmem" />
 <file
   path="simulation/submodules/CodecAudio_jtag_uart_0.vhd"
   type="VHDL"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/CodecAudio_dac_pll.vhd"
   type="VHDL"
   library="dac_pll" />
 <file
   path="simulation/submodules/CodecAudio_cpu.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="simulation/submodules/CodecAudio_ToggleAccMat.vhd"
   type="VHDL"
   library="ToggleAccMat" />
 <file
   path="simulation/submodules/CodecAudio_DataToAccMat.vhd"
   type="VHDL"
   library="DataToAccMat" />
 <file
   path="simulation/submodules/CodecAudio_DataFromAccMat.vhd"
   type="VHDL"
   library="DataFromAccMat" />
 <file path="simulation/CodecAudio.vhd" type="VHDL" />
 <file path="simulation/codecaudio_rst_controller.vhd" type="VHDL" />
 <file path="simulation/codecaudio_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="CodecAudio" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="CodecAudio.onchipmem"
   modelPath="CodecAudio.onchipmem" />
</simPackage>
