-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_17_ROM_AUsc4 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_17_ROM_AUsc4 is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111101110110001001101011110011", 1 => "00111100110111110010001011110110", 2 => "10111100100011000011101110010010", 3 => "00111100110110010100001001111011", 
    4 => "10111100011110111101000010001011", 5 => "00111100101111111100000010011001", 6 => "10111101011100111001000110110001", 7 => "00111100101011100110100001101001", 
    8 => "00111011111011110001100101000100", 9 => "10111100111011000001010001011101", 10 => "00111101011001010111100110111000", 11 => "10111101001111010011100000011000", 
    12 => "10111100100011011011000111000110", 13 => "00111101110000011111000101110101", 14 => "00111100010000000101110101110111", 15 => "10111011110100000101101110100101", 
    16 => "10111001111001000010010001101111", 17 => "10111101110010000100011110000111", 18 => "10111101011111101001101010100010", 19 => "10111100010001101010100100110000", 
    20 => "10111001110110110011110011100011", 21 => "10111101001001101111000000111101", 22 => "10111100011110010111111111110010", 23 => "00111101011110111011100101101011", 
    24 => "10111101100000000001100000001011", 25 => "00111110000110011111001000101101", 26 => "10111011100001101001011011101001", 27 => "10111100110001011100110111011011", 
    28 => "00111101000000011010111011001010", 29 => "00111100110100011001000010111010", 30 => "00111100101101000111010000010010", 31 => "00111100001101100101000000110010", 
    32 => "00111011011010110011000000101110", 33 => "10111100111101110000001000011100", 34 => "00111101001101101001101010111010", 35 => "10111100010011000100000001010001", 
    36 => "00111101000010100111111100001111", 37 => "10111101010001111101100101010111", 38 => "10111010111111000001011100111010", 39 => "00111101000110101110111100001010", 
    40 => "00111101000011100011010110111110", 41 => "10111101100001001101110011101100", 42 => "00111100110010001111000111100110", 43 => "10111100000100011010001011100101", 
    44 => "00111100100101011110101111000101", 45 => "00111011100011011110000111110110", 46 => "00111101011001001011010101110011", 47 => "00111100101111000110110101011100", 
    48 => "00111101000000101011010110011110", 49 => "00111101101110111000110101111100", 50 => "10111100101101011110111010101001", 51 => "10111011001011101101110001011000", 
    52 => "00111010011010001010110011110000", 53 => "10111011110110000110101111100000", 54 => "00111011111010011001111100101110", 55 => "10111100100101011010101010000100", 
    56 => "10111011101000101110100100011110", 57 => "10111101100000111111111100101101", 58 => "10111100101100011100000101010111", 59 => "00111101100111101101100010010010", 
    60 => "00111010111110111010010100110010", 61 => "00111101111110100111100100010110", 62 => "00111100011110101011011011110100", 63 => "10111100000011011010000010110100", 
    64 => "10111100111010011111011011111111", 65 => "00111100110100110010011010000100", 66 => "10111110001011101100111110101111", 67 => "10111101001011000111001010000100", 
    68 => "10111101000101111110101000000100", 69 => "10111100111100010110000011010010", 70 => "00111100100010110110111000101001", 71 => "10111100010000111000111000111010", 
    72 => "00111100001001010100100111011000", 73 => "00111011010110001111101010111111", 74 => "00111011001110011001001011001100", 75 => "10111100001110110001000111000110", 
    76 => "10111100100001111111001111101011", 77 => "00111100100010110001110011011100", 78 => "10111100100110101001000111011111", 79 => "10111101001010100101110010001010", 
    80 => "10111101010010111110101011100111", 81 => "00111100101000100111111001100101", 82 => "10111010111111001110101011100101", 83 => "10111100011010100001000111111010", 
    84 => "00111110000100100000011010100001", 85 => "10111100100100001011110011010111", 86 => "00111101010010000111001001111011", 87 => "00111100000110000010110000100101", 
    88 => "10111101010110101001110101000111", 89 => "10111100011010100000101100110001", 90 => "00111100001111011011001001010101", 91 => "00111011111000101000110000111110", 
    92 => "10111100000110110100101100111111", 93 => "10111100001111010011000100010110", 94 => "10111101000101111000101000111011", 95 => "00111100101011101111011101110101", 
    96 => "00111100101101001001000101111001", 97 => "10111011101111110100110000000111", 98 => "10111100110111000001111101111101", 99 => "10111101100000110100110001001101");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

