library IEEE;
use IEEE.std_logic_1164.all;

entity slt is
  generic(N : integer := 32);
  port(    
       iA               : in std_logic; -- operand A msb
       iB               : in std_logic;  --  operand B msb
       iC               : in std_logic;  --  carry
       oC               : out std_logic_vector(N-1 downto 0));

end slt;

architecture behavior of slt is
begin

	        oC <= "0000000000000000000000000000000" & ((iA and (not iC)) or ((not iB) and iC));

end behavior;
