Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  4 22:21:58 2020
| Host         : DESKTOP-UO6O0RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kb_main_timing_summary_routed.rpt -pb kb_main_timing_summary_routed.pb -rpx kb_main_timing_summary_routed.rpx -warn_on_violation
| Design       : kb_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (433)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (433)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: data_register/temp_Q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_register/temp_Q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_register/temp_Q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_register/temp_Q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_register/temp_Q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_register/temp_Q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_register/temp_Q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_register/temp_Q_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: filtering_clk/temp_out_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: filtering_clk/temp_out_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: filtering_clk/temp_out_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: filtering_clk/temp_out_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: filtering_clk/temp_out_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: filtering_clk/temp_out_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: filtering_clk/temp_out_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: filtering_clk/temp_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: flipflop_D/Q_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.743        0.000                      0                  210        0.081        0.000                      0                  210        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.743        0.000                      0                  195        0.081        0.000                      0                  195        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.296        0.000                      0                   15        1.274        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.766ns (15.375%)  route 4.216ns (84.625%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          1.014    10.065    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  uart_tx/CntRate_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    uart_tx/CLK
    SLICE_X29Y45         FDRE                                         r  uart_tx/CntRate_reg[20]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205    14.808    uart_tx/CntRate_reg[20]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.766ns (15.856%)  route 4.065ns (84.144%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.863     9.914    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  uart_tx/CntRate_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    uart_tx/CLK
    SLICE_X29Y46         FDRE                                         r  uart_tx/CntRate_reg[22]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.808    uart_tx/CntRate_reg[22]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.859%)  route 4.064ns (84.141%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.862     9.913    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X31Y46         FDRE                                         r  uart_tx/CntRate_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.445    14.786    uart_tx/CLK
    SLICE_X31Y46         FDRE                                         r  uart_tx/CntRate_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.821    uart_tx/CntRate_reg[24]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.766ns (15.859%)  route 4.064ns (84.141%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.862     9.913    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X31Y46         FDRE                                         r  uart_tx/CntRate_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.445    14.786    uart_tx/CLK
    SLICE_X31Y46         FDRE                                         r  uart_tx/CntRate_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.821    uart_tx/CntRate_reg[28]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.766ns (15.954%)  route 4.035ns (84.046%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.833     9.885    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  uart_tx/CntRate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.444    14.785    uart_tx/CLK
    SLICE_X31Y41         FDRE                                         r  uart_tx/CntRate_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.820    uart_tx/CntRate_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.766ns (15.954%)  route 4.035ns (84.046%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.833     9.885    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  uart_tx/CntRate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.444    14.785    uart_tx/CLK
    SLICE_X31Y41         FDRE                                         r  uart_tx/CntRate_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.820    uart_tx/CntRate_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.766ns (15.954%)  route 4.035ns (84.046%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.833     9.885    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  uart_tx/CntRate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.444    14.785    uart_tx/CLK
    SLICE_X31Y41         FDRE                                         r  uart_tx/CntRate_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.820    uart_tx/CntRate_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.766ns (15.954%)  route 4.035ns (84.046%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.833     9.885    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  uart_tx/CntRate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.444    14.785    uart_tx/CLK
    SLICE_X31Y41         FDRE                                         r  uart_tx/CntRate_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.820    uart_tx/CntRate_reg[4]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 0.766ns (16.301%)  route 3.933ns (83.699%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.731     9.782    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  uart_tx/CntRate_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    uart_tx/CLK
    SLICE_X29Y44         FDRE                                         r  uart_tx/CntRate_reg[13]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.808    uart_tx/CntRate_reg[13]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 0.766ns (16.301%)  route 3.933ns (83.699%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 r  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.530     8.928    uart_tx/Rst_out
    SLICE_X36Y43         LUT4 (Prop_lut4_I0_O)        0.124     9.052 r  uart_tx/CntRate[31]_i_1/O
                         net (fo=32, routed)          0.731     9.782    uart_tx/CntRate[31]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  uart_tx/CntRate_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    uart_tx/CLK
    SLICE_X29Y44         FDRE                                         r  uart_tx/CntRate_reg[14]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.808    uart_tx/CntRate_reg[14]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uart_tx/St_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.559%)  route 0.251ns (57.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    uart_tx/CLK
    SLICE_X35Y41         FDRE                                         r  uart_tx/St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_tx/St_reg[0]/Q
                         net (fo=16, routed)          0.251     1.836    uart_tx/St[0]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.881 r  uart_tx/TSR[9]_i_1/O
                         net (fo=1, routed)           0.000     1.881    uart_tx/TSR[9]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  uart_tx/TSR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    uart_tx/CLK
    SLICE_X37Y42         FDRE                                         r  uart_tx/TSR_reg[9]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.091     1.800    uart_tx/TSR_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_tx/St_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.391%)  route 0.298ns (61.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    uart_tx/CLK
    SLICE_X35Y41         FDRE                                         r  uart_tx/St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_tx/St_reg[0]/Q
                         net (fo=16, routed)          0.298     1.884    uart_tx/St[0]
    SLICE_X36Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.929 r  uart_tx/TSR[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    uart_tx/TSR[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  uart_tx/TSR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    uart_tx/CLK
    SLICE_X36Y43         FDRE                                         r  uart_tx/TSR_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.091     1.801    uart_tx/TSR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ascii_register/temp_Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (64.003%)  route 0.105ns (35.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.563     1.446    ascii_register/CLK
    SLICE_X39Y44         FDCE                                         r  ascii_register/temp_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  ascii_register/temp_Q_reg[6]/Q
                         net (fo=2, routed)           0.105     1.692    uart_tx/TSR_reg[7]_0[6]
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.737 r  uart_tx/TSR[7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    uart_tx/TSR[7]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  uart_tx/TSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    uart_tx/CLK
    SLICE_X37Y43         FDRE                                         r  uart_tx/TSR_reg[7]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     1.554    uart_tx/TSR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_tx/St_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.337%)  route 0.356ns (65.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    uart_tx/CLK
    SLICE_X35Y41         FDRE                                         r  uart_tx/St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_tx/St_reg[0]/Q
                         net (fo=16, routed)          0.356     1.941    uart_tx/St[0]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.986 r  uart_tx/TSR[8]_i_1/O
                         net (fo=1, routed)           0.000     1.986    uart_tx/TSR[8]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  uart_tx/TSR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    uart_tx/CLK
    SLICE_X37Y43         FDRE                                         r  uart_tx/TSR_reg[8]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     1.802    uart_tx/TSR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_tx/St_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.083%)  route 0.360ns (65.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    uart_tx/CLK
    SLICE_X35Y41         FDRE                                         r  uart_tx/St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_tx/St_reg[0]/Q
                         net (fo=16, routed)          0.360     1.945    uart_tx/St[0]
    SLICE_X37Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.990 r  uart_tx/TSR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.990    uart_tx/TSR[6]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  uart_tx/TSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    uart_tx/CLK
    SLICE_X37Y43         FDRE                                         r  uart_tx/TSR_reg[6]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     1.802    uart_tx/TSR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 filtering_data/temp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtering_data/temp_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.563     1.446    filtering_data/CLK
    SLICE_X37Y46         FDRE                                         r  filtering_data/temp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  filtering_data/temp_out_reg[3]/Q
                         net (fo=2, routed)           0.114     1.701    filtering_data/temp_out_reg_n_0_[3]
    SLICE_X37Y46         FDRE                                         r  filtering_data/temp_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    filtering_data/CLK
    SLICE_X37Y46         FDRE                                         r  filtering_data/temp_out_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.047     1.493    filtering_data/temp_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uart_tx/TSR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.563     1.446    uart_tx/CLK
    SLICE_X39Y43         FDRE                                         r  uart_tx/TSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart_tx/TSR_reg[3]/Q
                         net (fo=2, routed)           0.121     1.708    uart_tx/TSR[3]
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  uart_tx/TSR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.753    uart_tx/TSR[3]_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  uart_tx/TSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    uart_tx/CLK
    SLICE_X39Y43         FDRE                                         r  uart_tx/TSR_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     1.538    uart_tx/TSR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_tx/CntRate_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/CntRate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.563     1.446    uart_tx/CLK
    SLICE_X29Y44         FDRE                                         r  uart_tx/CntRate_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart_tx/CntRate_reg[13]/Q
                         net (fo=3, routed)           0.126     1.713    uart_tx/CntRate[13]
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.758 r  uart_tx/CntRate[13]_i_1/O
                         net (fo=1, routed)           0.000     1.758    uart_tx/p_0_in[13]
    SLICE_X29Y44         FDRE                                         r  uart_tx/CntRate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.960    uart_tx/CLK
    SLICE_X29Y44         FDRE                                         r  uart_tx/CntRate_reg[13]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.091     1.537    uart_tx/CntRate_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uart_tx/St_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.023%)  route 0.395ns (67.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    uart_tx/CLK
    SLICE_X35Y41         FDRE                                         r  uart_tx/St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_tx/St_reg[0]/Q
                         net (fo=16, routed)          0.395     1.980    uart_tx/St[0]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.025 r  uart_tx/TSR[2]_i_1/O
                         net (fo=1, routed)           0.000     2.025    uart_tx/TSR[2]_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  uart_tx/TSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    uart_tx/CLK
    SLICE_X39Y43         FDRE                                         r  uart_tx/TSR_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     1.802    uart_tx/TSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_tx/St_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/TSR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.968%)  route 0.396ns (68.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    uart_tx/CLK
    SLICE_X35Y41         FDRE                                         r  uart_tx/St_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_tx/St_reg[0]/Q
                         net (fo=16, routed)          0.396     1.981    uart_tx/St[0]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.026 r  uart_tx/TSR[1]_i_1/O
                         net (fo=1, routed)           0.000     2.026    uart_tx/TSR[1]_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  uart_tx/TSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    uart_tx/CLK
    SLICE_X39Y43         FDRE                                         r  uart_tx/TSR_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.091     1.801    uart_tx/TSR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   ascii_register/temp_Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y44   ascii_register/temp_Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ascii_register/temp_Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y45   ascii_register/temp_Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   ascii_register/temp_Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   ascii_register/temp_Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   ascii_register/temp_Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   data_register/temp_Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   data_register/temp_Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   ascii_register/temp_Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   ascii_register/temp_Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ascii_register/temp_Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ascii_register/temp_Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   ascii_register/temp_Q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   ascii_register/temp_Q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   ascii_register/temp_Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   data_register/temp_Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   data_register/temp_Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   data_register/temp_Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   ascii_register/temp_Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   ascii_register/temp_Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ascii_register/temp_Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ascii_register/temp_Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   ascii_register/temp_Q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   ascii_register/temp_Q_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   ascii_register/temp_Q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y38   debounce_rst/temp_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y38   debounce_rst/temp_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y38   debounce_rst/temp_out_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.642ns (15.446%)  route 3.514ns (84.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.842     9.240    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    data_register/temp_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.642ns (15.446%)  route 3.514ns (84.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.842     9.240    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[1]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    data_register/temp_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.642ns (15.446%)  route 3.514ns (84.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.842     9.240    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[2]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    data_register/temp_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.642ns (15.446%)  route 3.514ns (84.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.842     9.240    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[3]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    data_register/temp_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.642ns (15.446%)  route 3.514ns (84.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.842     9.240    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[4]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    data_register/temp_Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.642ns (15.446%)  route 3.514ns (84.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.842     9.240    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[5]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    data_register/temp_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.642ns (15.446%)  route 3.514ns (84.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.842     9.240    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[6]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    data_register/temp_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.642ns (15.446%)  route 3.514ns (84.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.842     9.240    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.447    14.788    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[7]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    data_register/temp_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.642ns (16.624%)  route 3.220ns (83.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.548     8.945    ascii_register/Rst_out
    SLICE_X36Y45         FDCE                                         f  ascii_register/temp_Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.445    14.786    ascii_register/CLK
    SLICE_X36Y45         FDCE                                         r  ascii_register/temp_Q_reg[2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    ascii_register/temp_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 debounce_rst/temp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.642ns (16.735%)  route 3.194ns (83.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562     5.083    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  debounce_rst/temp_out_reg[1]/Q
                         net (fo=2, routed)           0.672     6.273    debounce_rst/p_1_in
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.397 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         2.522     8.920    ascii_register/Rst_out
    SLICE_X38Y45         FDCE                                         f  ascii_register/temp_Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.445    14.786    ascii_register/CLK
    SLICE_X38Y45         FDCE                                         r  ascii_register/temp_Q_reg[3]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X38Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.620    ascii_register/temp_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  5.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.209ns (14.188%)  route 1.264ns (85.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.101     2.917    ascii_register/Rst_out
    SLICE_X38Y44         FDCE                                         f  ascii_register/temp_Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    ascii_register/CLK
    SLICE_X38Y44         FDCE                                         r  ascii_register/temp_Q_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    ascii_register/temp_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.209ns (14.188%)  route 1.264ns (85.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.101     2.917    ascii_register/Rst_out
    SLICE_X39Y44         FDCE                                         f  ascii_register/temp_Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    ascii_register/CLK
    SLICE_X39Y44         FDCE                                         r  ascii_register/temp_Q_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    ascii_register/temp_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.209ns (14.188%)  route 1.264ns (85.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.101     2.917    ascii_register/Rst_out
    SLICE_X39Y44         FDCE                                         f  ascii_register/temp_Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    ascii_register/CLK
    SLICE_X39Y44         FDCE                                         r  ascii_register/temp_Q_reg[6]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    ascii_register/temp_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.209ns (14.156%)  route 1.267ns (85.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.104     2.921    ascii_register/Rst_out
    SLICE_X37Y44         FDCE                                         f  ascii_register/temp_Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    ascii_register/CLK
    SLICE_X37Y44         FDCE                                         r  ascii_register/temp_Q_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    ascii_register/temp_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.209ns (14.115%)  route 1.272ns (85.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.109     2.925    ascii_register/Rst_out
    SLICE_X36Y44         FDCE                                         f  ascii_register/temp_Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    ascii_register/CLK
    SLICE_X36Y44         FDCE                                         r  ascii_register/temp_Q_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    ascii_register/temp_Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.209ns (13.692%)  route 1.317ns (86.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.154     2.971    ascii_register/Rst_out
    SLICE_X38Y45         FDCE                                         f  ascii_register/temp_Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    ascii_register/CLK
    SLICE_X38Y45         FDCE                                         r  ascii_register/temp_Q_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    ascii_register/temp_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_register/temp_Q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.209ns (13.705%)  route 1.316ns (86.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.153     2.969    ascii_register/Rst_out
    SLICE_X36Y45         FDCE                                         f  ascii_register/temp_Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.832     1.959    ascii_register/CLK
    SLICE_X36Y45         FDCE                                         r  ascii_register/temp_Q_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    ascii_register/temp_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.209ns (12.617%)  route 1.448ns (87.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.284     3.101    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.960    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[0]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    data_register/temp_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.209ns (12.617%)  route 1.448ns (87.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.284     3.101    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.960    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    data_register/temp_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 debounce_rst/temp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_register/temp_Q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.209ns (12.617%)  route 1.448ns (87.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.561     1.444    debounce_rst/CLK
    SLICE_X30Y38         FDRE                                         r  debounce_rst/temp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  debounce_rst/temp_out_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    debounce_rst/temp_out_reg_n_0_[0]
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  debounce_rst/St[2]_i_1/O
                         net (fo=138, routed)         1.284     3.101    data_register/Rst_out
    SLICE_X40Y45         FDCE                                         f  data_register/temp_Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.833     1.960    data_register/CLK
    SLICE_X40Y45         FDCE                                         r  data_register/temp_Q_reg[2]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    data_register/temp_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  1.482    





