# FPGA Edge Detector with AXI Video Pipeline

## Overview
This project implements a **real-time edge detection system** on an FPGA using a **Sobel filter**, integrated into an **AXI4-Stream video processing pipeline**. The design is developed in **Xilinx Vivado** using Xilinx video IP cores and custom Verilog RTL.

A **Test Pattern Generator (TPG)** provides the video input, which is streamed through a **custom Sobel edge detector** and synchronized using a **Video Timing Controller (VTC)**. Video data is processed entirely in hardware and output in real time.

---

## AXI Video Pipeline Architecture

![Block Diagram](Edge Detector/Media/Block%20Diagram.png)

### Video Processing Flow

### Interfaces
- **AXI4-Stream** – video data path  
- **AXI4-Lite** – control and configuration  
- **AXI Interconnect** – IP connectivity  

---

## Sobel Edge Detector

![Sobel Filter](Media/Sobel%20Filter.png)

The Sobel edge detector is implemented as a **custom AXI4-Stream IP core**.

- Computes horizontal and vertical image gradients
- Uses line buffers for 3×3 pixel window access
- Fully pipelined for real-time video throughput
- AXI-compliant handshaking (`TVALID`, `TREADY`, `TLAST`)
- One pixel processed per clock cycle after pipeline fill

---

## Simulation & Verification

![Test Bench](Media/Test%20Bench.png)

A Verilog testbench was used to verify:
- Sobel filter correctness
- AXI4-Stream handshaking
- Frame boundary handling
- Continuous streaming without data loss

---

## Resource Utilization

![Utilization](Media/Utilization.png)

Resource usage obtained from the Vivado implementation report:

| Resource | Usage |
|--------|-------|
| LUTs   | TBD   |
| FFs    | TBD   |
| BRAM   | TBD   |
| DSPs   | TBD   |

---

## Final Result

![Result](Media/Result.png)

The output demonstrates **real-time edge detection**, with edges clearly highlighted from the AXI video stream generated by the Test Pattern Generator.

---

## Author
**Your Name**  
FPGA / Embedded Systems Engineer  

---

## License
MIT License
