// Seed: 573008651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 : -1] id_14;
  localparam id_15 = 1 - -(-1), id_16 = id_12, id_17 = (id_14);
  assign id_7 = id_3;
endmodule
module module_1 #(
    parameter id_17 = 32'd95,
    parameter id_8  = 32'd82
) (
    input tri0 id_0,
    output tri1 id_1,
    output wor id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5
    , id_24,
    output uwire id_6,
    output tri id_7,
    input wor _id_8,
    output wor id_9,
    output wor id_10,
    output wor id_11,
    output uwire id_12,
    input wire id_13,
    input supply1 id_14,
    output logic id_15,
    output logic id_16,
    output wor _id_17,
    input supply1 id_18,
    input tri0 id_19,
    input wor id_20,
    input tri0 id_21,
    input wire id_22
);
  logic id_25;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_25,
      id_25,
      id_25,
      id_24,
      id_25,
      id_24,
      id_24,
      id_24,
      id_25,
      id_25,
      id_25
  );
  assign modCall_1.id_17 = 0;
  parameter id_26 = -1;
  initial begin : LABEL_0
    if (-1)
      if (1) id_15 <= -1;
      else @(*) id_16 <= id_20;
  end
  function void id_27;
    input logic [id_8 : id_17] id_28;
    input [-1 'b0 : -1] id_29;
    id_28 <= 1'h0 ^ id_3;
  endfunction
  logic id_30;
endmodule
