# DSD-lab-projects

Sharif University - Spring 2021

 - [Document](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/blob/main/DSD-LAB-Ejlali_Ver2.pdf)

 - [Project](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects)
    - [1: Mini](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E1)
    - [2: Up/Down Counter](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E2)
    - [3: 1. Cascable 1-bit Comparator - 2.Comparator with assign](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E3)
    - [4: Stack with Behavioral Description](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E4)
    - [5: Booth Algorithm](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E5)
    - [6: Incubator](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E6)
    - [7: Universal Asynchronous Receiver Transmitter (UART)](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E7)
    - [8: ALU for Complex Number](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E8)
    - [9: Ternary Content Addressable Memory (TCAM)](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E9)
    - [10: CPU with Stack](https://github.com/saaz742/Digital-System-Design-Labratory-DSD-Lab/tree/main/Projects/DSD%20E10)
