[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677741 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677741 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677741 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12845212 heartbeat IPC: 1.091 cumulative IPC: 1.091 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23002249 heartbeat IPC: 0.9845 cumulative IPC: 1.035 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 34202889 heartbeat IPC: 0.8928 cumulative IPC: 0.9828 (Simulation time: 00 hr 03 min 14 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39519242 cumulative IPC: 1.012 (Simulation time: 00 hr 04 min 05 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39519242 cumulative IPC: 1.012 (Simulation time: 00 hr 04 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.012 instructions: 40000000 cycles: 39519242
CPU 0 Branch Prediction Accuracy: 95.88% MPKI: 11.5 Average ROB Occupancy at Mispredict: 37.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.96
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457650 HIT:     419926 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457650 HIT:     419926 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685229 HIT:     467414 MISS:     217815 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359563 HIT:     291943 MISS:      67620 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96906 HIT:       6343 MISS:      90563 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142867 HIT:     142532 MISS:        335 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85893 HIT:      26596 MISS:      59297 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5630650 HIT:    5545966 MISS:      84684 MSHR_MERGE:      27572
cpu0->cpu0_L1I LOAD         ACCESS:    5630650 HIT:    5545966 MISS:      84684 MSHR_MERGE:      27572
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13218872 HIT:   12204932 MISS:    1013940 MSHR_MERGE:     528683
cpu0->cpu0_L1D LOAD         ACCESS:    8131151 HIT:    7600850 MISS:     530301 MSHR_MERGE:     227844
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4994065 HIT:    4597857 MISS:     396208 MSHR_MERGE:     299301
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93656 HIT:       6225 MISS:      87431 MSHR_MERGE:       1538
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4898872 HIT:    4787163 MISS:     111709 MSHR_MERGE:      50537
cpu0->cpu0_ITLB LOAD         ACCESS:    4898872 HIT:    4787163 MISS:     111709 MSHR_MERGE:      50537
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.494 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12524731 HIT:   11804246 MISS:     720485 MSHR_MERGE:     324007
cpu0->cpu0_DTLB LOAD         ACCESS:   12524731 HIT:   11804246 MISS:     720485 MSHR_MERGE:     324007
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.03 cycles
cpu0->LLC TOTAL        ACCESS:     335538 HIT:     194387 MISS:     141151 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67620 HIT:      36578 MISS:      31042 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90563 HIT:      11008 MISS:      79555 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118058 HIT:     117969 MISS:         89 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59297 HIT:      28832 MISS:      30465 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1303
  ROW_BUFFER_MISS:     139755
  AVG DBUS CONGESTED CYCLE: 11.45
Channel 0 WQ ROW_BUFFER_HIT:      11645
  ROW_BUFFER_MISS:      73316
  FULL:          0
Channel 0 REFRESHES ISSUED:       3293
