aag 1 0 1 1 0
2 0
2
c
    l1 <= False
    output l1
