$comment
	File created using the following command:
		vcd file ten_line_to_four_line_BCD_priority_encoder.msim.vcd -direction
$end
$date
	Thu Oct 17 21:16:28 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ten_line_to_four_line_BCD_priority_encoder_vlg_vec_tst $end
$var reg 1 ! I2 $end
$var reg 1 " I3 $end
$var reg 1 # I4 $end
$var reg 1 $ I5 $end
$var reg 1 % I6 $end
$var reg 1 & I7 $end
$var reg 1 ' I8 $end
$var reg 1 ( I9 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 + C $end
$var wire 1 , D $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 A~output_o $end
$var wire 1 5 B~output_o $end
$var wire 1 6 C~output_o $end
$var wire 1 7 D~output_o $end
$var wire 1 8 I7~input_o $end
$var wire 1 9 I8~input_o $end
$var wire 1 : I9~input_o $end
$var wire 1 ; I3~input_o $end
$var wire 1 < I6~input_o $end
$var wire 1 = I5~input_o $end
$var wire 1 > I4~input_o $end
$var wire 1 ? inst|7~2_combout $end
$var wire 1 @ inst|7~3_combout $end
$var wire 1 A I2~input_o $end
$var wire 1 B inst|8~4_combout $end
$var wire 1 C inst|67~combout $end
$var wire 1 D inst|8~5_combout $end
$var wire 1 E inst|9~0_combout $end
$var wire 1 F inst|9~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
1%
1&
1'
1(
0)
1*
0+
0,
x-
0.
1/
x0
11
12
13
04
15
06
07
18
19
1:
1;
1<
1=
1>
0?
0@
0A
1B
0C
1D
1E
0F
$end
#1000000
0"
0;
0-
1?
1@
14
1)
#2000000
0#
0>
1-
0B
0?
1F
16
1+
0D
0@
05
04
0*
0)
#3000000
0$
0=
0-
1?
1@
14
1)
#4000000
0%
0<
1-
0E
0?
1D
15
1*
0@
04
0)
#5000000
0&
08
0-
1@
14
1)
#6000000
0'
09
1-
1C
0@
17
04
1,
0)
0F
0D
06
05
0+
0*
#7000000
1!
0(
1"
1#
1$
1%
1&
1'
1A
0:
1;
1>
1=
1<
18
19
0-
1E
1@
14
1)
#8000000
1(
1:
1-
0C
0@
07
04
0,
0)
#9000000
