/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [10:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  reg [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [7:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_0_5z = celloutsig_0_1z | in_data[74];
  assign celloutsig_1_5z = { celloutsig_1_2z[12:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } == in_data[184:164];
  assign celloutsig_0_13z = { celloutsig_0_3z[3:2], celloutsig_0_6z, celloutsig_0_1z } <= in_data[6:3];
  assign celloutsig_1_3z = in_data[111:102] <= celloutsig_1_2z[14:5];
  assign celloutsig_1_11z = ! { celloutsig_1_8z[6:2], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_14z = { in_data[87:82], celloutsig_0_6z, celloutsig_0_2z } || { celloutsig_0_0z[9:3], celloutsig_0_5z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } || { in_data[144:142], celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[189:177] * in_data[141:129];
  assign celloutsig_1_1z = celloutsig_1_0z[12:6] - in_data[181:175];
  assign celloutsig_1_18z = ~((celloutsig_1_5z & celloutsig_1_1z[1]) | celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_11z & celloutsig_1_6z) | celloutsig_1_8z[7]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_5z) | celloutsig_0_5z);
  assign celloutsig_0_1z = ~((in_data[78] & celloutsig_0_0z[13]) | in_data[84]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z[2]) | celloutsig_1_3z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 16'h0000;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[83:68];
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = { celloutsig_0_0z[10:1], celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_1_2z = { celloutsig_1_1z[5:1], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_8z = { celloutsig_1_2z[8:2], celloutsig_1_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
