---
layout: default
title: ğŸ“˜ 0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ 
---

---

# ğŸ“˜ 0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ 
*0.18Âµm FeRAM Process Flow â€” Full Version*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

> âš ï¸ **æ³¨æ„ / Notice**  
> æœ¬ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹ **æ§‹æƒ³ãƒ»æ•™è‚²ç›®çš„** ã®è¨­è¨ˆã«åŸºã¥ã„ã¦ã„ã¾ã™ã€‚  
> å®Ÿåœ¨ã™ã‚‹è£½å“ãƒ»è£½é€ ãƒ•ãƒ­ãƒ¼ãƒ»ä¼æ¥­æ©Ÿå¯†ã¨ã¯ä¸€åˆ‡é–¢ä¿‚ã‚ã‚Šã¾ã›ã‚“ã€‚  
> *This process flow is a conceptual and educational design by **Shinichi Samizo**.  
> It is not related to any actual product, manufacturing process, or proprietary information.*

---

## ğŸŸ¦ Part 1: FEOL (*Front-End of Line*)  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | å‡¦ç†æ¡ä»¶ / Condition | å¯¸æ³• / CD | è†œåš / Thickness | Mask |
|---------------|--------------------|-----------------|----------------|----------------------|-----------|------------------|------|
| **FS-DP** | SiONä¿è­·è†œå †ç©<br>*SiON protection film deposition* | å…¨ä½“ / Global | ç•Œé¢ä¿è­·<br>*Interface protection* | 200Ã… @ 700â„ƒ | - | - | - |
| **FSN-DP** | STIç”¨çª’åŒ–è†œå †ç©<br>*STI nitride deposition* | Field | é…¸åŒ–é˜²æ­¢ã‚­ãƒ£ãƒƒãƒ—<br>*Oxidation cap* | 1500Ã… @ 750â„ƒ | - | - | - |
| **F-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Field | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©<br>*Patterning* | - | 0.28Âµm | - | F |
| **F-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰<br>*Etching (RIE)* | Field | ãƒ‘ã‚¿ãƒ¼ãƒ³è»¢å†™<br>*Pattern transfer* | - | 0.28Âµm | - | - |
| **F-DP** | STIé…¸åŒ–è†œåŸ‹è¾¼<br>*STI oxide fill* | Field | ãƒˆãƒ¬ãƒ³ãƒãƒ•ã‚£ãƒ«<br>*Trench fill* | - | - | 4000Ã… | - |
| **F-CMP** | STI CMP<br>*CMP planarization* | Field | å¹³å¦åŒ–<br>*Planarization* | - | - | - | - |
| **PRE-OX** | çŠ ç‰²é…¸åŒ–è†œå½¢æˆ<br>*Sacrificial oxidation* | å‰å‡¦ç† / Pre | è¡¨é¢æ”¹è³ªãƒ»æ±šæŸ“é™¤å»<br>*Surface treatment* | Dry OX ~80Ã… | - | 80Ã… | - |
| **NWL-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆN-Wellï¼‰<br>*Lithography (N-Well)* | Well | N-Wellå®šç¾©<br>*N-Well definition* | - | - | - | NWL |
| **NWL-ION** | ã‚¤ã‚ªãƒ³æ³¨å…¥<br>*Ion implantation* | Well | N-Wellå½¢æˆ<br>*N-Well formation* | 800keV, 2E13 | - | - | - |
| **PWL-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆP-Wellï¼‰<br>*Lithography (P-Well)* | Well | P-Wellå®šç¾©<br>*P-Well definition* | - | - | - | PWL |
| **PWL-ION** | ã‚¤ã‚ªãƒ³æ³¨å…¥<br>*Ion implantation* | Well | P-Wellå½¢æˆ<br>*P-Well formation* | 200keV, 5E12 | - | - | - |
| **NCD-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ1.8V NMOSï¼‰ | CD | Nché ˜åŸŸå®šç¾© | - | 1.8V | - | NCD |
| **NCD-ION** | NMOSãƒãƒ£ãƒãƒ«æ³¨å…¥<br>*NMOS channel doping* | CD | Vthèª¿æ•´ | B, 50keV, 1E13 | 1.8V | - | - |
| **PCD-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ1.8V PMOSï¼‰ | CD | Pché ˜åŸŸå®šç¾© | - | 1.8V | - | PCD |
| **PCD-ION** | PMOSãƒãƒ£ãƒãƒ«æ³¨å…¥<br>*PMOS channel doping* | CD | Vthèª¿æ•´ | BFâ‚‚, 30keV, 1E13 | 1.8V | - | - |
| **NCD2-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3V NMOSï¼‰ | CD | Nchå†èª¿æ•´ | - | 3.3V | - | NCD2 |
| **NCD2-ION** | NMOSãƒãƒ£ãƒãƒ«å†æ³¨å…¥ | CD | Vthèª¿æ•´ | B, 50keV, 1E13 | 3.3V | - | - |
| **PCD2-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3V PMOSï¼‰ | CD | Pchå†èª¿æ•´ | - | 3.3V | - | PCD2 |
| **PCD2-ION** | PMOSãƒãƒ£ãƒãƒ«å†æ³¨å…¥ | CD | Vthèª¿æ•´ | BFâ‚‚, 30keV, 1E13 | 3.3V | - | - |
| **G1-OX** | ã‚²ãƒ¼ãƒˆé…¸åŒ– (ç¬¬1æ®µ)<br>*Gate oxidation (G1)* | Gate | åˆæœŸé…¸åŒ–è†œ | Dry OX 35Ã… | å…¨MOS | 35Ã… | - |
| **G1-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3Vä¿è­·ï¼‰ | Gate | ãƒ¬ã‚¸ã‚¹ãƒˆä¿è­· | - | 3.3V | - | G1 |
| **G1-ET** | é…¸åŒ–è†œé™¤å» (1.8Vé ˜åŸŸ) | Gate | G1è†œé™¤å» | HF/SPM | 1.8V | 0Ã… | - |
| **G2-OX** | ã‚²ãƒ¼ãƒˆé…¸åŒ– (ç¬¬2æ®µ) | Gate | å†é…¸åŒ– | Dry OX 35Ã… | 1.8V | 35Ã… | - |
| **PLY-DP** | ãƒãƒªSiå †ç© | Gate | ã‚²ãƒ¼ãƒˆé›»æ¥µ | LPCVD | - | 1500Ã… | - |
| **PLY-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆã‚²ãƒ¼ãƒˆï¼‰ | Gate | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | KrF | 0.18Âµm | - | PLY |
| **PLY-ET** | ãƒãƒªã‚²ãƒ¼ãƒˆã‚¨ãƒƒãƒãƒ³ã‚° | Gate | ã‚²ãƒ¼ãƒˆå½¢æˆ | RIE | 0.18Âµm | - | - |
| **NLL/PLL-PH, ION** | NMOS/PMOS LDDæ³¨å…¥ | LDD | æµ…æ‹¡æ•£å½¢æˆ | As/BFâ‚‚ | 1.8V | - | - |
| **NLM/PLM-PH, ION** | NMOS/PMOS LDDæ³¨å…¥ | LDD | æµ…æ‹¡æ•£å½¢æˆ | As/BFâ‚‚ | 3.3V | - | - |
| **SW-DP, SW-ET** | ã‚¹ãƒšãƒ¼ã‚µå †ç©ï¼‹ã‚¨ãƒƒãƒ | Gate | LDDä¿è­· | LPCVD+RIE | - | 800Ã… | - |
| **NLL2/PLL2, NLM2/PLM2** | NMOS/PMOSæ·±æ‹¡æ•£æ³¨å…¥ | S/D | ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³å½¢æˆ | As/BFâ‚‚, 40keV | 1.8V/3.3V | - | - |

---

## ğŸŸ¦ Part 2: Salicide Process  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | å‡¦ç†æ¡ä»¶ / Condition | å¯¸æ³• / CD | è†œåš / Thickness | Mask |
|---------------|--------------------|-----------------|----------------|----------------------|-----------|------------------|------|
| **CO-SP** | Coã‚¹ãƒ‘ãƒƒã‚¿ãƒªãƒ³ã‚°<br>*Co sputtering* | Salicide | å‰é§†ä½“å½¢æˆ<br>*Precursor layer* | - | - | 300Ã… | - |
| **LMP-ANL** | ã‚µãƒªã‚µã‚¤ãƒ‰ã‚¢ãƒ‹ãƒ¼ãƒ«<br>*Salicide annealing* | Salicide | CoSiå½¢æˆ<br>*CoSi formation* | 550â„ƒ 30s | - | - | - |
| **CO-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰<br>*Etching (RIE)* | Salicide | ä¸è¦Coå±¤é™¤å»<br>*Remove unreacted Co* | Hâ‚‚SOâ‚„ç³» | - | - | - |
| **LMP2-ANL** | ç›¸è»¢ç§»ã‚¢ãƒ‹ãƒ¼ãƒ«<br>*Phase transformation annealing* | Salicide | CoSiâ‚‚å½¢æˆ<br>*CoSiâ‚‚ formation* | 750â„ƒ 30s | - | - | - |

---

## ğŸ” è§£èª¬ / Explanation  

- **CoSiâ‚‚ ã‚µãƒªã‚µã‚¤ãƒ‰å½¢æˆ**ã¯ã€ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³ãƒ»ã‚²ãƒ¼ãƒˆã®ä½æŠµæŠ—åŒ–ã«å¿…é ˆã€‚  
  *Formation of CoSiâ‚‚ salicide is essential for reducing the resistance of source, drain, and gate.*  

- 2æ®µéšã‚¢ãƒ‹ãƒ¼ãƒ«ã«ã‚ˆã‚Šã€**Co â†’ CoSi â†’ CoSiâ‚‚**ã¸ã¨ç›¸è»¢ç§»ã‚’åˆ¶å¾¡ã€‚  
  *Two-step annealing controls the phase transition from Co â†’ CoSi â†’ CoSiâ‚‚.*  

- **ä¸è¦ãªæœªåå¿œCoè†œã¯é…¸å‡¦ç†ã§é™¤å»**ã—ã€ç´ å­é–“ãƒªãƒ¼ã‚¯ã‚’é˜²æ­¢ã€‚  
  *Unreacted Co film is removed by acid etching to prevent device leakage.*  

---

