#ifndef _xs3a_rom_h_
#define _xs3a_rom_h_

#define XS3A_ROM_ADDRESS__cp 0xfff026c8
#define XS3A_ROM_ADDRESS__dp 0xfff026c8
#define XS3A_ROM_ADDRESS__fbss 0xfff026c8
#define XS3A_ROM_ADDRESS__fdp_DOT_bss 0xfff02858
#define XS3A_ROM_ADDRESS__fdp_DOT_bss_DOT_large 0xfff02858
#define XS3A_ROM_ADDRESS__CTOR_LIST_ 0xfff026c8
#define XS3A_ROM_ADDRESS__DTOR_LIST_ 0xfff026c8
#define XS3A_ROM_ADDRESS__xs1_timer_hz 0x05f5e100
#define XS3A_ROM_ADDRESS__processor_hz 0x1dcd6500
#define XS3A_ROM_ADDRESS__default_clkblk 0x00000006
#define XS3A_ROM_ADDRESS__cmdline_buffer_bytes 0x00000000
#define XS3A_ROM_ADDRESS__start 0x00000000
#define XS3A_ROM_ADDRESS_BootROM_SLASH_xs3a_SLASH_boot_DOT_S 0x00000000
#define XS3A_ROM_ADDRESS_bitrev_poly 0xfff026c8
#define XS3A_ROM_ADDRESS_crc_disable_magic 0xfff026cc
#define XS3A_ROM_ADDRESS_ramBase 0xfff026d0
#define XS3A_ROM_ADDRESS_qspi_cs_port 0xfff026d4
#define XS3A_ROM_ADDRESS_qspi_sclk_port 0xfff026d8
#define XS3A_ROM_ADDRESS_qspi_sio_port 0xfff026dc
#define XS3A_ROM_ADDRESS_otp_data_port 0xfff026e0
#define XS3A_ROM_ADDRESS_otp_addr_port 0xfff026e4
#define XS3A_ROM_ADDRESS_otp_ctrl_port 0xfff026e8
#define XS3A_ROM_ADDRESS__coverageOn1 0xfff00000
#define XS3A_ROM_ADDRESS_rom_start 0xfff00000
#define XS3A_ROM_ADDRESS_debug_entry 0xfff00004
#define XS3A_ROM_ADDRESS__StdDebug 0xfff00018
#define XS3A_ROM_ADDRESS__DbgCommandLoop 0xfff00054
#define XS3A_ROM_ADDRESS__DbgAckError 0xfff000a4
#define XS3A_ROM_ADDRESS__DbgAckOk 0xfff000ac
#define XS3A_ROM_ADDRESS__DbgReadWord 0xfff000b4
#define XS3A_ROM_ADDRESS__DbgRead4PI 0xfff000c0
#define XS3A_ROM_ADDRESS__DbgReadVec 0xfff000f2
#define XS3A_ROM_ADDRESS__DbgReadSSwitch 0xfff00102
#define XS3A_ROM_ADDRESS__DbgWriteWord 0xfff00126
#define XS3A_ROM_ADDRESS__DbgWrite4PI 0xfff00134
#define XS3A_ROM_ADDRESS__DbgWriteVec 0xfff00168
#define XS3A_ROM_ADDRESS__DbgWriteSSwitch 0xfff0017a
#define XS3A_ROM_ADDRESS__DbgGetPs 0xfff001a2
#define XS3A_ROM_ADDRESS__DbgSetPs 0xfff001b2
#define XS3A_ROM_ADDRESS__DbgSetPsRamBase 0xfff001c4
#define XS3A_ROM_ADDRESS__DbgSetPsDone 0xfff001ca
#define XS3A_ROM_ADDRESS__DbgGetState 0xfff001ce
#define XS3A_ROM_ADDRESS__DbgSetState 0xfff001f2
#define XS3A_ROM_ADDRESS__coverageOff1 0xfff0020c
#define XS3A_ROM_ADDRESS__coverageOn2 0xfff00214
#define XS3A_ROM_ADDRESS__DbgSetStateTable 0xfff00214
#define XS3A_ROM_ADDRESS__DbgSetRegister 0xfff00218
#define XS3A_ROM_ADDRESS__DbgInitCp 0xfff00278
#define XS3A_ROM_ADDRESS__DbgInitDp 0xfff00280
#define XS3A_ROM_ADDRESS__DbgInitSp 0xfff00288
#define XS3A_ROM_ADDRESS__DbgInitLr 0xfff00290
#define XS3A_ROM_ADDRESS__DbgInitPc 0xfff00298
#define XS3A_ROM_ADDRESS__DbgCall 0xfff002a0
#define XS3A_ROM_ADDRESS__DbgExitDebug 0xfff002ca
#define XS3A_ROM_ADDRESS__coverageOff2 0xfff002fe
#define XS3A_ROM_ADDRESS__coverageOn3 0xfff00300
#define XS3A_ROM_ADDRESS__DbgExceptionHandler 0xfff00300
#define XS3A_ROM_ADDRESS__coverageOff3 0xfff00316
#define XS3A_ROM_ADDRESS__coverageOn4 0xfff00340
#define XS3A_ROM_ADDRESS_rom_boot 0xfff00342
#define XS3A_ROM_ADDRESS_rom_vector_base 0xfff00000
#define XS3A_ROM_ADDRESS_OtpSetup 0xfff00360
#define XS3A_ROM_ADDRESS_Delay100us 0xfff0037c
#define XS3A_ROM_ADDRESS_OtpPortSetup 0xfff00384
#define XS3A_ROM_ADDRESS_Tile1Delay 0xfff0039c
#define XS3A_ROM_ADDRESS_SkipDelay 0xfff003a0
#define XS3A_ROM_ADDRESS_SkipRunOtpBoot 0xfff003cc
#define XS3A_ROM_ADDRESS_ReadHobbleWord 0xfff00416
#define XS3A_ROM_ADDRESS_CheckTileId 0xfff0042c
#define XS3A_ROM_ADDRESS_PllClkDisableVal 0xfff026ec
#define XS3A_ROM_ADDRESS_PSwitchAddressTile1 0xfff026f0
#define XS3A_ROM_ADDRESS_DisableTile 0xfff00438
#define XS3A_ROM_ADDRESS_SkipDisableTile 0xfff00442
#define XS3A_ROM_ADDRESS_BootModeQSPI 0xfff004b4
#define XS3A_ROM_ADDRESS_BootModeSPIMaster 0xfff004ba
#define XS3A_ROM_ADDRESS_BootModeTwoTileSPISlave 0xfff004c0
#define XS3A_ROM_ADDRESS_BootModeSPISlave 0xfff004c6
#define XS3A_ROM_ADDRESS__coverageOff4 0xfff004cc
#define XS3A_ROM_ADDRESS__coverageOn5 0xfff00500
#define XS3A_ROM_ADDRESS__ExceptionHandler 0xfff00500
#define XS3A_ROM_ADDRESS__coverageOff5 0xfff00504
#define XS3A_ROM_ADDRESS__coverageOn6 0xfff00540
#define XS3A_ROM_ADDRESS_BootModeOTPReadWord 0xfff00542
#define XS3A_ROM_ADDRESS_OtpGrantWaitLoopReadWord 0xfff00550
#define XS3A_ROM_ADDRESS_OtpReadData 0xfff0058c
#define XS3A_ROM_ADDRESS_OtpIncrementAddr 0xfff005ba
#define XS3A_ROM_ADDRESS_DoneOtpReadWord 0xfff005c6
#define XS3A_ROM_ADDRESS_SetOtpRedundantMode 0xfff005c8
#define XS3A_ROM_ADDRESS_RedundantGrantWaitLoop 0xfff005da
#define XS3A_ROM_ADDRESS_RedundantUseOtpDapRfmr 0xfff00652
#define XS3A_ROM_ADDRESS_RedundantSkipModeChange 0xfff00692
#define XS3A_ROM_ADDRESS_OtpClk 0xfff006a0
#define XS3A_ROM_ADDRESS_OtpClkLoop 0xfff006a4
#define XS3A_ROM_ADDRESS_RunOtpBootFunction 0xfff006b0
#define XS3A_ROM_ADDRESS_RunBootGrantWaitLoop 0xfff006be
#define XS3A_ROM_ADDRESS_PollFlag 0xfff007d6
#define XS3A_ROM_ADDRESS_SkipPollFlag 0xfff007e0
#define XS3A_ROM_ADDRESS_PadLoop 0xfff007ee
#define XS3A_ROM_ADDRESS_BootModeOTP 0xfff00828
#define XS3A_ROM_ADDRESS_BootModeOTPLoop 0xfff00868
#define XS3A_ROM_ADDRESS_BootModeOTPLoopEntry 0xfff0086e
#define XS3A_ROM_ADDRESS_BootModeOtpSkipCrc 0xfff00880
#define XS3A_ROM_ADDRESS_BootModeJTAG 0xfff00890
#define XS3A_ROM_ADDRESS_BootModeRAM 0xfff0089c
#define XS3A_ROM_ADDRESS_Link0Table 0xfff026f8
#define XS3A_ROM_ADDRESS_Link1_2_5_6Table 0xfff02708
#define XS3A_ROM_ADDRESS_Link4_7Table 0xfff02730
#define XS3A_ROM_ADDRESS_Link0_3Table 0xfff02758
#define XS3A_ROM_ADDRESS_LinkTableLookup 0xfff0277c
#define XS3A_ROM_ADDRESS_BootModeChanEnableLinks 0xfff008b8
#define XS3A_ROM_ADDRESS_BootModeChanEnableLinksLoop 0xfff008cc
#define XS3A_ROM_ADDRESS_BootModeChanEnableLinksTest 0xfff008d6
#define XS3A_ROM_ADDRESS_BootModeChan 0xfff008de
#define XS3A_ROM_ADDRESS_BootModeChanSkipAlloc 0xfff008ea
#define XS3A_ROM_ADDRESS_BootModeChanLoop 0xfff008fc
#define XS3A_ROM_ADDRESS_BootModeChanLoopEntry 0xfff00902
#define XS3A_ROM_ADDRESS_BootModeChanSkipCRC 0xfff00916
#define XS3A_ROM_ADDRESS_sqi_qread_zipped_shifted 0xfff0278c
#define XS3A_ROM_ADDRESS_BootModeQSPIHelper 0xfff0091e
#define XS3A_ROM_ADDRESS_BootModeQSPILoop 0xfff00988
#define XS3A_ROM_ADDRESS_BootModeQSPICheckCrc 0xfff00996
#define XS3A_ROM_ADDRESS_BootModeQSPISkipCrc 0xfff009a6
#define XS3A_ROM_ADDRESS_spi_ss_port 0xfff02790
#define XS3A_ROM_ADDRESS_spi_sclk_port 0xfff02794
#define XS3A_ROM_ADDRESS_spi_miso_port 0xfff02798
#define XS3A_ROM_ADDRESS_spi_mosi_port 0xfff0279c
#define XS3A_ROM_ADDRESS_BootModeSPIMasterHelper 0xfff009b6
#define XS3A_ROM_ADDRESS_BootModeSPILoop 0xfff00a2a
#define XS3A_ROM_ADDRESS_BootModeSPICheckCrc 0xfff00a38
#define XS3A_ROM_ADDRESS_BootModeSPISkipCrc 0xfff00a48
#define XS3A_ROM_ADDRESS__coverageOff6 0xfff00a5a
#define XS3A_ROM_ADDRESS_tile1chanend0 0xfff027a0
#define XS3A_ROM_ADDRESS_spi_slave_ss_port 0xfff027a4
#define XS3A_ROM_ADDRESS_SPISlaveJump 0xfff00a5c
#define XS3A_ROM_ADDRESS_BootModeSPISlavePtr 0xfff00a68
#define XS3A_ROM_ADDRESS_SPISlaveJumpEnd 0xfff00a6c
#define XS3A_ROM_ADDRESS_SPISlaveJumpWords 0x00000004
#define XS3A_ROM_ADDRESS__coverageOn7 0xfff00a6c
#define XS3A_ROM_ADDRESS_BootModeTwoTileSPISlaveHelper 0xfff00a6c
#define XS3A_ROM_ADDRESS_BootModeTwoTileSPISlaveLoop 0xfff00a86
#define XS3A_ROM_ADDRESS_BootModeSPISlaveHelper 0xfff00aa4
#define XS3A_ROM_ADDRESS_BootModeSPISlaveFail 0xfff00af0
#define XS3A_ROM_ADDRESS_BootModeSPISlaveStart 0xfff00af0
#define XS3A_ROM_ADDRESS_BootModeSPISlaveSize 0xfff00b0c
#define XS3A_ROM_ADDRESS_BootModeSPISlaveData 0xfff00b1a
#define XS3A_ROM_ADDRESS_BootModeSPISlaveCheckCrc 0xfff00b2a
#define XS3A_ROM_ADDRESS_BootModeSPISlaveSkipCrc 0xfff00b34
#define XS3A_ROM_ADDRESS__coverageOff7 0xfff00b3e
#define XS3A_ROM_ADDRESS_AESDecryptBlock 0xfff00b40
#define XS3A_ROM_ADDRESS__coverageOn100 0xfff00b40
#define XS3A_ROM_ADDRESS__coverageOff100 0xfff00b52
#define XS3A_ROM_ADDRESS_sBoxInv 0xfff00b54
#define XS3A_ROM_ADDRESS__coverageOn101 0xfff00c64
#define XS3A_ROM_ADDRESS_AESDecryptBlockAligned 0xfff00c64
#define XS3A_ROM_ADDRESS__dualIssueOn101 0xfff00c64
#define XS3A_ROM_ADDRESS_AESDecryptRoundsLoop 0xfff00ccc
#define XS3A_ROM_ADDRESS_AESDecryptRoundsInnerLoop 0xfff00cd0
#define XS3A_ROM_ADDRESS__coverageOff101 0xfff00d3c
#define XS3A_ROM_ADDRESS__coverageOn102 0xfff00d40
#define XS3A_ROM_ADDRESS_AESDecryptRound1Loop 0xfff00d40
#define XS3A_ROM_ADDRESS__dualIssueOff101 0xfff00d8c
#define XS3A_ROM_ADDRESS__coverageOff102 0xfff00d8c
#define XS3A_ROM_ADDRESS_T0InvTable 0xfff00d8c
#define XS3A_ROM_ADDRESS_AESEncryptBlock 0xfff0118c
#define XS3A_ROM_ADDRESS__coverageOn200 0xfff0118c
#define XS3A_ROM_ADDRESS__coverageOff200 0xfff0119e
#define XS3A_ROM_ADDRESS_sBox 0xfff011a0
#define XS3A_ROM_ADDRESS__coverageOn201 0xfff012a4
#define XS3A_ROM_ADDRESS__dualIssueOn201 0xfff012a4
#define XS3A_ROM_ADDRESS_AESEncryptBlockAligned 0xfff012a4
#define XS3A_ROM_ADDRESS_AESEncryptRoundsLoop 0xfff0130c
#define XS3A_ROM_ADDRESS_AESEncryptRoundsInnerLoop 0xfff01310
#define XS3A_ROM_ADDRESS__coverageOff201 0xfff0137c
#define XS3A_ROM_ADDRESS__coverageOn202 0xfff01380
#define XS3A_ROM_ADDRESS_AESEncryptRound1Loop 0xfff01380
#define XS3A_ROM_ADDRESS__dualIssueOff201 0xfff013cc
#define XS3A_ROM_ADDRESS__coverageOff202 0xfff013cc
#define XS3A_ROM_ADDRESS_T0Table 0xfff013cc
#define XS3A_ROM_ADDRESS_AESDecryptExpandKey 0xfff017cc
#define XS3A_ROM_ADDRESS__coverageOn300 0xfff017cc
#define XS3A_ROM_ADDRESS_AESDecryptExpandKeyLoop 0xfff017fc
#define XS3A_ROM_ADDRESS__coverageOff300 0xfff01840
#define XS3A_ROM_ADDRESS_rCon_rev 0xfff01840
#define XS3A_ROM_ADDRESS_AESEncryptExpandKey 0xfff0184c
#define XS3A_ROM_ADDRESS__coverageOn400 0xfff0184c
#define XS3A_ROM_ADDRESS_AESEncryptExpandKeyLoop 0xfff01870
#define XS3A_ROM_ADDRESS__coverageOff400 0xfff018c8
#define XS3A_ROM_ADDRESS_crc_ecc 0xfff018c8
#define XS3A_ROM_ADDRESS__coverageOn500 0xfff018c8
#define XS3A_ROM_ADDRESS__dualIssueOn500 0xfff018cc
#define XS3A_ROM_ADDRESS_crc_ecc_loop 0xfff018dc
#define XS3A_ROM_ADDRESS_crc_ecc_rev_loop 0xfff018f4
#define XS3A_ROM_ADDRESS_crc_ecc_correct 0xfff01914
#define XS3A_ROM_ADDRESS__coverageOff500 0xfff0192c
#define XS3A_ROM_ADDRESS__dualIssueOff500 0xfff0192c
#define XS3A_ROM_ADDRESS_memset 0xfff01930
#define XS3A_ROM_ADDRESS__coverageOn700 0xfff01930
#define XS3A_ROM_ADDRESS__dualIssueOn700 0xfff01930
#define XS3A_ROM_ADDRESS__coverageOff700 0xfff01940
#define XS3A_ROM_ADDRESS__coverageOn701 0xfff01940
#define XS3A_ROM_ADDRESS_memset_bytewise_loop 0xfff01940
#define XS3A_ROM_ADDRESS__coverageOff701 0xfff0194c
#define XS3A_ROM_ADDRESS__coverageOn702 0xfff01950
#define XS3A_ROM_ADDRESS_memset_large 0xfff01950
#define XS3A_ROM_ADDRESS__coverageOff702 0xfff019c0
#define XS3A_ROM_ADDRESS__coverageOn703 0xfff019c0
#define XS3A_ROM_ADDRESS_memset_loop 0xfff019c0
#define XS3A_ROM_ADDRESS_memset_loop7 0xfff019c8
#define XS3A_ROM_ADDRESS_memset_loop6 0xfff019cc
#define XS3A_ROM_ADDRESS_memset_loop5 0xfff019d0
#define XS3A_ROM_ADDRESS_memset_loop4 0xfff019d4
#define XS3A_ROM_ADDRESS_memset_loop3 0xfff019d8
#define XS3A_ROM_ADDRESS_memset_loop2 0xfff019dc
#define XS3A_ROM_ADDRESS_memset_loop1 0xfff019e0
#define XS3A_ROM_ADDRESS_memset_loop0 0xfff019e4
#define XS3A_ROM_ADDRESS__coverageOff703 0xfff019ec
#define XS3A_ROM_ADDRESS__dualIssueOff700 0xfff019ec
#define XS3A_ROM_ADDRESS_memset_DOT_nstackwords 0x00000000
#define XS3A_ROM_ADDRESS_memset_DOT_maxcores 0x00000001
#define XS3A_ROM_ADDRESS_memset_DOT_maxtimers 0x00000000
#define XS3A_ROM_ADDRESS_memset_DOT_maxchanends 0x00000000
#define XS3A_ROM_ADDRESS__coverageOn600 0xfff019f0
#define XS3A_ROM_ADDRESS_memcpy 0xfff019f0
#define XS3A_ROM_ADDRESS__dualIssueOn600 0xfff019f4
#define XS3A_ROM_ADDRESS_memcpy_bytewise 0xfff019fc
#define XS3A_ROM_ADDRESS_memcpy_bytewise_14 0xfff01a44
#define XS3A_ROM_ADDRESS_memcpy_bytewise_13 0xfff01a4c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_12 0xfff01a54
#define XS3A_ROM_ADDRESS_memcpy_bytewise_11 0xfff01a5c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_10 0xfff01a64
#define XS3A_ROM_ADDRESS_memcpy_bytewise_9 0xfff01a6c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_8 0xfff01a74
#define XS3A_ROM_ADDRESS_memcpy_bytewise_7 0xfff01a7c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_6 0xfff01a84
#define XS3A_ROM_ADDRESS_memcpy_bytewise_5 0xfff01a8c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_4 0xfff01a94
#define XS3A_ROM_ADDRESS_memcpy_bytewise_3 0xfff01a9c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_2 0xfff01aa4
#define XS3A_ROM_ADDRESS_memcpy_bytewise_1 0xfff01aac
#define XS3A_ROM_ADDRESS_memcpy_bytewise_0 0xfff01ab4
#define XS3A_ROM_ADDRESS__coverageOff600 0xfff01abc
#define XS3A_ROM_ADDRESS__coverageOn601 0xfff01ac0
#define XS3A_ROM_ADDRESS_memcpy_large 0xfff01ac0
#define XS3A_ROM_ADDRESS_memcpy_part1_6 0xfff01aec
#define XS3A_ROM_ADDRESS_memcpy_part1_5 0xfff01af4
#define XS3A_ROM_ADDRESS_memcpy_part1_4 0xfff01afc
#define XS3A_ROM_ADDRESS_memcpy_part1_3 0xfff01b04
#define XS3A_ROM_ADDRESS_memcpy_part1_2 0xfff01b0c
#define XS3A_ROM_ADDRESS_memcpy_part1_1 0xfff01b14
#define XS3A_ROM_ADDRESS_memcpy_part1_0 0xfff01b1c
#define XS3A_ROM_ADDRESS_memcpy_align1_5 0xfff01b50
#define XS3A_ROM_ADDRESS_memcpy_align1_5_loop 0xfff01b68
#define XS3A_ROM_ADDRESS_memcpy_align1_5_loop_end 0xfff01b7c
#define XS3A_ROM_ADDRESS_memcpy_align2_6 0xfff01ba0
#define XS3A_ROM_ADDRESS_memcpy_align2_6_loop 0xfff01bb8
#define XS3A_ROM_ADDRESS_memcpy_align2_6_loop_end 0xfff01bcc
#define XS3A_ROM_ADDRESS__coverageOff601 0xfff01be0
#define XS3A_ROM_ADDRESS__coverageOn602 0xfff01be8
#define XS3A_ROM_ADDRESS_memcpy_align4 0xfff01be8
#define XS3A_ROM_ADDRESS_memcpy_align4_loop 0xfff01c00
#define XS3A_ROM_ADDRESS_memcpy_align4_loop_mid 0xfff01c0c
#define XS3A_ROM_ADDRESS_memcpy_align4_loop_end 0xfff01c18
#define XS3A_ROM_ADDRESS__coverageOff602 0xfff01c28
#define XS3A_ROM_ADDRESS__coverageOn603 0xfff01c30
#define XS3A_ROM_ADDRESS_memcpy_align0 0xfff01c30
#define XS3A_ROM_ADDRESS_memcpy_align0_loop 0xfff01c30
#define XS3A_ROM_ADDRESS_memcpy_align0_skip 0xfff01c3c
#define XS3A_ROM_ADDRESS_memcpy_endbytes 0xfff01c44
#define XS3A_ROM_ADDRESS_memcpy_endbytes_6 0xfff01c6c
#define XS3A_ROM_ADDRESS_memcpy_endbytes_5 0xfff01c74
#define XS3A_ROM_ADDRESS_memcpy_endbytes_4 0xfff01c7c
#define XS3A_ROM_ADDRESS_memcpy_endbytes_3 0xfff01c84
#define XS3A_ROM_ADDRESS_memcpy_endbytes_2 0xfff01c8c
#define XS3A_ROM_ADDRESS_memcpy_endbytes_1 0xfff01c94
#define XS3A_ROM_ADDRESS_memcpy_endbytes_0 0xfff01c9c
#define XS3A_ROM_ADDRESS__coverageOff603 0xfff01ca0
#define XS3A_ROM_ADDRESS__coverageOn604 0xfff01ca4
#define XS3A_ROM_ADDRESS_memcpy_align3_7 0xfff01ca4
#define XS3A_ROM_ADDRESS_memcpy_align3_7_loop 0xfff01cd0
#define XS3A_ROM_ADDRESS_memcpy_align3_7_loop_end 0xfff01ce4
#define XS3A_ROM_ADDRESS__coverageOff604 0xfff01cf8
#define XS3A_ROM_ADDRESS__dualIssueOff600 0xfff01cf8
#define XS3A_ROM_ADDRESS__coverageOn1000 0xfff01cf8
#define XS3A_ROM_ADDRESS_sout_char_array 0xfff01cf8
#define XS3A_ROM_ADDRESS__dualIssueOn1000 0xfff01cfc
#define XS3A_ROM_ADDRESS__coverageOff1000 0xfff01d5c
#define XS3A_ROM_ADDRESS__coverageOn1001 0xfff01d60
#define XS3A_ROM_ADDRESS__coverageOff1001 0xfff01ddc
#define XS3A_ROM_ADDRESS__dualIssueOff1000 0xfff01ddc
#define XS3A_ROM_ADDRESS__coverageOn900 0xfff01ddc
#define XS3A_ROM_ADDRESS_sin_char_array 0xfff01ddc
#define XS3A_ROM_ADDRESS__dualIssueOn900 0xfff01de0
#define XS3A_ROM_ADDRESS__coverageOff900 0xfff01e38
#define XS3A_ROM_ADDRESS__coverageOn901 0xfff01e38
#define XS3A_ROM_ADDRESS__coverageOff901 0xfff01eb0
#define XS3A_ROM_ADDRESS__dualIssueOff900 0xfff01eb0
#define XS3A_ROM_ADDRESS__coverageOn1100 0xfff01eb0
#define XS3A_ROM_ADDRESS_read_switch_reg 0xfff01eb0
#define XS3A_ROM_ADDRESS__coverageOff1100 0xfff01eda
#define XS3A_ROM_ADDRESS__coverageOn1101 0xfff01edc
#define XS3A_ROM_ADDRESS_write_switch_reg_no_ack 0xfff01edc
#define XS3A_ROM_ADDRESS__coverageOff1101 0xfff01f06
#define XS3A_ROM_ADDRESS_write_switch_reg 0xfff01f08
#define XS3A_ROM_ADDRESS__coverageOn1102 0xfff01f08
#define XS3A_ROM_ADDRESS__coverageOff1102 0xfff01f34
#define XS3A_ROM_ADDRESS__coverageOn800 0xfff01f34
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend 0xfff01f34
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_loop 0xfff01f4c
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_loop_end 0xfff01f54
#define XS3A_ROM_ADDRESS__coverageOff800 0xfff01f5e
#define XS3A_ROM_ADDRESS__coverageOn801 0xfff01f60
#define XS3A_ROM_ADDRESS_write_periph_8 0xfff01f60
#define XS3A_ROM_ADDRESS_write_periph_8_loop 0xfff01f7c
#define XS3A_ROM_ADDRESS_write_periph_8_loop_end 0xfff01f84
#define XS3A_ROM_ADDRESS__coverageOff801 0xfff01f90
#define XS3A_ROM_ADDRESS__coverageOn802 0xfff01f90
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack 0xfff01f90
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack_loop 0xfff01fa8
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack_loop_end 0xfff01fb0
#define XS3A_ROM_ADDRESS__coverageOff802 0xfff01fb4
#define XS3A_ROM_ADDRESS__coverageOn803 0xfff01fb4
#define XS3A_ROM_ADDRESS_write_periph_8_no_ack 0xfff01fb4
#define XS3A_ROM_ADDRESS_write_periph_8_no_ack_loop 0xfff01fd0
#define XS3A_ROM_ADDRESS_write_periph_8_no_ack_loop_end 0xfff01fd8
#define XS3A_ROM_ADDRESS__coverageOff803 0xfff01fe0
#define XS3A_ROM_ADDRESS__coverageOn804 0xfff01fe0
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend 0xfff01fe0
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_loop 0xfff01ffc
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_loop_end 0xfff02004
#define XS3A_ROM_ADDRESS__coverageOff804 0xfff0200e
#define XS3A_ROM_ADDRESS__coverageOn805 0xfff02010
#define XS3A_ROM_ADDRESS_write_periph_32 0xfff02010
#define XS3A_ROM_ADDRESS_write_periph_32_loop 0xfff02030
#define XS3A_ROM_ADDRESS_write_periph_32_loop_end 0xfff02038
#define XS3A_ROM_ADDRESS__coverageOff805 0xfff02044
#define XS3A_ROM_ADDRESS__coverageOn806 0xfff02044
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack 0xfff02044
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack_loop 0xfff02060
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack_loop_end 0xfff02068
#define XS3A_ROM_ADDRESS__coverageOff806 0xfff0206c
#define XS3A_ROM_ADDRESS__coverageOn807 0xfff0206c
#define XS3A_ROM_ADDRESS_write_periph_32_no_ack 0xfff0206c
#define XS3A_ROM_ADDRESS_write_periph_32_no_ack_loop 0xfff0208c
#define XS3A_ROM_ADDRESS_write_periph_32_no_ack_loop_end 0xfff02094
#define XS3A_ROM_ADDRESS__coverageOff807 0xfff0209c
#define XS3A_ROM_ADDRESS_SetRamBase 0xfff0209c
#define XS3A_ROM_ADDRESS__coverageOn808 0xfff0209c
#define XS3A_ROM_ADDRESS__coverageOff808 0xfff020a8
#define XS3A_ROM_ADDRESS_db_table0 0xfff027a8
#define XS3A_ROM_ADDRESS_db_tableF 0xfff027c8
#define XS3A_ROM_ADDRESS_ramTestBase 0xfff027e8
#define XS3A_ROM_ADDRESS_ramTestEnd 0xfff027ec
#define XS3A_ROM_ADDRESS_port1A 0xfff027f0
#define XS3A_ROM_ADDRESS_port1B 0xfff027f4
#define XS3A_ROM_ADDRESS_port1C 0xfff027f8
#define XS3A_ROM_ADDRESS_db_checker_col_1row 0xfff027fc
#define XS3A_ROM_ADDRESS_db_checker_col_1row_inv 0xfff0281c
#define XS3A_ROM_ADDRESS_db_byte_alt 0xfff0283c
#define XS3A_ROM_ADDRESS__coverageOn1801 0xfff02848
#define XS3A_ROM_ADDRESS_MemoryTestRamWe 0xfff020a8
#define XS3A_ROM_ADDRESS_MemoryTestRamWe_w0 0xfff020ea
#define XS3A_ROM_ADDRESS_MemoryTestRamWe_w1 0xfff020fa
#define XS3A_ROM_ADDRESS_MemoryTestRamWe_w1n 0xfff0210a
#define XS3A_ROM_ADDRESS_MemoryTestRamWe_r 0xfff0211e
#define XS3A_ROM_ADDRESS_r_loop 0xfff02124
#define XS3A_ROM_ADDRESS_r_even 0xfff02132
#define XS3A_ROM_ADDRESS_r_odd 0xfff0213a
#define XS3A_ROM_ADDRESS_r_inc 0xfff02142
#define XS3A_ROM_ADDRESS_MemoryTestRamWe_w1bi 0xfff0214a
#define XS3A_ROM_ADDRESS_w1bi_loop 0xfff02150
#define XS3A_ROM_ADDRESS_w1bi_doEven 0xfff02156
#define XS3A_ROM_ADDRESS_w1bi_doOdd 0xfff0215c
#define XS3A_ROM_ADDRESS_w1bi_inc 0xfff02160
#define XS3A_ROM_ADDRESS_MemoryTestRamWe_r1bi 0xfff02176
#define XS3A_ROM_ADDRESS_r1eb0_loop 0xfff02180
#define XS3A_ROM_ADDRESS_r1eb0_inc 0xfff0218e
#define XS3A_ROM_ADDRESS__coverageOff1801 0xfff021a0
#define XS3A_ROM_ADDRESS_marchSRTestWx 0xfff021a0
#define XS3A_ROM_ADDRESS_wOddPatten 0xfff021b4
#define XS3A_ROM_ADDRESS_wPatternDone 0xfff021c0
#define XS3A_ROM_ADDRESS_marchSRTestWx_loop 0xfff021c4
#define XS3A_ROM_ADDRESS_marchSRTestWxDone 0xfff021cc
#define XS3A_ROM_ADDRESS_marchSRTestAltWx 0xfff021d0
#define XS3A_ROM_ADDRESS_marchSRTestAltWx_loop 0xfff02200
#define XS3A_ROM_ADDRESS_doVstD 0xfff02224
#define XS3A_ROM_ADDRESS_marchSRTestAltWxDone 0xfff02240
#define XS3A_ROM_ADDRESS_marchSRTestAltRx 0xfff02244
#define XS3A_ROM_ADDRESS_marchSRTestAltRx_loop 0xfff02274
#define XS3A_ROM_ADDRESS_doVeqD 0xfff02298
#define XS3A_ROM_ADDRESS_marchSRTestAltRxCkeck 0xfff022b4
#define XS3A_ROM_ADDRESS_marchSRTestAltRxDone 0xfff022bc
#define XS3A_ROM_ADDRESS_MemoryTest_marchSR 0xfff022c0
#define XS3A_ROM_ADDRESS_marchSRThreadLoopW0 0xfff022d8
#define XS3A_ROM_ADDRESS_marchSRThreadLoopR0W1R1W0 0xfff02326
#define XS3A_ROM_ADDRESS_pattern_0_R0W1R1W0 0xfff0234c
#define XS3A_ROM_ADDRESS_pattern_set_R0W1R1W0 0xfff0234e
#define XS3A_ROM_ADDRESS_threadsR0W1R1W0 0xfff02848
#define XS3A_ROM_ADDRESS_marchSRThreadLoopR0 0xfff02388
#define XS3A_ROM_ADDRESS_marchSRThreadLoopW1 0xfff023d8
#define XS3A_ROM_ADDRESS_marchSRThreadLoopR1W0R0W1 0xfff02422
#define XS3A_ROM_ADDRESS_pattern_1_R1W0R0W1 0xfff02448
#define XS3A_ROM_ADDRESS_pattern_set_R1W0R0W1 0xfff0244a
#define XS3A_ROM_ADDRESS_marchSRThreadLoopR1 0xfff0248a
#define XS3A_ROM_ADDRESS_MemoryTestRetention 0xfff024cc
#define XS3A_ROM_ADDRESS_RETENTIONthreadLoop 0xfff024da
#define XS3A_ROM_ADDRESS_waitForRetention 0xfff02508
#define XS3A_ROM_ADDRESS_memoryTestRETENTIONslave 0xfff02520
#define XS3A_ROM_ADDRESS_RETENTION0_loop 0xfff02548
#define XS3A_ROM_ADDRESS_RETENTION1_loop 0xfff02570
#define XS3A_ROM_ADDRESS_RETENTION2_loop 0xfff025a0
#define XS3A_ROM_ADDRESS_RETENTION3_loop 0xfff025c8
#define XS3A_ROM_ADDRESS_RETENTIONslaveDone 0xfff025f4
#define XS3A_ROM_ADDRESS_RETENTIONdone 0xfff025fc
#define XS3A_ROM_ADDRESS__coverageOn1601 0xfff02600
#define XS3A_ROM_ADDRESS_MemoryTestRomCRC 0xfff02600
#define XS3A_ROM_ADDRESS_romThreadLoop 0xfff02612
#define XS3A_ROM_ADDRESS_romCRCtest 0xfff02632
#define XS3A_ROM_ADDRESS_romCRCloop 0xfff02646
#define XS3A_ROM_ADDRESS_romCRCdone 0xfff0265e
#define XS3A_ROM_ADDRESS__coverageOff1601 0xfff02660
#define XS3A_ROM_ADDRESS_memoryBISTloadChecker 0xfff02660
#define XS3A_ROM_ADDRESS_memoryBISTStart 0xfff02672
#define XS3A_ROM_ADDRESS_memoryBISTPass 0xfff026a0
#define XS3A_ROM_ADDRESS_memoryBISTPassPc 0xfff026b0
#define XS3A_ROM_ADDRESS_memoryBISTFail 0xfff026b4
#define XS3A_ROM_ADDRESS_memoryBISTFailPc 0xfff026c4
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_108 0xfff02600
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_109 0xfff02520
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_110 0xfff022c0
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_111 0xfff021a0
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_112 0xfff01eb0
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_113 0xfff018c8
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_114 0xfff017cc
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_115 0xfff012a4
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_116 0xfff0118c
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_117 0xfff00c64
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_118 0xfff006b0
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_119 0xfff006a0
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_120 0xfff00000
#define XS3A_ROM_ADDRESS___main_default_network 0x00000000
#define XS3A_ROM_ADDRESS__ir_DOT_xcn46Pc2 0x00000000
#define XS3A_ROM_ADDRESS__ebss 0xfff026c8
#define XS3A_ROM_ADDRESS__edp_DOT_bss 0xfff02858
#define XS3A_ROM_ADDRESS__edp_DOT_bss_DOT_large 0xfff02858
#define XS3A_ROM_ADDRESS__CTOR_END_ 0xfff026c8
#define XS3A_ROM_ADDRESS__DTOR_END_ 0xfff026c8
#define XS3A_ROM_ADDRESS__DOT_ram_size 0x00080000
#define XS3A_ROM_ADDRESS__DOT_ram_base 0xfff00000
#define XS3A_ROM_ADDRESS__local_tile_id 0x00000000

#endif //_xs3a_rom_h_
