# **Co-design for Deep Learning**
A collection of works for software/hardware co-design in deep learning.

## **Benchmarks**
- [BenchNN, IISWC,2012](https://pdfs.semanticscholar.org/d93c/d4e26b6f74d6560023cfa96c93862cf96fe9.pdf?_ga=2.38439075.1603099740.1509953943-120118359.1490099485)
- [Fathom, IISWC,2016](https://pdfs.semanticscholar.org/9bde/366e1897ad3b370b3bc473b0de456c75f078.pdf?_ga=2.38439075.1603099740.1509953943-120118359.1490099485)
- [DeepBench, 2016](https://github.com/baidu-research/DeepBench)
- [BenchIP, 2017](https://pdfs.semanticscholar.org/c94c/2cf52fef0503c09268c7d1faee60465ee08e.pdf?_ga=2.97230879.1603099740.1509953943-120118359.1490099485)

## **Architecture**


## **Modeling for Hardware**

- Aladdin: APre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
- Co-Designing Accelerators and SoC Interfaces using gem5-Aladdin

## **Automatic Generation**
- Automatic Generation of Efficient Accelerators for Reconfigurable Hardware(ISCA,16,Stanford)

## **Tutorial & survey**

- [Effient ..]()
- [ISVLSI]()

## **Related Resources**

- [Quantization](https://github.com/aaron-xichen/pytorch-playground/blob/master/roadmap_zh.md)
- [embedded_ai](https://github.com/PerfXLab/embedded_ai)
