#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x12460e8d0 .scope module, "clock_divider_t" "clock_divider_t" 2 3;
 .timescale -9 -12;
v0x1246280a0_0 .var "clk", 0 0;
v0x124628160_0 .net "clk1_2", 0 0, v0x124627870_0;  1 drivers
v0x1246281f0_0 .net "clk1_3", 0 0, v0x124627910_0;  1 drivers
v0x1246282a0_0 .net "clk1_4", 0 0, v0x1246279a0_0;  1 drivers
v0x124628350_0 .net "clk1_8", 0 0, v0x124627a40_0;  1 drivers
v0x124628420_0 .net "dclk", 0 0, v0x124627e30_0;  1 drivers
v0x1246284d0_0 .var "rst", 0 0;
v0x124628580_0 .var "sel", 1 0;
S_0x1246073d0 .scope module, "uut" "clock_divider" 2 13, 3 1 0, S_0x12460e8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "sel";
    .port_info 3 /OUTPUT 1 "clk1_2";
    .port_info 4 /OUTPUT 1 "clk1_3";
    .port_info 5 /OUTPUT 1 "clk1_4";
    .port_info 6 /OUTPUT 1 "clk1_8";
    .port_info 7 /OUTPUT 1 "dclk";
v0x124607600_0 .net "clk", 0 0, v0x1246280a0_0;  1 drivers
v0x124627870_0 .var "clk1_2", 0 0;
v0x124627910_0 .var "clk1_3", 0 0;
v0x1246279a0_0 .var "clk1_4", 0 0;
v0x124627a40_0 .var "clk1_8", 0 0;
v0x124627b20_0 .var "counter_2", 0 0;
v0x124627bc0_0 .var "counter_3", 1 0;
v0x124627c70_0 .var "counter_4", 1 0;
v0x124627d20_0 .var "counter_8", 2 0;
v0x124627e30_0 .var "dclk", 0 0;
v0x124627ed0_0 .net "rst", 0 0, v0x1246284d0_0;  1 drivers
v0x124627f70_0 .net "sel", 1 0, v0x124628580_0;  1 drivers
E_0x12460fc30/0 .event edge, v0x124627f70_0, v0x124627910_0, v0x124627870_0, v0x1246279a0_0;
E_0x12460fc30/1 .event edge, v0x124627a40_0;
E_0x12460fc30 .event/or E_0x12460fc30/0, E_0x12460fc30/1;
E_0x1246072d0/0 .event negedge, v0x124627ed0_0;
E_0x1246072d0/1 .event posedge, v0x124607600_0;
E_0x1246072d0 .event/or E_0x1246072d0/0, E_0x1246072d0/1;
    .scope S_0x1246073d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124627b20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124627bc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124627c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x124627d20_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x1246073d0;
T_1 ;
    %wait E_0x1246072d0;
    %load/vec4 v0x124627ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124627870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124627910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1246279a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124627a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124627b20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124627bc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124627c70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x124627d20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x124627b20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124627870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124627b20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124627870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124627b20_0, 0;
T_1.3 ;
    %load/vec4 v0x124627bc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124627910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124627bc0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124627910_0, 0;
    %load/vec4 v0x124627bc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x124627bc0_0, 0;
T_1.5 ;
    %load/vec4 v0x124627c70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1246279a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x124627c70_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1246279a0_0, 0;
    %load/vec4 v0x124627c70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x124627c70_0, 0;
T_1.7 ;
    %load/vec4 v0x124627d20_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124627a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x124627d20_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124627a40_0, 0;
    %load/vec4 v0x124627d20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x124627d20_0, 0;
T_1.9 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1246073d0;
T_2 ;
    %wait E_0x12460fc30;
    %load/vec4 v0x124627f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x124627910_0;
    %store/vec4 v0x124627e30_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x124627870_0;
    %store/vec4 v0x124627e30_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x1246279a0_0;
    %store/vec4 v0x124627e30_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x124627a40_0;
    %store/vec4 v0x124627e30_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12460e8d0;
T_3 ;
    %vpi_call 2 25 "$dumpfile", "clock_divider.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12460e8d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1246280a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1246284d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124628580_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1246284d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x124628580_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x124628580_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x124628580_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x124628580_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12460e8d0;
T_4 ;
    %delay 2000, 0;
    %load/vec4 v0x1246280a0_0;
    %inv;
    %store/vec4 v0x1246280a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_divider_t.v";
    "./clock_divider.v";
