{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 01:55:29 2022 " "Info: Processing started: Wed Dec 14 01:55:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab4 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lab4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Critical Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { data[7] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 392 1032 1208 408 "data\[7..0\]" "" } { 384 8 120 400 "data\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { data[6] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 392 1032 1208 408 "data\[7..0\]" "" } { 384 8 120 400 "data\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { data[5] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 392 1032 1208 408 "data\[7..0\]" "" } { 384 8 120 400 "data\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { data[4] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 392 1032 1208 408 "data\[7..0\]" "" } { 384 8 120 400 "data\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { data[3] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 392 1032 1208 408 "data\[7..0\]" "" } { 384 8 120 400 "data\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { data[2] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 392 1032 1208 408 "data\[7..0\]" "" } { 384 8 120 400 "data\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { data[1] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 392 1032 1208 408 "data\[7..0\]" "" } { 384 8 120 400 "data\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { data[0] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 392 1032 1208 408 "data\[7..0\]" "" } { 384 8 120 400 "data\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { address[7] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 424 1032 1208 440 "address\[7..0\]" "" } { 416 8 352 432 "address\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { address[6] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 424 1032 1208 440 "address\[7..0\]" "" } { 416 8 352 432 "address\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { address[5] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 424 1032 1208 440 "address\[7..0\]" "" } { 416 8 352 432 "address\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { address[4] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 424 1032 1208 440 "address\[7..0\]" "" } { 416 8 352 432 "address\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { address[3] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 424 1032 1208 440 "address\[7..0\]" "" } { 416 8 352 432 "address\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { address[2] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 424 1032 1208 440 "address\[7..0\]" "" } { 416 8 352 432 "address\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { address[1] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 424 1032 1208 440 "address\[7..0\]" "" } { 416 8 352 432 "address\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { address[0] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 424 1032 1208 440 "address\[7..0\]" "" } { 416 8 352 432 "address\[7..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[3\] " "Info: Pin control\[3\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { control[3] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 456 1032 1208 472 "control\[3..0\]" "" } { 448 8 336 464 "control\[3..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[2\] " "Info: Pin control\[2\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { control[2] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 456 1032 1208 472 "control\[3..0\]" "" } { 448 8 336 464 "control\[3..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[1\] " "Info: Pin control\[1\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { control[1] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 456 1032 1208 472 "control\[3..0\]" "" } { 448 8 336 464 "control\[3..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[0\] " "Info: Pin control\[0\] not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { control[0] } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 456 1032 1208 472 "control\[3..0\]" "" } { 448 8 336 464 "control\[3..0\]" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 512 136 304 528 "clk" "" } { 504 304 360 520 "clk" "" } { 544 552 608 560 "clk" "" } { 320 392 448 336 "clk" "" } { 272 80 136 288 "clk" "" } { 288 672 728 304 "clk" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk4 " "Info: Pin clk4 not assigned to an exact location on the device" {  } { { "g:/diff/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/diff/quartus/quartus/bin/pin_planner.ppl" { clk4 } } } { "main.bdf" "" { Schematic "G:/lab4/main.bdf" { { 296 -48 120 312 "clk4" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device_control:inst6\|inst10  " "Info: Automatically promoted node device_control:inst6\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "device_control.bdf" "" { Schematic "G:/lab4/device_control.bdf" { { 792 1552 1616 840 "inst10" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { device_control:inst6|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device_control:inst6\|inst17  " "Info: Automatically promoted node device_control:inst6\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "device_control.bdf" "" { Schematic "G:/lab4/device_control.bdf" { { 912 1552 1616 960 "inst17" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { device_control:inst6|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device_control:inst6\|inst18  " "Info: Automatically promoted node device_control:inst6\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "device_control.bdf" "" { Schematic "G:/lab4/device_control.bdf" { { 1024 1552 1616 1072 "inst18" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { device_control:inst6|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device_control:inst6\|inst2  " "Info: Automatically promoted node device_control:inst6\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "device_control.bdf" "" { Schematic "G:/lab4/device_control.bdf" { { 56 232 296 104 "inst2" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { device_control:inst6|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:inst7\|inst1  " "Info: Automatically promoted node RAM:inst7\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RAM.bdf" "" { Schematic "G:/lab4/RAM.bdf" { { 296 344 408 344 "inst1" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst7|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ROM:inst8\|inst3  " "Info: Automatically promoted node ROM:inst8\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ROM.bdf" "" { Schematic "G:/lab4/ROM.bdf" { { 96 256 320 144 "inst3" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst8|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device_control:inst6\|inst9  " "Info: Automatically promoted node device_control:inst6\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "device_control:inst6\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node device_control:inst6\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "g:/diff/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { device_control:inst6|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "device_control:inst6\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node device_control:inst6\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "g:/diff/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { device_control:inst6|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "device_control.bdf" "" { Schematic "G:/lab4/device_control.bdf" { { 680 1552 1616 728 "inst9" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { device_control:inst6|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "device_control:inst6\|inst48~0  " "Info: Automatically promoted node device_control:inst6\|inst48~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "device_control.bdf" "" { Schematic "G:/lab4/device_control.bdf" { { 360 2160 2224 408 "inst48" "" } } } } { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { device_control:inst6|inst48~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/lab4/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 2 20 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 2 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.439 ns memory register " "Info: Estimated most critical path is memory to register delay of 1.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns RAM:inst7\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4ub1:auto_generated\|q_a\[7\] 1 MEM M4K_X20_Y15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'RAM:inst7\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4ub1:auto_generated\|q_a\[7\]'" {  } { { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst7|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_4ub1.tdf" "" { Text "G:/lab4/db/altsyncram_4ub1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.154 ns) 0.528 ns POH:inst\|lpm_bustri1:inst20\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 2 COMB LAB_X19_Y15 2 " "Info: 2: + IC(0.309 ns) + CELL(0.154 ns) = 0.528 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'POH:inst\|lpm_bustri1:inst20\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { RAM:inst7|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[7] POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "g:/diff/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.929 ns POH:inst\|lpm_bustri1:inst20\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10 3 COMB LAB_X19_Y15 5 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 0.929 ns; Loc. = LAB_X19_Y15; Fanout = 5; COMB Node = 'POH:inst\|lpm_bustri1:inst20\|lpm_bustri:lpm_bustri_component\|dout\[7\]~10'" {  } { { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]~8 POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "g:/diff/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.155 ns) 1.439 ns device_control:inst6\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LAB_X19_Y15 8 " "Info: 4: + IC(0.355 ns) + CELL(0.155 ns) = 1.439 ns; Loc. = LAB_X19_Y15; Fanout = 8; REG Node = 'device_control:inst6\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]~10 device_control:inst6|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "g:/diff/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.528 ns ( 36.69 % ) " "Info: Total cell delay = 0.528 ns ( 36.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 63.31 % ) " "Info: Total interconnect delay = 0.911 ns ( 63.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/diff/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { RAM:inst7|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[7] POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]~8 POH:inst|lpm_bustri1:inst20|lpm_bustri:lpm_bustri_component|dout[7]~10 device_control:inst6|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Info: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Info: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Info: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Info: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[7\] 0 " "Info: Pin \"address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[6\] 0 " "Info: Pin \"address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[5\] 0 " "Info: Pin \"address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[4\] 0 " "Info: Pin \"address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[3\] 0 " "Info: Pin \"address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[2\] 0 " "Info: Pin \"address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[3\] 0 " "Info: Pin \"control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[2\] 0 " "Info: Pin \"control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[1\] 0 " "Info: Pin \"control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[0\] 0 " "Info: Pin \"control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 01:55:32 2022 " "Info: Processing ended: Wed Dec 14 01:55:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
