INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sebastian Magnusson/UART_Test/UART_Test.srcs/sources_1/new/UART_RXmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RXmod'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sebastian Magnusson/UART_Test/UART_Test.srcs/sources_1/new/UART_TXmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TXmod'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sebastian Magnusson/UART_Test/UART_Test.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TB'
