---
layout: page
permalink: /products/security_ips
---

<div>
    <content>
    </content>
</div>
<div>
    <content>
    </content>
</div>

# Security IPs

<br>
<a id="first"></a>
<ul style="list-style-type:none; padding-left: 0;">
  <li>(1) <a href="#first">Side-Channel Attack Resistant Advanced Encryption Standard (AES) IPs</a></li>
  <li>(2) <a href="#second">Reverse Engineering Resistant Camouflage Cells IPs</a></li>
</ul>
<a id="first"></a>
<h3>(1) Side-Channel Attack Resistant Advanced Encryption Standard (AES) IPs</h3>

To mitigate Side-Channel Attacks (SCAs) on ASICs and FPGAs, we offer <strong>SCA-Resistant AES design IP</strong> with dual-hiding and asynchronous-logic countermeasures for highly secure data encryption. We also offer AES designs with additional masking countermeasures that provide added SCA protection for data encryption.

<div class="container">
    <div class="row">

        <div class="col">

<h4><strong>Key Features</strong></h4>
<ul>
  <li>Dual-Hiding (+ Masking) countermeasure</li>
  <li>Inner asynchronous-logic operation</li>
  <li>Global synchronous-logic interfacing</li>
  <li>Inherently resistant to fault attack + reverse engineering</li>
  <li>FPGA/ASIC implementation (soft IP and/or hard IP available)</li>
  <li>Test data available</li>
</ul>
        </div>
        </div>
</div>

<br>
<hr class="seperator">
<br>
<h3><a id="second">(2) Reverse Engineering Resistant Camouflage Cells IPs</a></h3>

To mitigate the Reverse Engineering on ASICs, we offer <strong>Camouflage Library Cells</strong> with look-
alike cell layout for high valued IP protection.

<div class="container">
    <div class="row">

        <div class="col">

<h4><strong>Key Features</strong></h4>

<ul>
  <li>Patent-pending camouflage cell technique</li>
  <li>Invulnerable against IC delayering</li>
  <li>Scalable to any CMOS process technology nodes</li>
  <li>Compatible to standard IC design flows</li>
  <li>Low power, area, speed overhead</li>
</ul>
</div>
