// Generated register defines for mage

#ifndef _MAGE_REG_DEFS_
#define _MAGE_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define MAGE_PARAM_REG_WIDTH 32

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_00_CFG_PE_00_FIELD_WIDTH 32
#define MAGE_CFG_PE_00_CFG_PE_00_FIELDS_PER_REG 1
#define MAGE_CFG_PE_00_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_00_REG_OFFSET 0x0

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_01_CFG_PE_01_FIELD_WIDTH 32
#define MAGE_CFG_PE_01_CFG_PE_01_FIELDS_PER_REG 1
#define MAGE_CFG_PE_01_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_01_REG_OFFSET 0x4

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_02_CFG_PE_02_FIELD_WIDTH 32
#define MAGE_CFG_PE_02_CFG_PE_02_FIELDS_PER_REG 1
#define MAGE_CFG_PE_02_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_02_REG_OFFSET 0x8

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_03_CFG_PE_03_FIELD_WIDTH 32
#define MAGE_CFG_PE_03_CFG_PE_03_FIELDS_PER_REG 1
#define MAGE_CFG_PE_03_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_03_REG_OFFSET 0xc

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_10_CFG_PE_10_FIELD_WIDTH 32
#define MAGE_CFG_PE_10_CFG_PE_10_FIELDS_PER_REG 1
#define MAGE_CFG_PE_10_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_10_REG_OFFSET 0x10

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_11_CFG_PE_11_FIELD_WIDTH 32
#define MAGE_CFG_PE_11_CFG_PE_11_FIELDS_PER_REG 1
#define MAGE_CFG_PE_11_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_11_REG_OFFSET 0x14

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_12_CFG_PE_12_FIELD_WIDTH 32
#define MAGE_CFG_PE_12_CFG_PE_12_FIELDS_PER_REG 1
#define MAGE_CFG_PE_12_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_12_REG_OFFSET 0x18

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_13_CFG_PE_13_FIELD_WIDTH 32
#define MAGE_CFG_PE_13_CFG_PE_13_FIELDS_PER_REG 1
#define MAGE_CFG_PE_13_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_13_REG_OFFSET 0x1c

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_20_CFG_PE_20_FIELD_WIDTH 32
#define MAGE_CFG_PE_20_CFG_PE_20_FIELDS_PER_REG 1
#define MAGE_CFG_PE_20_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_20_REG_OFFSET 0x20

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_21_CFG_PE_21_FIELD_WIDTH 32
#define MAGE_CFG_PE_21_CFG_PE_21_FIELDS_PER_REG 1
#define MAGE_CFG_PE_21_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_21_REG_OFFSET 0x24

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_22_CFG_PE_22_FIELD_WIDTH 32
#define MAGE_CFG_PE_22_CFG_PE_22_FIELDS_PER_REG 1
#define MAGE_CFG_PE_22_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_22_REG_OFFSET 0x28

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_23_CFG_PE_23_FIELD_WIDTH 32
#define MAGE_CFG_PE_23_CFG_PE_23_FIELDS_PER_REG 1
#define MAGE_CFG_PE_23_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_23_REG_OFFSET 0x2c

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_30_CFG_PE_30_FIELD_WIDTH 32
#define MAGE_CFG_PE_30_CFG_PE_30_FIELDS_PER_REG 1
#define MAGE_CFG_PE_30_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_30_REG_OFFSET 0x30

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_31_CFG_PE_31_FIELD_WIDTH 32
#define MAGE_CFG_PE_31_CFG_PE_31_FIELDS_PER_REG 1
#define MAGE_CFG_PE_31_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_31_REG_OFFSET 0x34

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_32_CFG_PE_32_FIELD_WIDTH 32
#define MAGE_CFG_PE_32_CFG_PE_32_FIELDS_PER_REG 1
#define MAGE_CFG_PE_32_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_32_REG_OFFSET 0x38

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_33_CFG_PE_33_FIELD_WIDTH 32
#define MAGE_CFG_PE_33_CFG_PE_33_FIELDS_PER_REG 1
#define MAGE_CFG_PE_33_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_33_REG_OFFSET 0x3c

// PEs constants (common parameters)
#define MAGE_PEA_CONSTANTS_CONSTANT_FIELD_WIDTH 32
#define MAGE_PEA_CONSTANTS_CONSTANT_FIELDS_PER_REG 1
#define MAGE_PEA_CONSTANTS_MULTIREG_COUNT 16

// PEs constants
#define MAGE_PEA_CONSTANTS_0_REG_OFFSET 0x40

// PEs constants
#define MAGE_PEA_CONSTANTS_1_REG_OFFSET 0x44

// PEs constants
#define MAGE_PEA_CONSTANTS_2_REG_OFFSET 0x48

// PEs constants
#define MAGE_PEA_CONSTANTS_3_REG_OFFSET 0x4c

// PEs constants
#define MAGE_PEA_CONSTANTS_4_REG_OFFSET 0x50

// PEs constants
#define MAGE_PEA_CONSTANTS_5_REG_OFFSET 0x54

// PEs constants
#define MAGE_PEA_CONSTANTS_6_REG_OFFSET 0x58

// PEs constants
#define MAGE_PEA_CONSTANTS_7_REG_OFFSET 0x5c

// PEs constants
#define MAGE_PEA_CONSTANTS_8_REG_OFFSET 0x60

// PEs constants
#define MAGE_PEA_CONSTANTS_9_REG_OFFSET 0x64

// PEs constants
#define MAGE_PEA_CONSTANTS_10_REG_OFFSET 0x68

// PEs constants
#define MAGE_PEA_CONSTANTS_11_REG_OFFSET 0x6c

// PEs constants
#define MAGE_PEA_CONSTANTS_12_REG_OFFSET 0x70

// PEs constants
#define MAGE_PEA_CONSTANTS_13_REG_OFFSET 0x74

// PEs constants
#define MAGE_PEA_CONSTANTS_14_REG_OFFSET 0x78

// PEs constants
#define MAGE_PEA_CONSTANTS_15_REG_OFFSET 0x7c

// PEs RF (common parameters)
#define MAGE_PEA_RF_CONSTANT_FIELD_WIDTH 32
#define MAGE_PEA_RF_CONSTANT_FIELDS_PER_REG 1
#define MAGE_PEA_RF_MULTIREG_COUNT 16

// PEs RF
#define MAGE_PEA_RF_0_REG_OFFSET 0x80

// PEs RF
#define MAGE_PEA_RF_1_REG_OFFSET 0x84

// PEs RF
#define MAGE_PEA_RF_2_REG_OFFSET 0x88

// PEs RF
#define MAGE_PEA_RF_3_REG_OFFSET 0x8c

// PEs RF
#define MAGE_PEA_RF_4_REG_OFFSET 0x90

// PEs RF
#define MAGE_PEA_RF_5_REG_OFFSET 0x94

// PEs RF
#define MAGE_PEA_RF_6_REG_OFFSET 0x98

// PEs RF
#define MAGE_PEA_RF_7_REG_OFFSET 0x9c

// PEs RF
#define MAGE_PEA_RF_8_REG_OFFSET 0xa0

// PEs RF
#define MAGE_PEA_RF_9_REG_OFFSET 0xa4

// PEs RF
#define MAGE_PEA_RF_10_REG_OFFSET 0xa8

// PEs RF
#define MAGE_PEA_RF_11_REG_OFFSET 0xac

// PEs RF
#define MAGE_PEA_RF_12_REG_OFFSET 0xb0

// PEs RF
#define MAGE_PEA_RF_13_REG_OFFSET 0xb4

// PEs RF
#define MAGE_PEA_RF_14_REG_OFFSET 0xb8

// PEs RF
#define MAGE_PEA_RF_15_REG_OFFSET 0xbc

// Transaction size for DMA channel 0. It indicates the number of elements to
// be read or written by that dma channel. Once the associated down-counter
// reaches zero, the DMA channel is will receive a done signal
#define MAGE_TRANS_SIZE_DMA_CH_0_REG_OFFSET 0xc0

// Transaction size for DMA channel 0 useful to sync with another DMA
// channel. When the associated down-counter reaches zero, the other DMA
// channel will be informed that it can operate. This is useful to let one
// DMA channel be dependent on a transaction window of another channel.
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_0_REG_OFFSET 0xc4
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_0_TRANS_SIZE_SYNC_DMA_CH_0_MASK 0xffff
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_0_TRANS_SIZE_SYNC_DMA_CH_0_OFFSET 0
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_0_TRANS_SIZE_SYNC_DMA_CH_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_TRANS_SIZE_SYNC_DMA_CH_0_TRANS_SIZE_SYNC_DMA_CH_0_MASK, .index = MAGE_TRANS_SIZE_SYNC_DMA_CH_0_TRANS_SIZE_SYNC_DMA_CH_0_OFFSET })

// Transaction size for DMA channel 1. It indicates the number of elements to
// be read or written by that dma channel. Once the associated down-counter
// reaches zero, the DMA channel is will receive a done signal
#define MAGE_TRANS_SIZE_DMA_CH_1_REG_OFFSET 0xc8

// Transaction size for DMA channel 1 useful to sync with another DMA
// channel. When the associated down-counter reaches zero, the other DMA
// channel will be informed that it can operate. This is useful to let one
// DMA channel be dependent on a transaction window of another channel.
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_1_REG_OFFSET 0xcc
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_1_TRANS_SIZE_SYNC_DMA_CH_1_MASK 0xffff
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_1_TRANS_SIZE_SYNC_DMA_CH_1_OFFSET 0
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_1_TRANS_SIZE_SYNC_DMA_CH_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_TRANS_SIZE_SYNC_DMA_CH_1_TRANS_SIZE_SYNC_DMA_CH_1_MASK, .index = MAGE_TRANS_SIZE_SYNC_DMA_CH_1_TRANS_SIZE_SYNC_DMA_CH_1_OFFSET })

// Transaction size for DMA channel 2. It indicates the number of elements to
// be read or written by that dma channel. Once the associated down-counter
// reaches zero, the DMA channel is will receive a done signal
#define MAGE_TRANS_SIZE_DMA_CH_2_REG_OFFSET 0xd0

// Transaction size for DMA channel 2 useful to sync with another DMA
// channel. When the associated down-counter reaches zero, the other DMA
// channel will be informed that it can operate. This is useful to let one
// DMA channel be dependent on a transaction window of another channel.
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_2_REG_OFFSET 0xd4
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_2_TRANS_SIZE_SYNC_DMA_CH_2_MASK 0xffff
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_2_TRANS_SIZE_SYNC_DMA_CH_2_OFFSET 0
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_2_TRANS_SIZE_SYNC_DMA_CH_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_TRANS_SIZE_SYNC_DMA_CH_2_TRANS_SIZE_SYNC_DMA_CH_2_MASK, .index = MAGE_TRANS_SIZE_SYNC_DMA_CH_2_TRANS_SIZE_SYNC_DMA_CH_2_OFFSET })

// Transaction size for DMA channel 3. It indicates the number of elements to
// be read or written by that dma channel. Once the associated down-counter
// reaches zero, the DMA channel is will receive a done signal
#define MAGE_TRANS_SIZE_DMA_CH_3_REG_OFFSET 0xd8

// Transaction size for DMA channel 3 useful to sync with another DMA
// channel. When the associated down-counter reaches zero, the other DMA
// channel will be informed that it can operate. This is useful to let one
// DMA channel be dependent on a transaction window of another channel.
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_3_REG_OFFSET 0xdc
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_3_TRANS_SIZE_SYNC_DMA_CH_3_MASK 0xffff
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_3_TRANS_SIZE_SYNC_DMA_CH_3_OFFSET 0
#define MAGE_TRANS_SIZE_SYNC_DMA_CH_3_TRANS_SIZE_SYNC_DMA_CH_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_TRANS_SIZE_SYNC_DMA_CH_3_TRANS_SIZE_SYNC_DMA_CH_3_MASK, .index = MAGE_TRANS_SIZE_SYNC_DMA_CH_3_TRANS_SIZE_SYNC_DMA_CH_3_OFFSET })

// If set to 1, the downcounter for DMA i downcounts each time a data is
// pushed to the read fifo, otherwise the downcount is based on the write
// fifo push
#define MAGE_DMA_RNW_REG_OFFSET 0xe0
#define MAGE_DMA_RNW_DMA_RNW_MASK 0xf
#define MAGE_DMA_RNW_DMA_RNW_OFFSET 0
#define MAGE_DMA_RNW_DMA_RNW_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_DMA_RNW_DMA_RNW_MASK, .index = MAGE_DMA_RNW_DMA_RNW_OFFSET })

// If set to 1, each column of Mage works in streaming separately from all
// the others. If 2, columns are grouped in 2 groups of 2 each. If 0, all
// columns are grouped together.
#define MAGE_COLS_GROUPING_REG_OFFSET 0xe4
#define MAGE_COLS_GROUPING_COLS_GROUPING_MASK 0x3
#define MAGE_COLS_GROUPING_COLS_GROUPING_OFFSET 0
#define MAGE_COLS_GROUPING_COLS_GROUPING_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_COLS_GROUPING_COLS_GROUPING_MASK, .index = MAGE_COLS_GROUPING_COLS_GROUPING_OFFSET })

// It makes DMA channels in each stream of pea_in_stream_placement work in
// sync if set to 1
#define MAGE_SYNC_DMA_CH_REG_OFFSET 0xe8
#define MAGE_SYNC_DMA_CH_SYNC_DMA_CH_BIT 0

// It makes the related DMA channel (bit 0 -> dma ch 0) work in sync with its
// stream mate in pea_in_stream_placement based on
// TRANS_SIZE_SYNC_DMA_CH_{i}. If bit 0 is set to 1, DMA ch 0 will be
// syncronized to its stream mate based on TRANS_SIZE_SYNC_DMA_CH_{mate}
#define MAGE_SYNC_DMA_CH_TRANS_REG_OFFSET 0xec
#define MAGE_SYNC_DMA_CH_TRANS_SYNC_DMA_CH_TRANS_MASK 0xf
#define MAGE_SYNC_DMA_CH_TRANS_SYNC_DMA_CH_TRANS_OFFSET 0
#define MAGE_SYNC_DMA_CH_TRANS_SYNC_DMA_CH_TRANS_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SYNC_DMA_CH_TRANS_SYNC_DMA_CH_TRANS_MASK, .index = MAGE_SYNC_DMA_CH_TRANS_SYNC_DMA_CH_TRANS_OFFSET })

// Selection signals for output stream crossbars
#define MAGE_STREAM_OUT_XBAR_SEL_REG_OFFSET 0xf0
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_OFFSET 0
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_OFFSET 2
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_OFFSET 4
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_OFFSET 6
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_OFFSET })

// Selection signals for output of PEA Column (common parameters)
// Selection signals for output of PEA Column
#define MAGE_SEL_OUT_COL_PEA_REG_OFFSET 0xf4
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_MASK 0xf
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_OFFSET 0
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_MASK 0xf
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_OFFSET 4
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_MASK 0xf
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_OFFSET 8
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_MASK 0xf
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_OFFSET 12
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_OFFSET })

// Accumulation Value for PEs (common parameters)
#define MAGE_ACC_VALUE_ACC_FIELD_WIDTH 16
#define MAGE_ACC_VALUE_ACC_FIELDS_PER_REG 2
#define MAGE_ACC_VALUE_MULTIREG_COUNT 8

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_0_REG_OFFSET 0xf8
#define MAGE_ACC_VALUE_0_ACC_0_MASK 0xffff
#define MAGE_ACC_VALUE_0_ACC_0_OFFSET 0
#define MAGE_ACC_VALUE_0_ACC_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_0_ACC_0_MASK, .index = MAGE_ACC_VALUE_0_ACC_0_OFFSET })
#define MAGE_ACC_VALUE_0_ACC_1_MASK 0xffff
#define MAGE_ACC_VALUE_0_ACC_1_OFFSET 16
#define MAGE_ACC_VALUE_0_ACC_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_0_ACC_1_MASK, .index = MAGE_ACC_VALUE_0_ACC_1_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_1_REG_OFFSET 0xfc
#define MAGE_ACC_VALUE_1_ACC_2_MASK 0xffff
#define MAGE_ACC_VALUE_1_ACC_2_OFFSET 0
#define MAGE_ACC_VALUE_1_ACC_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_1_ACC_2_MASK, .index = MAGE_ACC_VALUE_1_ACC_2_OFFSET })
#define MAGE_ACC_VALUE_1_ACC_3_MASK 0xffff
#define MAGE_ACC_VALUE_1_ACC_3_OFFSET 16
#define MAGE_ACC_VALUE_1_ACC_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_1_ACC_3_MASK, .index = MAGE_ACC_VALUE_1_ACC_3_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_2_REG_OFFSET 0x100
#define MAGE_ACC_VALUE_2_ACC_4_MASK 0xffff
#define MAGE_ACC_VALUE_2_ACC_4_OFFSET 0
#define MAGE_ACC_VALUE_2_ACC_4_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_2_ACC_4_MASK, .index = MAGE_ACC_VALUE_2_ACC_4_OFFSET })
#define MAGE_ACC_VALUE_2_ACC_5_MASK 0xffff
#define MAGE_ACC_VALUE_2_ACC_5_OFFSET 16
#define MAGE_ACC_VALUE_2_ACC_5_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_2_ACC_5_MASK, .index = MAGE_ACC_VALUE_2_ACC_5_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_3_REG_OFFSET 0x104
#define MAGE_ACC_VALUE_3_ACC_6_MASK 0xffff
#define MAGE_ACC_VALUE_3_ACC_6_OFFSET 0
#define MAGE_ACC_VALUE_3_ACC_6_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_3_ACC_6_MASK, .index = MAGE_ACC_VALUE_3_ACC_6_OFFSET })
#define MAGE_ACC_VALUE_3_ACC_7_MASK 0xffff
#define MAGE_ACC_VALUE_3_ACC_7_OFFSET 16
#define MAGE_ACC_VALUE_3_ACC_7_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_3_ACC_7_MASK, .index = MAGE_ACC_VALUE_3_ACC_7_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_4_REG_OFFSET 0x108
#define MAGE_ACC_VALUE_4_ACC_8_MASK 0xffff
#define MAGE_ACC_VALUE_4_ACC_8_OFFSET 0
#define MAGE_ACC_VALUE_4_ACC_8_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_4_ACC_8_MASK, .index = MAGE_ACC_VALUE_4_ACC_8_OFFSET })
#define MAGE_ACC_VALUE_4_ACC_9_MASK 0xffff
#define MAGE_ACC_VALUE_4_ACC_9_OFFSET 16
#define MAGE_ACC_VALUE_4_ACC_9_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_4_ACC_9_MASK, .index = MAGE_ACC_VALUE_4_ACC_9_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_5_REG_OFFSET 0x10c
#define MAGE_ACC_VALUE_5_ACC_10_MASK 0xffff
#define MAGE_ACC_VALUE_5_ACC_10_OFFSET 0
#define MAGE_ACC_VALUE_5_ACC_10_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_5_ACC_10_MASK, .index = MAGE_ACC_VALUE_5_ACC_10_OFFSET })
#define MAGE_ACC_VALUE_5_ACC_11_MASK 0xffff
#define MAGE_ACC_VALUE_5_ACC_11_OFFSET 16
#define MAGE_ACC_VALUE_5_ACC_11_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_5_ACC_11_MASK, .index = MAGE_ACC_VALUE_5_ACC_11_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_6_REG_OFFSET 0x110
#define MAGE_ACC_VALUE_6_ACC_12_MASK 0xffff
#define MAGE_ACC_VALUE_6_ACC_12_OFFSET 0
#define MAGE_ACC_VALUE_6_ACC_12_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_6_ACC_12_MASK, .index = MAGE_ACC_VALUE_6_ACC_12_OFFSET })
#define MAGE_ACC_VALUE_6_ACC_13_MASK 0xffff
#define MAGE_ACC_VALUE_6_ACC_13_OFFSET 16
#define MAGE_ACC_VALUE_6_ACC_13_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_6_ACC_13_MASK, .index = MAGE_ACC_VALUE_6_ACC_13_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_7_REG_OFFSET 0x114
#define MAGE_ACC_VALUE_7_ACC_14_MASK 0xffff
#define MAGE_ACC_VALUE_7_ACC_14_OFFSET 0
#define MAGE_ACC_VALUE_7_ACC_14_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_7_ACC_14_MASK, .index = MAGE_ACC_VALUE_7_ACC_14_OFFSET })
#define MAGE_ACC_VALUE_7_ACC_15_MASK 0xffff
#define MAGE_ACC_VALUE_7_ACC_15_OFFSET 16
#define MAGE_ACC_VALUE_7_ACC_15_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_7_ACC_15_MASK, .index = MAGE_ACC_VALUE_7_ACC_15_OFFSET })

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _MAGE_REG_DEFS_
// End generated register defines for mage